<stg><name>get_rng_u64.82.101</name>


<trans_list>

<trans id="329" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
<literal name="icmp_ln863_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln863" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="32">
<![CDATA[
entry:0 %len_assign = alloca i32 1

]]></Node>
<StgValue><ssdm name="len_assign"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
entry:1 %out_assign = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_assign"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="32">
<![CDATA[
entry:2 %dptr_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="dptr_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
entry:3 %rng_st_24_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_24_0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="32">
<![CDATA[
entry:4 %rng_st_23_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_23_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
entry:5 %rng_st_22_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_22_0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
entry:6 %rng_st_21_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_21_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
entry:7 %rng_st_20_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_20_0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
entry:8 %rng_st_19_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_19_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="32">
<![CDATA[
entry:9 %rng_st_18_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_18_0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="32">
<![CDATA[
entry:10 %rng_st_17_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_17_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
entry:11 %rng_st_16_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_16_0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
entry:12 %rng_st_15_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_15_0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
entry:13 %rng_st_14_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_14_0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
entry:14 %rng_st_1316_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_1316_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
entry:15 %rng_st_12_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_12_0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
entry:16 %rng_st_11_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_11_0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
entry:17 %rng_st_10_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_10_0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
entry:18 %rng_st_9_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_9_0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
entry:19 %rng_st_8_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_8_0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="32">
<![CDATA[
entry:20 %rng_st_7_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_7_0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="32">
<![CDATA[
entry:21 %rng_st_6_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_6_0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="32">
<![CDATA[
entry:22 %rng_st_5_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_5_0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="32">
<![CDATA[
entry:23 %rng_st_4_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_4_0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="32">
<![CDATA[
entry:24 %rng_st_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_3_0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
entry:25 %rng_st_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_2_0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
entry:26 %rng_st_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_1_0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
entry:27 %rng_st_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rng_st_0_0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:28 %rng_dptr_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %rng_dptr_read

]]></Node>
<StgValue><ssdm name="rng_dptr_read_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:29 %p_read_27 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read24

]]></Node>
<StgValue><ssdm name="p_read_27"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:30 %p_read_28 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read23

]]></Node>
<StgValue><ssdm name="p_read_28"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:31 %p_read_29 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read22

]]></Node>
<StgValue><ssdm name="p_read_29"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:32 %p_read_30 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read21

]]></Node>
<StgValue><ssdm name="p_read_30"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:33 %p_read_31 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read20

]]></Node>
<StgValue><ssdm name="p_read_31"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:34 %p_read_32 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read19

]]></Node>
<StgValue><ssdm name="p_read_32"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:35 %p_read_33 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read18

]]></Node>
<StgValue><ssdm name="p_read_33"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:36 %p_read_34 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read17

]]></Node>
<StgValue><ssdm name="p_read_34"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:37 %p_read_35 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read16

]]></Node>
<StgValue><ssdm name="p_read_35"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:38 %p_read_36 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read15

]]></Node>
<StgValue><ssdm name="p_read_36"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:39 %p_read_37 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_37"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:40 %p_read_38 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_38"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:41 %p_read_39 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_39"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:42 %p_read_40 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read11

]]></Node>
<StgValue><ssdm name="p_read_40"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:43 %p_read1035 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read10

]]></Node>
<StgValue><ssdm name="p_read1035"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:44 %p_read934 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read9

]]></Node>
<StgValue><ssdm name="p_read934"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:45 %p_read833 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read8

]]></Node>
<StgValue><ssdm name="p_read833"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:46 %p_read732 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read7

]]></Node>
<StgValue><ssdm name="p_read732"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:47 %p_read631 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read6

]]></Node>
<StgValue><ssdm name="p_read631"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:48 %p_read530 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read5

]]></Node>
<StgValue><ssdm name="p_read530"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:49 %p_read429 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read4

]]></Node>
<StgValue><ssdm name="p_read429"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:50 %p_read328 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read3

]]></Node>
<StgValue><ssdm name="p_read328"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:51 %p_read227 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read227"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:52 %p_read126 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1

]]></Node>
<StgValue><ssdm name="p_read126"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:53 %p_read25 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_read25"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="64">
<![CDATA[
entry:54 %tmp = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:55 %store_ln846 = store i64 %p_read25, i64 %rng_st_0_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:56 %store_ln846 = store i64 %p_read126, i64 %rng_st_1_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:57 %store_ln846 = store i64 %p_read227, i64 %rng_st_2_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:58 %store_ln846 = store i64 %p_read328, i64 %rng_st_3_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:59 %store_ln846 = store i64 %p_read429, i64 %rng_st_4_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:60 %store_ln846 = store i64 %p_read530, i64 %rng_st_5_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:61 %store_ln846 = store i64 %p_read631, i64 %rng_st_6_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:62 %store_ln846 = store i64 %p_read732, i64 %rng_st_7_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:63 %store_ln846 = store i64 %p_read833, i64 %rng_st_8_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:64 %store_ln846 = store i64 %p_read934, i64 %rng_st_9_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:65 %store_ln846 = store i64 %p_read1035, i64 %rng_st_10_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:66 %store_ln846 = store i64 %p_read_40, i64 %rng_st_11_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:67 %store_ln846 = store i64 %p_read_39, i64 %rng_st_12_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:68 %store_ln846 = store i64 %p_read_38, i64 %rng_st_1316_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:69 %store_ln846 = store i64 %p_read_37, i64 %rng_st_14_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:70 %store_ln846 = store i64 %p_read_36, i64 %rng_st_15_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:71 %store_ln846 = store i64 %p_read_35, i64 %rng_st_16_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:72 %store_ln846 = store i64 %p_read_34, i64 %rng_st_17_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:73 %store_ln846 = store i64 %p_read_33, i64 %rng_st_18_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:74 %store_ln846 = store i64 %p_read_32, i64 %rng_st_19_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:75 %store_ln846 = store i64 %p_read_31, i64 %rng_st_20_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:76 %store_ln846 = store i64 %p_read_30, i64 %rng_st_21_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:77 %store_ln846 = store i64 %p_read_29, i64 %rng_st_22_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:78 %store_ln846 = store i64 %p_read_28, i64 %rng_st_23_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:79 %store_ln846 = store i64 %p_read_27, i64 %rng_st_24_0

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:80 %store_ln846 = store i64 %rng_dptr_read_1, i64 %dptr_2

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:81 %store_ln846 = store i64 0, i64 %out_assign

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:82 %store_ln846 = store i64 8, i64 %len_assign

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
entry:83 %br_ln846 = br void %while.cond.i

]]></Node>
<StgValue><ssdm name="br_ln846"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.cond.i:0 %len_assign_load = load i64 %len_assign

]]></Node>
<StgValue><ssdm name="len_assign_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.cond.i:1 %dptr_4 = load i64 %dptr_2

]]></Node>
<StgValue><ssdm name="dptr_4"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.cond.i:2 %icmp_ln846 = icmp_eq  i64 %len_assign_load, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln846"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond.i:3 %br_ln846 = br i1 %icmp_ln846, void %while.body.i, void %i_shake256_extract.85.104.exit

]]></Node>
<StgValue><ssdm name="br_ln846"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body.i:0 %speclooptripcount_ln847 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 1

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln847"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body.i:1 %specloopname_ln854 = specloopname void @_ssdm_op_SpecLoopName, void @empty_63

]]></Node>
<StgValue><ssdm name="specloopname_ln854"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body.i:2 %icmp_ln854 = icmp_eq  i64 %dptr_4, i64 136

]]></Node>
<StgValue><ssdm name="icmp_ln854"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i:3 %br_ln854 = br i1 %icmp_ln854, void %if.end.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln854"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:0 %rng_st_24_0_load_1 = load i64 %rng_st_24_0

]]></Node>
<StgValue><ssdm name="rng_st_24_0_load_1"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:1 %rng_st_23_0_load_1 = load i64 %rng_st_23_0

]]></Node>
<StgValue><ssdm name="rng_st_23_0_load_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:2 %rng_st_22_0_load_1 = load i64 %rng_st_22_0

]]></Node>
<StgValue><ssdm name="rng_st_22_0_load_1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:3 %rng_st_21_0_load_1 = load i64 %rng_st_21_0

]]></Node>
<StgValue><ssdm name="rng_st_21_0_load_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:4 %rng_st_20_0_load_1 = load i64 %rng_st_20_0

]]></Node>
<StgValue><ssdm name="rng_st_20_0_load_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:5 %rng_st_19_0_load_1 = load i64 %rng_st_19_0

]]></Node>
<StgValue><ssdm name="rng_st_19_0_load_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:6 %rng_st_18_0_load_1 = load i64 %rng_st_18_0

]]></Node>
<StgValue><ssdm name="rng_st_18_0_load_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:7 %rng_st_17_0_load_1 = load i64 %rng_st_17_0

]]></Node>
<StgValue><ssdm name="rng_st_17_0_load_1"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:8 %rng_st_16_0_load_1 = load i64 %rng_st_16_0

]]></Node>
<StgValue><ssdm name="rng_st_16_0_load_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:9 %rng_st_15_0_load_1 = load i64 %rng_st_15_0

]]></Node>
<StgValue><ssdm name="rng_st_15_0_load_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:10 %rng_st_14_0_load_1 = load i64 %rng_st_14_0

]]></Node>
<StgValue><ssdm name="rng_st_14_0_load_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:11 %rng_st_1316_0_load_1 = load i64 %rng_st_1316_0

]]></Node>
<StgValue><ssdm name="rng_st_1316_0_load_1"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:12 %rng_st_12_0_load_1 = load i64 %rng_st_12_0

]]></Node>
<StgValue><ssdm name="rng_st_12_0_load_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:13 %rng_st_11_0_load_1 = load i64 %rng_st_11_0

]]></Node>
<StgValue><ssdm name="rng_st_11_0_load_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:14 %rng_st_10_0_load_1 = load i64 %rng_st_10_0

]]></Node>
<StgValue><ssdm name="rng_st_10_0_load_1"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:15 %rng_st_9_0_load_1 = load i64 %rng_st_9_0

]]></Node>
<StgValue><ssdm name="rng_st_9_0_load_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:16 %rng_st_8_0_load_1 = load i64 %rng_st_8_0

]]></Node>
<StgValue><ssdm name="rng_st_8_0_load_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:17 %rng_st_7_0_load_1 = load i64 %rng_st_7_0

]]></Node>
<StgValue><ssdm name="rng_st_7_0_load_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:18 %rng_st_6_0_load_1 = load i64 %rng_st_6_0

]]></Node>
<StgValue><ssdm name="rng_st_6_0_load_1"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:19 %rng_st_5_0_load_1 = load i64 %rng_st_5_0

]]></Node>
<StgValue><ssdm name="rng_st_5_0_load_1"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:20 %rng_st_4_0_load_1 = load i64 %rng_st_4_0

]]></Node>
<StgValue><ssdm name="rng_st_4_0_load_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:21 %rng_st_3_0_load_1 = load i64 %rng_st_3_0

]]></Node>
<StgValue><ssdm name="rng_st_3_0_load_1"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:22 %rng_st_2_0_load_1 = load i64 %rng_st_2_0

]]></Node>
<StgValue><ssdm name="rng_st_2_0_load_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:23 %rng_st_1_0_load_1 = load i64 %rng_st_1_0

]]></Node>
<StgValue><ssdm name="rng_st_1_0_load_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then.i:24 %rng_st_0_0_load_1 = load i64 %rng_st_0_0

]]></Node>
<StgValue><ssdm name="rng_st_0_0_load_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="0"/>
<literal name="icmp_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1600" op_0_bw="1600" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64">
<![CDATA[
if.then.i:25 %call_ret = call i1600 @process_block.111.112, i64 %rng_st_0_0_load_1, i64 %rng_st_1_0_load_1, i64 %rng_st_2_0_load_1, i64 %rng_st_3_0_load_1, i64 %rng_st_4_0_load_1, i64 %rng_st_5_0_load_1, i64 %rng_st_6_0_load_1, i64 %rng_st_7_0_load_1, i64 %rng_st_8_0_load_1, i64 %rng_st_9_0_load_1, i64 %rng_st_10_0_load_1, i64 %rng_st_11_0_load_1, i64 %rng_st_12_0_load_1, i64 %rng_st_1316_0_load_1, i64 %rng_st_14_0_load_1, i64 %rng_st_15_0_load_1, i64 %rng_st_16_0_load_1, i64 %rng_st_17_0_load_1, i64 %rng_st_18_0_load_1, i64 %rng_st_19_0_load_1, i64 %rng_st_20_0_load_1, i64 %rng_st_21_0_load_1, i64 %rng_st_22_0_load_1, i64 %rng_st_23_0_load_1, i64 %rng_st_24_0_load_1, i64 %RC

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:25 %tmp_addr = getelementptr i8 %tmp, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="3">
<![CDATA[
i_shake256_extract.85.104.exit:26 %empty = load i3 %tmp_addr

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:27 %tmp_addr_1 = getelementptr i8 %tmp, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="tmp_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln846" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="3">
<![CDATA[
i_shake256_extract.85.104.exit:28 %empty_398 = load i3 %tmp_addr_1

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="133" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1600" op_0_bw="1600" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64">
<![CDATA[
if.then.i:25 %call_ret = call i1600 @process_block.111.112, i64 %rng_st_0_0_load_1, i64 %rng_st_1_0_load_1, i64 %rng_st_2_0_load_1, i64 %rng_st_3_0_load_1, i64 %rng_st_4_0_load_1, i64 %rng_st_5_0_load_1, i64 %rng_st_6_0_load_1, i64 %rng_st_7_0_load_1, i64 %rng_st_8_0_load_1, i64 %rng_st_9_0_load_1, i64 %rng_st_10_0_load_1, i64 %rng_st_11_0_load_1, i64 %rng_st_12_0_load_1, i64 %rng_st_1316_0_load_1, i64 %rng_st_14_0_load_1, i64 %rng_st_15_0_load_1, i64 %rng_st_16_0_load_1, i64 %rng_st_17_0_load_1, i64 %rng_st_18_0_load_1, i64 %rng_st_19_0_load_1, i64 %rng_st_20_0_load_1, i64 %rng_st_21_0_load_1, i64 %rng_st_22_0_load_1, i64 %rng_st_23_0_load_1, i64 %rng_st_24_0_load_1, i64 %RC

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:26 %rng_st_0_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_0_ret"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:27 %rng_st_1_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_1_ret"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:28 %rng_st_2_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_2_ret"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:29 %rng_st_3_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_3_ret"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:30 %rng_st_4_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_4_ret"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:31 %rng_st_5_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_5_ret"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:32 %rng_st_6_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_6_ret"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:33 %rng_st_7_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_7_ret"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:34 %rng_st_8_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_8_ret"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:35 %rng_st_9_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_9_ret"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:36 %rng_st_10_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_10_ret"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:37 %rng_st_11_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_11_ret"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:38 %rng_st_12_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_12_ret"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:39 %rng_st_13_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_13_ret"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:40 %rng_st_14_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_14_ret"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:41 %rng_st_15_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_15_ret"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:42 %rng_st_16_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_16_ret"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:43 %rng_st_17_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_17_ret"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:44 %rng_st_18_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_18_ret"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:45 %rng_st_19_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_19_ret"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:46 %rng_st_20_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_20_ret"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:47 %rng_st_21_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_21_ret"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:48 %rng_st_22_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_22_ret"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:49 %rng_st_23_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_23_ret"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="1600">
<![CDATA[
if.then.i:50 %rng_st_24_ret = extractvalue i1600 %call_ret

]]></Node>
<StgValue><ssdm name="rng_st_24_ret"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:51 %store_ln857 = store i64 %rng_st_0_ret, i64 %rng_st_0_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:52 %store_ln857 = store i64 %rng_st_1_ret, i64 %rng_st_1_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:53 %store_ln857 = store i64 %rng_st_2_ret, i64 %rng_st_2_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:54 %store_ln857 = store i64 %rng_st_3_ret, i64 %rng_st_3_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:55 %store_ln857 = store i64 %rng_st_4_ret, i64 %rng_st_4_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:56 %store_ln857 = store i64 %rng_st_5_ret, i64 %rng_st_5_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:57 %store_ln857 = store i64 %rng_st_6_ret, i64 %rng_st_6_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:58 %store_ln857 = store i64 %rng_st_7_ret, i64 %rng_st_7_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:59 %store_ln857 = store i64 %rng_st_8_ret, i64 %rng_st_8_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:60 %store_ln857 = store i64 %rng_st_9_ret, i64 %rng_st_9_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:61 %store_ln857 = store i64 %rng_st_10_ret, i64 %rng_st_10_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:62 %store_ln857 = store i64 %rng_st_11_ret, i64 %rng_st_11_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:63 %store_ln857 = store i64 %rng_st_12_ret, i64 %rng_st_12_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:64 %store_ln857 = store i64 %rng_st_13_ret, i64 %rng_st_1316_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:65 %store_ln857 = store i64 %rng_st_14_ret, i64 %rng_st_14_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:66 %store_ln857 = store i64 %rng_st_15_ret, i64 %rng_st_15_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:67 %store_ln857 = store i64 %rng_st_16_ret, i64 %rng_st_16_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:68 %store_ln857 = store i64 %rng_st_17_ret, i64 %rng_st_17_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:69 %store_ln857 = store i64 %rng_st_18_ret, i64 %rng_st_18_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:70 %store_ln857 = store i64 %rng_st_19_ret, i64 %rng_st_19_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:71 %store_ln857 = store i64 %rng_st_20_ret, i64 %rng_st_20_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:72 %store_ln857 = store i64 %rng_st_21_ret, i64 %rng_st_21_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:73 %store_ln857 = store i64 %rng_st_22_ret, i64 %rng_st_22_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:74 %store_ln857 = store i64 %rng_st_23_ret, i64 %rng_st_23_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i:75 %store_ln857 = store i64 %rng_st_24_ret, i64 %rng_st_24_0

]]></Node>
<StgValue><ssdm name="store_ln857"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:76 %br_ln857 = br void %if.end.i

]]></Node>
<StgValue><ssdm name="br_ln857"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
if.end.i:0 %dptr = phi i64 0, void %if.then.i, i64 %dptr_4, void %while.body.i

]]></Node>
<StgValue><ssdm name="dptr"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i:1 %clen = sub i64 136, i64 %dptr

]]></Node>
<StgValue><ssdm name="clen"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i:2 %icmp_ln859 = icmp_ugt  i64 %clen, i64 %len_assign_load

]]></Node>
<StgValue><ssdm name="icmp_ln859"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i:3 %clen_1 = select i1 %icmp_ln859, i64 %len_assign_load, i64 %clen

]]></Node>
<StgValue><ssdm name="clen_1"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i:4 %sub_ln862 = sub i64 %len_assign_load, i64 %clen_1

]]></Node>
<StgValue><ssdm name="sub_ln862"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end.i:5 %icmp_ln863 = icmp_eq  i64 %clen_1, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln863"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i:6 %br_ln863 = br i1 %icmp_ln863, void %while.body9.i.preheader, void %while.end.i

]]></Node>
<StgValue><ssdm name="br_ln863"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
while.body9.i.preheader:0 %br_ln841 = br void %while.body9.i

]]></Node>
<StgValue><ssdm name="br_ln841"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
while.body9.i:0 %indvars_iv = phi i64 %add_ln865, void %while.body9.i, i64 0, void %while.body9.i.preheader

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
while.body9.i:1 %dec5_i_in = phi i64 %clen_2, void %while.body9.i, i64 %clen_1, void %while.body9.i.preheader

]]></Node>
<StgValue><ssdm name="dec5_i_in"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
while.body9.i:2 %dptr_1 = phi i64 %dptr_5, void %while.body9.i, i64 %dptr, void %while.body9.i.preheader

]]></Node>
<StgValue><ssdm name="dptr_1"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.body9.i:3 %out_assign_load = load i64 %out_assign

]]></Node>
<StgValue><ssdm name="out_assign_load"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:4 %rng_st_24_0_load_2 = load i64 %rng_st_24_0

]]></Node>
<StgValue><ssdm name="rng_st_24_0_load_2"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:5 %rng_st_23_0_load_2 = load i64 %rng_st_23_0

]]></Node>
<StgValue><ssdm name="rng_st_23_0_load_2"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:6 %rng_st_22_0_load_2 = load i64 %rng_st_22_0

]]></Node>
<StgValue><ssdm name="rng_st_22_0_load_2"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:7 %rng_st_21_0_load_2 = load i64 %rng_st_21_0

]]></Node>
<StgValue><ssdm name="rng_st_21_0_load_2"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:8 %rng_st_20_0_load_2 = load i64 %rng_st_20_0

]]></Node>
<StgValue><ssdm name="rng_st_20_0_load_2"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:9 %rng_st_19_0_load_2 = load i64 %rng_st_19_0

]]></Node>
<StgValue><ssdm name="rng_st_19_0_load_2"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:10 %rng_st_18_0_load_2 = load i64 %rng_st_18_0

]]></Node>
<StgValue><ssdm name="rng_st_18_0_load_2"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:11 %rng_st_17_0_load_2 = load i64 %rng_st_17_0

]]></Node>
<StgValue><ssdm name="rng_st_17_0_load_2"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:12 %rng_st_16_0_load_2 = load i64 %rng_st_16_0

]]></Node>
<StgValue><ssdm name="rng_st_16_0_load_2"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:13 %rng_st_15_0_load_2 = load i64 %rng_st_15_0

]]></Node>
<StgValue><ssdm name="rng_st_15_0_load_2"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:14 %rng_st_14_0_load_2 = load i64 %rng_st_14_0

]]></Node>
<StgValue><ssdm name="rng_st_14_0_load_2"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:15 %rng_st_1316_0_load_2 = load i64 %rng_st_1316_0

]]></Node>
<StgValue><ssdm name="rng_st_1316_0_load_2"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:16 %rng_st_12_0_load_2 = load i64 %rng_st_12_0

]]></Node>
<StgValue><ssdm name="rng_st_12_0_load_2"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:17 %rng_st_11_0_load_2 = load i64 %rng_st_11_0

]]></Node>
<StgValue><ssdm name="rng_st_11_0_load_2"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:18 %rng_st_10_0_load_2 = load i64 %rng_st_10_0

]]></Node>
<StgValue><ssdm name="rng_st_10_0_load_2"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:19 %rng_st_9_0_load_2 = load i64 %rng_st_9_0

]]></Node>
<StgValue><ssdm name="rng_st_9_0_load_2"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:20 %rng_st_8_0_load_2 = load i64 %rng_st_8_0

]]></Node>
<StgValue><ssdm name="rng_st_8_0_load_2"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:21 %rng_st_7_0_load_2 = load i64 %rng_st_7_0

]]></Node>
<StgValue><ssdm name="rng_st_7_0_load_2"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:22 %rng_st_6_0_load_2 = load i64 %rng_st_6_0

]]></Node>
<StgValue><ssdm name="rng_st_6_0_load_2"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:23 %rng_st_5_0_load_2 = load i64 %rng_st_5_0

]]></Node>
<StgValue><ssdm name="rng_st_5_0_load_2"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:24 %rng_st_4_0_load_2 = load i64 %rng_st_4_0

]]></Node>
<StgValue><ssdm name="rng_st_4_0_load_2"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:25 %rng_st_3_0_load_2 = load i64 %rng_st_3_0

]]></Node>
<StgValue><ssdm name="rng_st_3_0_load_2"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:26 %rng_st_2_0_load_2 = load i64 %rng_st_2_0

]]></Node>
<StgValue><ssdm name="rng_st_2_0_load_2"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:27 %rng_st_1_0_load_2 = load i64 %rng_st_1_0

]]></Node>
<StgValue><ssdm name="rng_st_1_0_load_2"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:28 %rng_st_0_0_load_2 = load i64 %rng_st_0_0

]]></Node>
<StgValue><ssdm name="rng_st_0_0_load_2"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="64">
<![CDATA[
while.body9.i:29 %trunc_ln852 = trunc i64 %indvars_iv

]]></Node>
<StgValue><ssdm name="trunc_ln852"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body9.i:30 %clen_2 = add i64 %dec5_i_in, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="clen_2"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body9.i:31 %speclooptripcount_ln864 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 136, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln864"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body9.i:32 %specloopname_ln843 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37

]]></Node>
<StgValue><ssdm name="specloopname_ln843"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="64">
<![CDATA[
while.body9.i:33 %trunc_ln841 = trunc i64 %out_assign_load

]]></Node>
<StgValue><ssdm name="trunc_ln841"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
while.body9.i:34 %add_ln843 = add i3 %trunc_ln852, i3 %trunc_ln841

]]></Node>
<StgValue><ssdm name="add_ln843"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="3">
<![CDATA[
while.body9.i:35 %zext_ln843 = zext i3 %add_ln843

]]></Node>
<StgValue><ssdm name="zext_ln843"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body9.i:36 %lshr_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %dptr_1, i32 3, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="61">
<![CDATA[
while.body9.i:37 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.25i64.i61, i64 %rng_st_0_0_load_2, i64 %rng_st_1_0_load_2, i64 %rng_st_2_0_load_2, i64 %rng_st_3_0_load_2, i64 %rng_st_4_0_load_2, i64 %rng_st_5_0_load_2, i64 %rng_st_6_0_load_2, i64 %rng_st_7_0_load_2, i64 %rng_st_8_0_load_2, i64 %rng_st_9_0_load_2, i64 %rng_st_10_0_load_2, i64 %rng_st_11_0_load_2, i64 %rng_st_12_0_load_2, i64 %rng_st_1316_0_load_2, i64 %rng_st_14_0_load_2, i64 %rng_st_15_0_load_2, i64 %rng_st_16_0_load_2, i64 %rng_st_17_0_load_2, i64 %rng_st_18_0_load_2, i64 %rng_st_19_0_load_2, i64 %rng_st_20_0_load_2, i64 %rng_st_21_0_load_2, i64 %rng_st_22_0_load_2, i64 %rng_st_23_0_load_2, i64 %rng_st_24_0_load_2, i61 %lshr_ln

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="3" op_0_bw="64">
<![CDATA[
while.body9.i:38 %trunc_ln865 = trunc i64 %dptr_1

]]></Node>
<StgValue><ssdm name="trunc_ln865"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
while.body9.i:39 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln865, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="6">
<![CDATA[
while.body9.i:40 %zext_ln865 = zext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln865"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body9.i:41 %lshr_ln865 = lshr i64 %tmp_s, i64 %zext_ln865

]]></Node>
<StgValue><ssdm name="lshr_ln865"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="64">
<![CDATA[
while.body9.i:42 %trunc_ln865_1 = trunc i64 %lshr_ln865

]]></Node>
<StgValue><ssdm name="trunc_ln865_1"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body9.i:43 %add_ln865 = add i64 %indvars_iv, i64 1

]]></Node>
<StgValue><ssdm name="add_ln865"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body9.i:44 %tmp_addr_8 = getelementptr i8 %tmp, i64 0, i64 %zext_ln843

]]></Node>
<StgValue><ssdm name="tmp_addr_8"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
while.body9.i:45 %store_ln865 = store i8 %trunc_ln865_1, i3 %tmp_addr_8

]]></Node>
<StgValue><ssdm name="store_ln865"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body9.i:46 %dptr_5 = add i64 %dptr_1, i64 1

]]></Node>
<StgValue><ssdm name="dptr_5"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.body9.i:47 %icmp_ln863_1 = icmp_eq  i64 %clen_2, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln863_1"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body9.i:48 %br_ln863 = br i1 %icmp_ln863_1, void %while.body9.i, void %while.end.i.loopexit

]]></Node>
<StgValue><ssdm name="br_ln863"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
<literal name="icmp_ln863_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.end.i.loopexit:0 %add_ln863 = add i64 %dptr, i64 18446744073709551479

]]></Node>
<StgValue><ssdm name="add_ln863"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
<literal name="icmp_ln863_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.end.i.loopexit:1 %xor_ln863 = xor i64 %len_assign_load, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln863"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
<literal name="icmp_ln863_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.end.i.loopexit:2 %icmp_ln863_2 = icmp_ult  i64 %add_ln863, i64 %xor_ln863

]]></Node>
<StgValue><ssdm name="icmp_ln863_2"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
<literal name="icmp_ln863_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.end.i.loopexit:3 %add_ln863_1 = add i64 %clen_1, i64 %out_assign_load

]]></Node>
<StgValue><ssdm name="add_ln863_1"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
<literal name="icmp_ln863_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.end.i.loopexit:4 %select_ln863 = select i1 %icmp_ln863_2, i64 %xor_ln863, i64 %add_ln863

]]></Node>
<StgValue><ssdm name="select_ln863"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
<literal name="icmp_ln863_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.end.i.loopexit:5 %add_ln863_2 = add i64 %dptr, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="add_ln863_2"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
<literal name="icmp_ln863_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.end.i.loopexit:6 %sub_ln863 = sub i64 %add_ln863_2, i64 %select_ln863

]]></Node>
<StgValue><ssdm name="sub_ln863"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
<literal name="icmp_ln863_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.end.i.loopexit:7 %store_ln846 = store i64 %add_ln863_1, i64 %out_assign

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863" val="0"/>
<literal name="icmp_ln863_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
while.end.i.loopexit:8 %br_ln846 = br void %while.end.i

]]></Node>
<StgValue><ssdm name="br_ln846"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln863_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln863" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.end.i:2 %store_ln846 = store i64 %sub_ln862, i64 %len_assign

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
while.end.i:0 %dptr_2_lcssa_i = phi i64 %sub_ln863, void %while.end.i.loopexit, i64 %dptr, void %if.end.i

]]></Node>
<StgValue><ssdm name="dptr_2_lcssa_i"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.end.i:1 %store_ln846 = store i64 %dptr_2_lcssa_i, i64 %dptr_2

]]></Node>
<StgValue><ssdm name="store_ln846"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
while.end.i:3 %br_ln846 = br void %while.cond.i

]]></Node>
<StgValue><ssdm name="br_ln846"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="255" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="3">
<![CDATA[
i_shake256_extract.85.104.exit:26 %empty = load i3 %tmp_addr

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="3">
<![CDATA[
i_shake256_extract.85.104.exit:28 %empty_398 = load i3 %tmp_addr_1

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:29 %tmp_addr_2 = getelementptr i8 %tmp, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="tmp_addr_2"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="3">
<![CDATA[
i_shake256_extract.85.104.exit:30 %empty_399 = load i3 %tmp_addr_2

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:31 %tmp_addr_3 = getelementptr i8 %tmp, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="tmp_addr_3"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="3">
<![CDATA[
i_shake256_extract.85.104.exit:32 %empty_400 = load i3 %tmp_addr_3

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="261" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="3">
<![CDATA[
i_shake256_extract.85.104.exit:30 %empty_399 = load i3 %tmp_addr_2

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="3">
<![CDATA[
i_shake256_extract.85.104.exit:32 %empty_400 = load i3 %tmp_addr_3

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:33 %tmp_addr_4 = getelementptr i8 %tmp, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="tmp_addr_4"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="3">
<![CDATA[
i_shake256_extract.85.104.exit:34 %empty_401 = load i3 %tmp_addr_4

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:35 %tmp_addr_5 = getelementptr i8 %tmp, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="tmp_addr_5"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="3">
<![CDATA[
i_shake256_extract.85.104.exit:36 %empty_402 = load i3 %tmp_addr_5

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="267" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="3">
<![CDATA[
i_shake256_extract.85.104.exit:34 %empty_401 = load i3 %tmp_addr_4

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="3">
<![CDATA[
i_shake256_extract.85.104.exit:36 %empty_402 = load i3 %tmp_addr_5

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:37 %tmp_addr_6 = getelementptr i8 %tmp, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="tmp_addr_6"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="3">
<![CDATA[
i_shake256_extract.85.104.exit:38 %empty_403 = load i3 %tmp_addr_6

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:39 %tmp_addr_7 = getelementptr i8 %tmp, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="tmp_addr_7"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="3">
<![CDATA[
i_shake256_extract.85.104.exit:40 %empty_404 = load i3 %tmp_addr_7

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:0 %rng_st_24_0_load = load i64 %rng_st_24_0

]]></Node>
<StgValue><ssdm name="rng_st_24_0_load"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:1 %rng_st_23_0_load = load i64 %rng_st_23_0

]]></Node>
<StgValue><ssdm name="rng_st_23_0_load"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:2 %rng_st_22_0_load = load i64 %rng_st_22_0

]]></Node>
<StgValue><ssdm name="rng_st_22_0_load"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:3 %rng_st_21_0_load = load i64 %rng_st_21_0

]]></Node>
<StgValue><ssdm name="rng_st_21_0_load"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:4 %rng_st_20_0_load = load i64 %rng_st_20_0

]]></Node>
<StgValue><ssdm name="rng_st_20_0_load"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:5 %rng_st_19_0_load = load i64 %rng_st_19_0

]]></Node>
<StgValue><ssdm name="rng_st_19_0_load"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:6 %rng_st_18_0_load = load i64 %rng_st_18_0

]]></Node>
<StgValue><ssdm name="rng_st_18_0_load"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:7 %rng_st_17_0_load = load i64 %rng_st_17_0

]]></Node>
<StgValue><ssdm name="rng_st_17_0_load"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:8 %rng_st_16_0_load = load i64 %rng_st_16_0

]]></Node>
<StgValue><ssdm name="rng_st_16_0_load"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:9 %rng_st_15_0_load = load i64 %rng_st_15_0

]]></Node>
<StgValue><ssdm name="rng_st_15_0_load"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:10 %rng_st_14_0_load = load i64 %rng_st_14_0

]]></Node>
<StgValue><ssdm name="rng_st_14_0_load"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:11 %rng_st_1316_0_load = load i64 %rng_st_1316_0

]]></Node>
<StgValue><ssdm name="rng_st_1316_0_load"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:12 %rng_st_12_0_load = load i64 %rng_st_12_0

]]></Node>
<StgValue><ssdm name="rng_st_12_0_load"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:13 %rng_st_11_0_load = load i64 %rng_st_11_0

]]></Node>
<StgValue><ssdm name="rng_st_11_0_load"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:14 %rng_st_10_0_load = load i64 %rng_st_10_0

]]></Node>
<StgValue><ssdm name="rng_st_10_0_load"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:15 %rng_st_9_0_load = load i64 %rng_st_9_0

]]></Node>
<StgValue><ssdm name="rng_st_9_0_load"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:16 %rng_st_8_0_load = load i64 %rng_st_8_0

]]></Node>
<StgValue><ssdm name="rng_st_8_0_load"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:17 %rng_st_7_0_load = load i64 %rng_st_7_0

]]></Node>
<StgValue><ssdm name="rng_st_7_0_load"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:18 %rng_st_6_0_load = load i64 %rng_st_6_0

]]></Node>
<StgValue><ssdm name="rng_st_6_0_load"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:19 %rng_st_5_0_load = load i64 %rng_st_5_0

]]></Node>
<StgValue><ssdm name="rng_st_5_0_load"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:20 %rng_st_4_0_load = load i64 %rng_st_4_0

]]></Node>
<StgValue><ssdm name="rng_st_4_0_load"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:21 %rng_st_3_0_load = load i64 %rng_st_3_0

]]></Node>
<StgValue><ssdm name="rng_st_3_0_load"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:22 %rng_st_2_0_load = load i64 %rng_st_2_0

]]></Node>
<StgValue><ssdm name="rng_st_2_0_load"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:23 %rng_st_1_0_load = load i64 %rng_st_1_0

]]></Node>
<StgValue><ssdm name="rng_st_1_0_load"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
i_shake256_extract.85.104.exit:24 %rng_st_0_0_load = load i64 %rng_st_0_0

]]></Node>
<StgValue><ssdm name="rng_st_0_0_load"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="3">
<![CDATA[
i_shake256_extract.85.104.exit:38 %empty_403 = load i3 %tmp_addr_6

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="3">
<![CDATA[
i_shake256_extract.85.104.exit:40 %empty_404 = load i3 %tmp_addr_7

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
i_shake256_extract.85.104.exit:41 %or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i8.i8.i8.i8, i8 %empty_404, i8 %empty_403, i8 %empty_402, i8 %empty_401, i8 %empty_400, i8 %empty_399, i8 %empty_398, i8 %empty

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:42 %mrv_s = insertvalue i1728 <undef>, i64 %or_ln

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:43 %mrv_27 = insertvalue i1728 %mrv_s, i64 %dptr_4

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:44 %mrv_2 = insertvalue i1728 %mrv_27, i64 %rng_st_0_0_load

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:45 %mrv_3 = insertvalue i1728 %mrv_2, i64 %rng_st_1_0_load

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:46 %mrv_4 = insertvalue i1728 %mrv_3, i64 %rng_st_2_0_load

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:47 %mrv_5 = insertvalue i1728 %mrv_4, i64 %rng_st_3_0_load

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:48 %mrv_6 = insertvalue i1728 %mrv_5, i64 %rng_st_4_0_load

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:49 %mrv_7 = insertvalue i1728 %mrv_6, i64 %rng_st_5_0_load

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:50 %mrv_8 = insertvalue i1728 %mrv_7, i64 %rng_st_6_0_load

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:51 %mrv_9 = insertvalue i1728 %mrv_8, i64 %rng_st_7_0_load

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:52 %mrv_10 = insertvalue i1728 %mrv_9, i64 %rng_st_8_0_load

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:53 %mrv_11 = insertvalue i1728 %mrv_10, i64 %rng_st_9_0_load

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:54 %mrv_12 = insertvalue i1728 %mrv_11, i64 %rng_st_10_0_load

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="314" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:55 %mrv_13 = insertvalue i1728 %mrv_12, i64 %rng_st_11_0_load

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="315" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:56 %mrv_14 = insertvalue i1728 %mrv_13, i64 %rng_st_12_0_load

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:57 %mrv_15 = insertvalue i1728 %mrv_14, i64 %rng_st_1316_0_load

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:58 %mrv_16 = insertvalue i1728 %mrv_15, i64 %rng_st_14_0_load

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:59 %mrv_17 = insertvalue i1728 %mrv_16, i64 %rng_st_15_0_load

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:60 %mrv_18 = insertvalue i1728 %mrv_17, i64 %rng_st_16_0_load

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:61 %mrv_19 = insertvalue i1728 %mrv_18, i64 %rng_st_17_0_load

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:62 %mrv_20 = insertvalue i1728 %mrv_19, i64 %rng_st_18_0_load

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:63 %mrv_21 = insertvalue i1728 %mrv_20, i64 %rng_st_19_0_load

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:64 %mrv_22 = insertvalue i1728 %mrv_21, i64 %rng_st_20_0_load

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:65 %mrv_23 = insertvalue i1728 %mrv_22, i64 %rng_st_21_0_load

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:66 %mrv_24 = insertvalue i1728 %mrv_23, i64 %rng_st_22_0_load

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:67 %mrv_25 = insertvalue i1728 %mrv_24, i64 %rng_st_23_0_load

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1728" op_0_bw="1728" op_1_bw="64">
<![CDATA[
i_shake256_extract.85.104.exit:68 %mrv_26 = insertvalue i1728 %mrv_25, i64 %rng_st_24_0_load

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1728">
<![CDATA[
i_shake256_extract.85.104.exit:69 %ret_ln2539 = ret i1728 %mrv_26

]]></Node>
<StgValue><ssdm name="ret_ln2539"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
