$version Generated by VerilatedVcd $end
$date Sun Aug 29 20:10:32 2021 $end
$timescale 1ps $end

 $scope module dff $end
  $var wire  1 % clk $end
  $var wire  1 # d $end
  $var wire  1 & q $end
  $var wire  1 $ rstn $end
  $scope module dff $end
   $var wire  1 % clk $end
   $var wire  1 # d $end
   $var wire  1 & q $end
   $var wire  1 $ rstn $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
1%
0&
