/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_interconnect_v1_7_14
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_interconnect_v1_7_14 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_interconnect_v1_7_14
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work axi_interconnect_v1_7_14 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_interconnect_v1_7_14/.cxl.verilog.axi_interconnect_v1_7_14.axi_interconnect_v1_7_14.lin64.cmf
