<!doctype html><html class="not-ready lg:text-base" style=--bg:#fff lang=en-gb><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>Maths - Project F</title>
<meta name=theme-color><meta name=description content="A little oasis for FPGA and RISC-V design."><meta name=author content="Project F"><link rel="preload stylesheet" as=style href=https://projectf.io/main.min.css><link rel=preload as=image href=https://projectf.io/theme.png><link rel=preload as=image href=https://projectf.io/rss.svg><link rel=icon href=https://projectf.io/favicon.ico><link rel=apple-touch-icon href=https://projectf.io/apple-touch-icon.png><meta name=generator content="Hugo 0.128.2"><script src=https://cdn-eu.usefathom.com/script.js data-site=EVCGKVDN defer></script><meta itemprop=name content="Maths"><meta itemprop=description content="A little oasis for FPGA and RISC-V design."><meta itemprop=datePublished content="2024-10-04T00:00:00+00:00"><meta itemprop=dateModified content="2024-10-04T00:00:00+00:00"><meta property="og:url" content="https://projectf.io/tags/maths/"><meta property="og:site_name" content="Project F"><meta property="og:title" content="Maths"><meta property="og:description" content="A little oasis for FPGA and RISC-V design."><meta property="og:locale" content="en_gb"><meta property="og:type" content="website"><meta name=twitter:card content="summary"><meta name=twitter:title content="Maths"><meta name=twitter:description content="A little oasis for FPGA and RISC-V design."><link rel=alternate type=application/rss+xml href=https://projectf.io/tags/maths/index.xml title="Project F"><link rel=canonical href=https://projectf.io/tags/maths/></head><body class="text-black duration-200 ease-out dark:text-white"><header class="mx-auto flex h-[4.5rem] max-w-4xl px-8 lg:justify-center"><div class="relative z-50 mr-auto flex items-center"><a class="-translate-x-[1px] -translate-y-[1px] text-2xl font-semibold" href=https://projectf.io/>Project F</a><div class="btn-dark text-[0] ml-4 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.png)_left_center/_auto_theme('spacing.6')_no-repeat] [transition:_background-position_0.4s_steps(5)] dark:[background-position:right]" role=button aria-label=Dark></div></div><div class="btn-menu relative z-50 -mr-8 flex h-[4.5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden" role=button aria-label=Menu></div><script>const htmlClass=document.documentElement.classList;setTimeout(()=>{htmlClass.remove("not-ready")},10);const btnMenu=document.querySelector(".btn-menu");btnMenu.addEventListener("click",()=>{htmlClass.toggle("open")});const metaTheme=document.querySelector('meta[name="theme-color"]'),lightBg="#fff".replace(/"/g,""),setDark=e=>{metaTheme.setAttribute("content",e?"#000":lightBg),htmlClass[e?"add":"remove"]("dark"),localStorage.setItem("dark",e)},darkScheme=window.matchMedia("(prefers-color-scheme: dark)");if(htmlClass.contains("dark"))setDark(!0);else{const e=localStorage.getItem("dark");setDark(e?e==="true":darkScheme.matches)}darkScheme.addEventListener("change",e=>{setDark(e.matches)});const btnDark=document.querySelector(".btn-dark");btnDark.addEventListener("click",()=>{setDark(localStorage.getItem("dark")!=="true")})</script><div class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"><nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6"><a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/about/>About</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/demos/>Demos</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/verilog-lib/>Lib</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tools/>Tools</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tutorials/>Tutorials</a></nav><nav class="mt-12 flex justify-center space-x-10 dark:invert lg:ml-12 lg:mt-0 lg:items-center lg:space-x-6"><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./rss.svg) href=https://projectf.io/index.xml target=_blank rel=alternate>rss</a></nav></div></header><main class="prose prose-neutral relative mx-auto min-h-[calc(100%-9rem)] max-w-4xl px-8 pb-4 pt-4 dark:prose-invert"><h1 class=mb-4>Tag: Maths</h1><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">RISC-V Assembler: Multiply Divide</h2><time class="text-sm antialiased opacity-60">17 May 2024</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/riscv-multiply-divide/>RISC-V Assembler: Multiply Divide</a><p>Integer multiply and divide instructions form the optional <strong>M</strong> extension. Making multiplication and division optional keeps the base instruction set simple and reduces the size of the smallest RISC-V core. This post includes a brief overview of common RISC-V extensions. <a href=https://projectf.io/posts/riscv-multiply-divide/>Read More...</a></p></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">RISC-V Assembler: Shift</h2><time class="text-sm antialiased opacity-60">30 Jan 2024</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/riscv-shift/>RISC-V Assembler: Shift</a><p>This RISC-V assembler post covers shift instructions, such as <strong>sll</strong>, <strong>srl</strong>, and <strong>srai</strong>. I also explain how to use shift instructions to quickly multiply and divide by powers of two. <a href=https://projectf.io/posts/riscv-shift/>Read More...</a></p></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">RISC-V Assembler: Logical</h2><time class="text-sm antialiased opacity-60">29 Jan 2024</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/riscv-logical/>RISC-V Assembler: Logical</a><p>This RISC-V assembler post covers bitwise logical instructions, such as <strong>and</strong>, <strong>not</strong>, and <strong>xori</strong>. Bitwise instructions carry out the specified operator on each bit of the sources in turn. <a href=https://projectf.io/posts/riscv-logical/>Read More...</a></p></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">RISC-V Assembler: Arithmetic</h2><time class="text-sm antialiased opacity-60">15 Jan 2024</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/riscv-arithmetic/>RISC-V Assembler: Arithmetic</a><p>This series will help you learn and understand 32-bit RISC-V instructions and programming. The first part looks at load immediate, addition, and subtraction. We&rsquo;ll also cover sign extension and pseudoinstructions. <a href=https://projectf.io/posts/riscv-arithmetic/>Read More...</a></p></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Mandelbrot in Verilog</h2><time class="text-sm antialiased opacity-60">07 Mar 2023</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/mandelbrot-verilog/>Mandelbrot in Verilog</a><p>This FPGA demo uses fixed-point multiplication and a small framebuffer to render the Mandelbrot set. You can navigate around the complex plane using buttons on your dev board. <a href=https://projectf.io/posts/mandelbrot-verilog/>Read More...</a></p></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Verilog Vectors and Arrays</h2><time class="text-sm antialiased opacity-60">13 Dec 2022</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/verilog-vectors-arrays/>Verilog Vectors and Arrays</a><p>Welcome back to my series covering mathematics and algorithms with FPGAs. In this part, we dig into vectors and arrays, including slicing, configurable widths, for loops, and bit and byte ordering. <a href=https://projectf.io/posts/verilog-vectors-arrays/>Read More...</a></p></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Multiplication with FPGA DSPs</h2><time class="text-sm antialiased opacity-60">27 Nov 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/multiplication-fpga-dsps/>Multiplication with FPGA DSPs</a><p>Welcome back to my series covering mathematics and algorithms with FPGAs. Project F is known for its practical, hands-on tutorials. So, I decided to dedicate a post to a topic usually ignored by FPGA authors: multiplication with DSPs. <a href=https://projectf.io/posts/multiplication-fpga-dsps/>Read More...</a></p></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Numbers in Verilog</h2><time class="text-sm antialiased opacity-60">30 Sep 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/numbers-in-verilog/>Numbers in Verilog</a><p>Welcome to my ongoing series covering mathematics and algorithms with FPGAs. This series begins with the basics of Verilog numbers, then considers fixed-point, division, square roots and CORDIC before covering more complex algorithms, such as data compression. <a href=https://projectf.io/posts/numbers-in-verilog/>Read More...</a></p></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">FPGA Sine Lookup Table</h2><time class="text-sm antialiased opacity-60">27 May 2021</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/fpga-sine-table/>FPGA Sine Lookup Table</a><p>In this how to, we&rsquo;re going to look at a straightforward method for generating sine and cosine using a lookup table. There are more precise methods, but this one is fast and simple and will suffice for many applications. <a href=https://projectf.io/posts/fpga-sine-table/>Read More...</a></p></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Square Root in Verilog</h2><time class="text-sm antialiased opacity-60">22 Dec 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/square-root-in-verilog/>Square Root in Verilog</a><p>The square root is useful in many circumstances, including statistics, graphics, and signal processing. In this how to, we&rsquo;re going to look at a straightforward digit-by-digit square root algorithm for integer and fixed-point numbers. There are lower-latency methods, but this one is simple, using only subtraction and bit shifts. <a href=https://projectf.io/posts/square-root-in-verilog/>Read More...</a></p></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Life on Screen</h2><time class="text-sm antialiased opacity-60">22 Sep 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/life-on-screen/>Life on Screen</a><p>In this FPGA demo we&rsquo;ll experiment with Game of Life, a cellular automaton created by prolific mathematician John Conway in 1970. <a href=https://projectf.io/posts/life-on-screen/>Read More...</a></p></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Division in Verilog</h2><time class="text-sm antialiased opacity-60">01 Jul 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/division-in-verilog/>Division in Verilog</a><p>Division is a fundamental arithmetic operation we take for granted. FPGAs include dedicated hardware to perform addition, subtraction, and multiplication and will infer the necessary logic. Division is different: we need to do it ourselves. This post looks at a straightforward division algorithm for positive integers before extending it to cover fixed-point numbers and signed numbers. <a href=https://projectf.io/posts/division-in-verilog/>Read More...</a></p></section><section class="relative my-10 first-of-type:mt-0 last-of-type:mb-0"><h2 class="!my-0 pb-1 font-bold !leading-none">Fixed Point Numbers in Verilog</h2><time class="text-sm antialiased opacity-60">26 May 2020</time>
<a class="absolute inset-0 text-[0]" href=https://projectf.io/posts/fixed-point-numbers-in-verilog/>Fixed Point Numbers in Verilog</a><p>Sometimes you need more precision than integers can provide, but floating-point computation is not trivial (try reading IEEE 754). You could use a library or IP block, but simple fixed point maths can often get the job done with little effort. Furthermore, most FPGAs have dedicated DSP blocks that make multiplication and addition of integers fast; we can take advantage of that with a fixed-point approach. <a href=https://projectf.io/posts/fixed-point-numbers-in-verilog/>Read More...</a></p></section></main><footer class="opaco mx-auto flex h-[4.5rem] max-w-4xl items-center px-8 text-[0.9em] opacity-60"><div class=mr-auto><a class=link href=https://projectf.io/>Project F</a>: A little oasis for FPGA and RISC-V design.
&copy; 2024 Will Green.</div></footer></body></html>