Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jun  2 15:55:19 2024
| Host         : ±è¼±Àç running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   404 |
|    Minimum number of control sets                        |   404 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   766 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   404 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |    27 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    23 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |     5 |
| >= 16              |   311 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             245 |          124 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            4674 |         1562 |
| Yes          | No                    | No                     |           11942 |         3396 |
| Yes          | No                    | Yes                    |            4960 |         1315 |
| Yes          | Yes                   | No                     |            6101 |         1348 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                           Clock Signal                                           |                                                                                              Enable Signal                                                                                              |                                                                                     Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                                                                   |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |
|  clk_IBUF_BUFG                                                                                   |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |
|  clk_IBUF_BUFG                                                                                   |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                |                1 |              1 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                       |                                                                                                                                                                                          |                1 |              1 |
|  clk_IBUF_BUFG                                                                                   |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |
|  clk_IBUF_BUFG                                                                                   |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                               |                1 |              1 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual |                                                                                                                                                                                          |                1 |              3 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0        |                                                                                                                                                                                          |                1 |              3 |
|  design_1_i/top_mlp_0/inst/main/u_top_LAYER5/y_buf_ctrl/FSM_sequential_next_state_reg[2]_i_2_n_0 |                                                                                                                                                                                                         |                                                                                                                                                                                          |                1 |              3 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                           |                                                                                                                                                                                          |                2 |              4 |
|  clk_IBUF_BUFG                                                                                   |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                       |                1 |              4 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER5/y_buf_ctrl/cnt_image[3]_i_1_n_0                                                                                                                             | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/SR[0]                                                                                                                                |                1 |              4 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER5/y_buf_ctrl/delay                                                                                                                                            | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/SR[0]                                                                                                                                |                1 |              4 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER5/y_buf_ctrl/o_temp_buf_adr[3]_i_1_n_0                                                                                                                        | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/SR[0]                                                                                                                                |                1 |              4 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                              |                1 |              4 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                               |                                                                                                                                                                                          |                2 |              4 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                               | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                1 |              4 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                  | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |                1 |              4 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                2 |              4 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                        |                                                                                                                                                                                          |                2 |              4 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                1 |              4 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                      |                                                                                                                                                                                          |                1 |              4 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              5 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                             | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                2 |              5 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                             | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              5 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                             | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                2 |              5 |
|  design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/next_state__0                               |                                                                                                                                                                                                         |                                                                                                                                                                                          |                2 |              5 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[m_valid_i]_3[0]                                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                2 |              5 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                       | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                 |                1 |              6 |
|  clk_IBUF_BUFG                                                                                   |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER5/local_control_layer5/delay[2]_i_1__3_n_0                                                                                                                    |                                                                                                                                                                                          |                2 |              6 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                        |                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER4/local_control_layer4/delay[2]_i_1__2_n_0                                                                                                                    |                                                                                                                                                                                          |                2 |              7 |
|  design_1_i/top_mlp_0/inst/main/u_top_LAYER5/local_control_layer5/next_state                     |                                                                                                                                                                                                         |                                                                                                                                                                                          |                3 |              8 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                |                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/next_state                     |                                                                                                                                                                                                         |                                                                                                                                                                                          |                2 |              8 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                                          |                1 |              8 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                         |                                                                                                                                                                                          |                5 |              8 |
|  design_1_i/top_mlp_0/inst/main/u_top_LAYER4/local_control_layer4/next_state                     |                                                                                                                                                                                                         |                                                                                                                                                                                          |                3 |              8 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              8 |
|  design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/next_state                     |                                                                                                                                                                                                         |                                                                                                                                                                                          |                2 |              8 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER5/local_control_layer5/o_COL_ADDR[4]_i_1__2_n_0                                                                                                               |                                                                                                                                                                                          |                2 |              8 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                3 |              8 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              8 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                      |                                                                                                                                                                                          |                3 |              8 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                             |                                                                                                                                                                                          |                2 |              8 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                4 |              8 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                   |                2 |              9 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                  |                                                                                                                                                                                          |                3 |              9 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                  |                                                                                                                                                                                          |                3 |              9 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                  |                                                                                                                                                                                          |                3 |              9 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                4 |              9 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              9 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                  | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              9 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                3 |              9 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                              |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/cnt_w[9]_i_2_n_0                                                                                                                                    | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/cnt_w[9]_i_1_n_0                                                                                                                     |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER5/local_control_layer5/o_ROW_ADDR[9]_i_1__2_n_0                                                                                                               |                                                                                                                                                                                          |                3 |             10 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/delay[2]_i_1__0_n_0                                                                                                                    |                                                                                                                                                                                          |                5 |             11 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                           |                                                                                                                                                                                          |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/delay[2]_i_1__1_n_0                                                                                                                    |                                                                                                                                                                                          |                6 |             11 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                    |                                                                                                                                                                                          |                6 |             11 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[11]_i_1_n_0           |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                   |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[11]_i_1__0_n_0        |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[11].srl_nx1/shift                   |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                       |                6 |             12 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                        |                5 |             12 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1035]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                2 |             12 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                        |                4 |             12 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                       |                6 |             12 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                        |                6 |             12 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |                3 |             12 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                                                          |                7 |             13 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                        |                                                                                                                                                                                          |                4 |             13 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                         |                                                                                                                                                                                          |                6 |             13 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                            | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |                5 |             13 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                        |                                                                                                                                                                                          |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/cnt_x[0]_i_2_n_0                                                                                                                                    | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/cnt_x[0]_i_1_n_0                                                                                                                     |                4 |             14 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                      |                                                                                                                                                                                          |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_COL_ADDR[5]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                          |                6 |             15 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                        |                                                                                                                                                                                          |                2 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER4/local_control_layer4/o_ROW_ADDR[9]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER4/local_control_layer4/o_COL_ADDR[5]_i_1__1_n_0                                                                                                               |                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ROW_ADDR[9]_i_1_n_0                                                                                                                  |                                                                                                                                                                                          |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER5/local_control_layer5/o_layer4buf_EN                                                                                                                         | design_1_i/top_mlp_0/inst/main/u_top_LAYER4/final_value                                                                                                                                  |                5 |             18 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                        |                                                                                                                                                                                          |                4 |             19 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                         |                                                                                                                                                                                          |                4 |             19 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                              |                                                                                                                                                                                          |                7 |             21 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                               |                                                                                                                                                                                          |                6 |             21 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_layer1buf_EN                                                                                                                         |                                                                                                                                                                                          |                7 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_layer2buf_EN                                                                                                                         |                                                                                                                                                                                          |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER4/local_control_layer4/o_layer3buf_EN                                                                                                                         | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/final_value                                                                                                                                  |               16 |             25 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                            |                                                                                                                                                                                          |                9 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER4/local_control_layer4/o_layer3buf_EN                                                                                                                         |                                                                                                                                                                                          |                7 |             26 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                              |                                                                                                                                                                                          |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER5/local_control_layer5/o_layer4buf_EN                                                                                                                         |                                                                                                                                                                                          |                7 |             26 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                           |                                                                                                                                                                                          |                4 |             27 |
|  clk_IBUF_BUFG                                                                                   |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                    |               11 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_COL_ADDR[6]_i_1_n_0                                                                                                                  |                                                                                                                                                                                          |               10 |             28 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                  |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER5/y_buf_ctrl/o_y_buf_addr[8]_i_1_n_0                                                                                                                          | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/SR[0]                                                                                                                                |                8 |             30 |
|  clk_IBUF_BUFG                                                                                   |                                                                                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |               15 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___2_n_0                                                                                                                                   |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___18_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___15_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___20_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___23_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___25_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___30_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___19_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___26_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___3_n_0                                                                                                                                   |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___22_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___24_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___4_n_0                                                                                                                                   |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___11_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___5_n_0                                                                                                                                   |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___6_n_0                                                                                                                                   |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___7_n_0                                                                                                                                   |                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___8_n_0                                                                                                                                   |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___28_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___9_n_0                                                                                                                                   |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i__n_0                                                                                                                                      |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__7_3                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__5_0                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__2_0                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                4 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__12_1                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__20_3                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__20_0                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__20_2                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__15_0                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__1_2                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__20_1                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__21_0                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__1_3                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___29_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__10_0                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__10_1                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__10_2                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__10_3                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                4 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__11_1                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__11_2                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__11_0                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep_0                                                                                                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep_3                                                                                                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep_2                                                                                                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep_1                                                                                                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__0_0                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                4 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__0_1                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__0_2                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__0_3                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__21_2                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__21_3                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__12_0                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__22_0                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                4 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__22_1                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__22_2                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                4 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__22_3                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__18_0                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__12_2                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__12_3                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__1_1                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__18_2                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__13_0                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__18_1                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__21_1                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__23_0                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__23_1                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__15_1                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__16_3                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__15_3                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__13_3                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__17_1                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__14_0                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__14_1                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__14_3                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                4 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__15_2                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__16_2                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__17_2                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__17_3                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__16_1                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__18_3                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__19_1                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__17_0                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__14_2                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__19_2                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__13_2                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__19_0                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__13_1                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__19_3                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                4 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__1_0                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__16_0                                                                                                                              | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__5_3                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__4_3                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__5_2                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__2_1                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__2_2                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__4_1                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__3_1                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__7_0                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__9_1                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__6_2                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__8_2                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__3_3                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__8_0                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__9_3                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__3_0                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__6_1                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__2_3                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__7_1                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__4_2                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__8_1                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__9_0                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__8_3                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__5_1                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__4_0                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__6_3                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_1[0]                                                                                                                      |                                                                                                                                                                                          |               12 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep_3[0]                                                                                                                  |                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__0_2[0]                                                                                                               |                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__0_4[0]                                                                                                               |                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__1_0[0]                                                                                                               |                                                                                                                                                                                          |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep_4[0]                                                                                                                  |                                                                                                                                                                                          |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep_0[0]                                                                                                                  |                                                                                                                                                                                          |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__0_3[0]                                                                                                               |                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__1_2[0]                                                                                                               |                                                                                                                                                                                          |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_0[0]                                                                                                                      |                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__1_3[0]                                                                                                               |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__0_0[0]                                                                                                               |                                                                                                                                                                                          |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_2[0]                                                                                                                      |                                                                                                                                                                                          |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep_2[0]                                                                                                                  |                                                                                                                                                                                          |               13 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__4_0[0]                                                                                                               |                                                                                                                                                                                          |               13 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__4_2[0]                                                                                                               |                                                                                                                                                                                          |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__4_3[0]                                                                                                               |                                                                                                                                                                                          |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__5_0[0]                                                                                                               |                                                                                                                                                                                          |               12 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__1_4[0]                                                                                                               |                                                                                                                                                                                          |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__2_4[0]                                                                                                               |                                                                                                                                                                                          |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__3_2[0]                                                                                                               |                                                                                                                                                                                          |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__3_4[0]                                                                                                               |                                                                                                                                                                                          |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__2_2[0]                                                                                                               |                                                                                                                                                                                          |               12 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__4_4[0]                                                                                                               |                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__2_0[0]                                                                                                               |                                                                                                                                                                                          |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__5_4[0]                                                                                                               |                                                                                                                                                                                          |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__3_3[0]                                                                                                               |                                                                                                                                                                                          |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__5_3[0]                                                                                                               |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__5_2[0]                                                                                                               |                                                                                                                                                                                          |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__3_0[0]                                                                                                               |                                                                                                                                                                                          |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_ACC_RD_reg_rep__2_3[0]                                                                                                               |                                                                                                                                                                                          |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__9_2                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/E[0]                                                                                                                                   |                                                                                                                                                                                          |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___6_n_0                                                                                                                                   |                                                                                                                                                                                          |                4 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___21_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___29_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___7_n_0                                                                                                                                   |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___8_n_0                                                                                                                                   |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i__n_0                                                                                                                                      |                                                                                                                                                                                          |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___18_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___17_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___16_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___20_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___13_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___19_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___14_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___27_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___30_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___22_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___15_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___9_n_0                                                                                                                                   |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___12_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___10_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___1_n_0                                                                                                                                   |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___0_n_0                                                                                                                                   |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___25_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___26_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___28_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___2_n_0                                                                                                                                   |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___11_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___3_n_0                                                                                                                                   |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___23_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___4_n_0                                                                                                                                   |                                                                                                                                                                                          |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___5_n_0                                                                                                                                   |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/i___24_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__7_2                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__3_2                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__3_1[0]                                                                                                               |                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__1_3[0]                                                                                                               |                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep_3[0]                                                                                                                  |                                                                                                                                                                                          |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_2[0]                                                                                                                      |                                                                                                                                                                                          |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep_1[0]                                                                                                                  |                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__2_1[0]                                                                                                               |                                                                                                                                                                                          |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__0_2[0]                                                                                                               |                                                                                                                                                                                          |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__5_3[0]                                                                                                               |                                                                                                                                                                                          |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__1_1[0]                                                                                                               |                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__2_2[0]                                                                                                               |                                                                                                                                                                                          |               12 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__4_1[0]                                                                                                               |                                                                                                                                                                                          |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__2_3[0]                                                                                                               |                                                                                                                                                                                          |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__5_4[0]                                                                                                               |                                                                                                                                                                                          |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_1[0]                                                                                                                      |                                                                                                                                                                                          |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__0_3[0]                                                                                                               |                                                                                                                                                                                          |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__0_4[0]                                                                                                               |                                                                                                                                                                                          |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__3_3[0]                                                                                                               |                                                                                                                                                                                          |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__4_3[0]                                                                                                               |                                                                                                                                                                                          |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__1_4[0]                                                                                                               |                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_0[0]                                                                                                                      |                                                                                                                                                                                          |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__0_1[0]                                                                                                               |                                                                                                                                                                                          |               14 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_3[0]                                                                                                                      |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__3_4[0]                                                                                                               |                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep_2[0]                                                                                                                  |                                                                                                                                                                                          |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__1_2[0]                                                                                                               |                                                                                                                                                                                          |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__4_4[0]                                                                                                               |                                                                                                                                                                                          |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__2_4[0]                                                                                                               |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__5_2[0]                                                                                                               |                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep_4[0]                                                                                                                  |                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__4_2[0]                                                                                                               |                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__3_2[0]                                                                                                               |                                                                                                                                                                                          |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ACC_RD_reg_rep__5_1[0]                                                                                                               |                                                                                                                                                                                          |               11 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___0_n_0                                                                                                                                   |                                                                                                                                                                                          |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___13_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___14_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___10_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___16_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___17_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___12_n_0                                                                                                                                  |                                                                                                                                                                                          |                9 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___1_n_0                                                                                                                                   |                                                                                                                                                                                          |                4 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___21_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/i___27_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RD_reg_rep__6_0                                                                                                                               | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |                7 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/streamline_inst/mac_gen[0].MAC_ELEMENT/mac_add_zz                                                                                                           | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/wr_mac_rst                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                         | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/wr_mac_rst                                                                                                              |               11 |             32 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                     | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                6 |             32 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                     |                6 |             32 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                    |                                                                                                                                                                                          |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                         | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/wr_mac_rst                                                                                                              |                9 |             32 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                          |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/streamline_inst/mac_gen[0].MAC_ELEMENT/mac_add_zz                                                                                                           | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/wr_mac_rst                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER4/streamline_inst/mac_gen[0].MAC_ELEMENT/mac_add_zz                                                                                                           | design_1_i/top_mlp_0/inst/main/u_top_LAYER4/local_control_layer4/wr_mac_rst                                                                                                              |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                         | design_1_i/top_mlp_0/inst/main/u_top_LAYER4/local_control_layer4/wr_mac_rst                                                                                                              |                9 |             32 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                         |                                                                                                                                                                                          |                8 |             33 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                          |                                                                                                                                                                                          |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_ROW_ADDR[9]_i_1__0_n_0                                                                                                               |                                                                                                                                                                                          |               16 |             33 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                                                                          |                6 |             34 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                  |                                                                                                                                                                                          |                7 |             34 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                |                                                                                                                                                                                          |                6 |             34 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/push                                            |                                                                                                                                                                                          |                9 |             34 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                              |                                                                                                                                                                                          |                9 |             34 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_cmd_active_reg[0][0]                   |                                                                                                                                                                                          |                9 |             34 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1058]_i_1_n_0                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                          |                5 |             34 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                   |                                                                                                                                                                                          |                6 |             34 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                              |                                                                                                                                                                                          |               10 |             36 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                            |                                                                                                                                                                                          |               11 |             37 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                         |                                                                                                                                                                                          |                5 |             37 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                        |                                                                                                                                                                                          |                6 |             37 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                          |                                                                                                                                                                                          |                6 |             37 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                         |                                                                                                                                                                                          |                8 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_MAC_RST_i_1_n_0                                                                                                                                   |                                                                                                                                                                                          |               26 |             40 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |                9 |             40 |
|  clk_IBUF_BUFG                                                                                   |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                           |               25 |             42 |
|  clk_IBUF_BUFG                                                                                   |                                                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                    |               18 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_layer2buf_EN                                                                                                                         | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/final_value                                                                                                                                  |               26 |             43 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                   |               10 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_layer1buf_EN                                                                                                                         | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/final_value                                                                                                                                  |               22 |             43 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                        |                                                                                                                                                                                          |               13 |             47 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                     |                                                                                                                                                                                          |                6 |             48 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                       |                                                                                                                                                                                          |               10 |             52 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                     |                                                                                                                                                                                          |                7 |             52 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                       |                                                                                                                                                                                          |                9 |             52 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                     |                                                                                                                                                                                          |                7 |             52 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                                          |                7 |             56 |
|  clk_IBUF_BUFG                                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                      |                                                                                                                                                                                          |                7 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER5/local_control_layer5/E[0]                                                                                                                                   |                                                                                                                                                                                          |               14 |             80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                         | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_MAC_RST                                                                                                                            |               26 |             88 |
|  clk_IBUF_BUFG                                                                                   |                                                                                                                                                                                                         |                                                                                                                                                                                          |               53 |            100 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                         |                                                                                                                                                                                          |               59 |            108 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ROW_ADDR[0]_rep_i_2_n_0                                                                                                                           |                                                                                                                                                                                          |               73 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/streamline_inst/mac_gen[77].MAC_ELEMENT/mac_add_zz                                                                                                          | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_MAC_RST                                                                                                                            |               40 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER4/local_control_layer4/o_WBUF_EN                                                                                                                              |                                                                                                                                                                                          |              125 |            254 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER5/local_control_layer5/o_ACC_RD_reg_0[0]                                                                                                                      |                                                                                                                                                                                          |               59 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER5/local_control_layer5/o_ACC_RD_reg_rep__0_1                                                                                                                  |                                                                                                                                                                                          |               72 |            320 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER4/local_control_layer4/o_WBUF_SEL_reg_0[0]                                                                                                                    | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/SR[0]                                                                                                                                |              122 |            496 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER4/local_control_layer4/o_ACC_RD_reg_0[0]                                                                                                                      |                                                                                                                                                                                          |              137 |            496 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER4/local_control_layer4/E[0]                                                                                                                                   |                                                                                                                                                                                          |               87 |            496 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER4/local_control_layer4/wr_wbuf_sel                                                                                                                            | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/SR[0]                                                                                                                                |              140 |            496 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/E[0]                                                                                                                                   |                                                                                                                                                                                          |              254 |            512 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST_reg_0                                                                                                                                     | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ACC_RST                                                                                                                            |              175 |            961 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/o_WBUF_SEL_reg_0[0]                                                                                                                    | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/SR[0]                                                                                                                                |              260 |            992 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/o_WBUF_SEL_reg_0[0]                                                                                                                    | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/SR[0]                                                                                                                                |              265 |            992 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER3/local_control_layer3/wr_wbuf_sel                                                                                                                            | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/SR[0]                                                                                                                                |              267 |            992 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER2/local_control_layer2/wr_wbuf_sel                                                                                                                            | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/SR[0]                                                                                                                                |              261 |            992 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ROW_ADDR[0]_rep_i_2_n_0                                                                                                                           | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/o_ROW_ADDR[0]_rep_i_1_n_0                                                                                                            |              255 |           1165 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/E[0]                                                                                                                                                |                                                                                                                                                                                          |             1244 |           3968 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                         | design_1_i/top_mlp_0/inst/main/u_top_LAYER1/control/SR[0]                                                                                                                                |             1430 |           4331 |
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


