


ARM Macro Assembler    Page 1 


    1 00000000         ;
    2 00000000         ;Copyright (c) 2008 Mars Semiconductor Corp.
    3 00000000         ;
    4 00000000         ;Module Name:
    5 00000000         ;
    6 00000000         ;       initchip.s
    7 00000000         ;
    8 00000000         ;Abstract:
    9 00000000         ;
   10 00000000         ;       The system control initialization routines.
   11 00000000         ;
   12 00000000         ;Environment:
   13 00000000         ;
   14 00000000         ;       ARM RealView Developer Suite
   15 00000000         ;
   16 00000000         ;Revision History:
   17 00000000         ;       
   18 00000000         ;       2006/07/17      David Tsai      Create  
   19 00000000         ;
   20 00000000         
   21 00000000                 PRESERVE8
   22 00000000         
   23 00000000                 INCLUDE          ..\..\inc\sysopt.inc
    1 00000000         ;
    2 00000000         ;Copyright (c) 2008 Mars Semiconductor Corp.
    3 00000000         ;
    4 00000000         ;Module Name:
    5 00000000         ;
    6 00000000         ; sysopt.inc
    7 00000000         ;
    8 00000000         ;Abstract:
    9 00000000         ;
   10 00000000         ;    The system option.
   11 00000000         ;
   12 00000000         ;Environment:
   13 00000000         ;
   14 00000000         ;    ARM RealView Developer Suite
   15 00000000         ;
   16 00000000         ;Revision History:
   17 00000000         ; 
   18 00000000         ; 2011/11/10 Lucian Yuan Create 
   19 00000000         ;
   20 00000000         
   21 00000000         
   22 00000000                 INCLUDE          .\sysoptdef.inc
    1 00000000         ;
    2 00000000         ;Copyright (c) 2008 Mars Semiconductor Corp.
    3 00000000         ;
    4 00000000         ;Module Name:
    5 00000000         ;
    6 00000000         ; sysopt.inc
    7 00000000         ;
    8 00000000         ;Abstract:
    9 00000000         ;
   10 00000000         ;    The system option.
   11 00000000         ;
   12 00000000         ;Environment:
   13 00000000         ;
   14 00000000         ;    ARM RealView Developer Suite



ARM Macro Assembler    Page 2 


   15 00000000         ;
   16 00000000         ;Revision History:
   17 00000000         ; 
   18 00000000         ; 2006/07/18 David Tsai Create 
   19 00000000         ;
   20 00000000         
   21 00000000         ;CY 0907
   22 00000000         
   23 00000000         ;
   24 00000000         ; BOOT_SRC_OPT
   25 00000000         ; 0 - From RAM.
   26 00000000         ; 1 - From ROM.
   27 00000000         ; 2 - From MASKROM.
   28 00000000         ;
   29 00000000                 GBLA             BOOT_SRC_RAM
   30 00000000                 GBLA             BOOT_SRC_ROM
   31 00000000                 GBLA             BOOT_SRC_MASKROM
   32 00000000 00000000 
                       BOOT_SRC_RAM
                               SETA             0
   33 00000000 00000001 
                       BOOT_SRC_ROM
                               SETA             1
   34 00000000 00000002 
                       BOOT_SRC_MASKROM
                               SETA             2
   35 00000000         
   36 00000000         
   37 00000000         ; Twokey 061214
   38 00000000         ;
   39 00000000         ;
   40 00000000         ;CODE_DEVICE_OPT
   41 00000000 00000009 
                       CODE_STR_ROMTER
                               EQU              0x00000009
   42 00000000 00000009 
                       CODE_STR_EEPROM
                               EQU              0x00000009
   43 00000000 00000001 
                       CODE_STR_RAM
                               EQU              0x00000001
   44 00000000         
   45 00000000         ;
   46 00000000         ; CLK_SRC_OPT
   47 00000000         ; 0x00 - CLK_SRC_XIN.
   48 00000000         ; 0x40 - CLK_SRC_PLLOUT_PA9001D_48M.
   49 00000000         ; 0x41 - CLK_SRC_PLLOUT_PA9001C_64_8M.
   50 00000000         ; 0x42 - CLK_SRC_PLLOUT_PA9001C_162M.
   51 00000000         ; 0x43 - CLK_SRC_PLLOUT_PA9001C_216M.
   52 00000000         ;
   53 00000000 00000000 
                       CLK_SRC_XIN
                               EQU              0x00
   54 00000000 00000000 
                       CLK_SRC_PLLOUT_PA9001D_48M
                               EQU              0x00
   55 00000000 00000001 
                       CLK_SRC_PLLOUT_PA9001C_64_8M
                               EQU              0x01



ARM Macro Assembler    Page 3 


   56 00000000 00000002 
                       CLK_SRC_PLLOUT_PA9001C_162M
                               EQU              0x02
   57 00000000 00000003 
                       CLK_SRC_PLLOUT_PA9001C_216M
                               EQU              0x03
   58 00000000         
   59 00000000 3F680000 
                       CLK_SRC_PLLOUT_PA9002D_48M
                               EQU              0x3F680000
   60 00000000 3F480000 
                       CLK_SRC_PLLOUT_PA9002D_192M
                               EQU              0x3F480000
   61 00000000         
   62 00000000 3F680000 
                       CLK_SRC_PLLOUT_PA9003A_48M
                               EQU              0x3F680000
   63 00000000 3F181000 
                       CLK_SRC_PLLOUT_PA9003A_96M
                               EQU              0x3F181000
   64 00000000 00000000 
                       CLK_SRC_PLLOUT_PA9003A_FPGA
                               EQU              0x00
   65 00000000         
   66 00000000         ;CY 1023
   67 00000000         
   68 00000000         ;
   69 00000000         ; CHIP_OPT
   70 00000000         ;     0x00 - PA9001A.
   71 00000000         ;     0x01 - PA9001C.
   72 00000000         ;     0x02 - PA9002A.
   73 00000000         ;       0x03 - PA9001D
   74 00000000         ;       0x04 - PA9002C
   75 00000000         ;       0x05 - PA9002B on FPGA
   76 00000000         ;       0x06 - PA9002D
   77 00000000         
   78 00000000         
   79 00000000         ;----CPU: K310----//
   80 00000000 00000000 
                       CHIP_OPT_PA9001A
                               EQU              0x00
   81 00000000 00000001 
                       CHIP_OPT_PA9001C
                               EQU              0x01
   82 00000000 00000002 
                       CHIP_OPT_PA9002A
                               EQU              0x02
   83 00000000 00000003 
                       CHIP_OPT_PA9001D
                               EQU              0x03
   84 00000000 00000004 
                       CHIP_OPT_PA9002C
                               EQU              0x04
   85 00000000 00000005 
                       FPGA_OPT_PA9002B
                               EQU              0x05
   86 00000000 00000006 
                       CHIP_OPT_PA9002D
                               EQU              0x06



ARM Macro Assembler    Page 4 


   87 00000000         
   88 00000000 00000007 
                       CHIP_OPT_A1016A
                               EQU              0x07        ;ASIC
   89 00000000 00000008 
                       CHIP_OPT_A1016A_FPGA
                               EQU              0x08        ;FPGA
   90 00000000         
   91 00000000 00000009 
                       CHIP_OPT_A1018A
                               EQU              0x09        ;ASIC
   92 00000000 0000000A 
                       CHIP_OPT_A1018A_FPGA
                               EQU              0x0a        ;FPGA
   93 00000000         
   94 00000000         ;---CPU: ARM926EJ-----//
   95 00000000 00000010 
                       CHIP_OPT_A1013A
                               EQU              0x10        ;ASIC
   96 00000000 00000011 
                       CHIP_OPT_A1013A_FPGA
                               EQU              0x11        ;FPGA
   97 00000000         
   98 00000000 00000012 
                       CHIP_OPT_A1013B
                               EQU              0x12        ;ASIC
   99 00000000 00000013 
                       CHIP_OPT_A1013B_FPGA
                               EQU              0x13        ;FPGA
  100 00000000         
  101 00000000 00000014 
                       CHIP_OPT_A1019A
                               EQU              0x14        ;ASIC ARM926
  102 00000000 00000015 
                       CHIP_OPT_A1020A
                               EQU              0x15        ;ASIC
  103 00000000 00000016 
                       CHIP_OPT_A1021A
                               EQU              0x16        ;ASIC
  104 00000000 00000017 
                       CHIP_OPT_A1022A
                               EQU              0x17        ;ASIC
  105 00000000                 END                          ; mark the end of t
                                                            his file
   23 00000000         
   24 00000000         ;------------¿ï¾ÜBOOT source: RAM(via ICE/boot-loader), 
                       ROM(EEPROM/NOR/ROMTER)------------------
   25 00000000         ; BOOT_SRC_OPT
   26 00000000         ; BOOT_SRC_RAM - From RAM. 
   27 00000000         ; BOOT_SRC_ROM - From ROM.
   28 00000000         ; BOOT_SRC_MASKROM - From MASK ROM.
   29 00000000         ;
   30 00000000         
   31 00000000                 GBLA             BOOT_SRC_OPT
   32 00000000 00000000 
                       BOOT_SRC_OPT
                               SETA             BOOT_SRC_RAM
   33 00000000         
   34 00000000         



ARM Macro Assembler    Page 5 


   35 00000000         ;---------------³]©w Static RAM timing--------------
   36 00000000         ;CODE_DEVICE_OPT
   37 00000000         ;CODE_STR_ROMTER  - Program code is stored in Romter
   38 00000000         ;CODE_STR_EEPROM  - Program code is stored in EEPROM
   39 00000000         ;CODE_STR_RAM     - Program code is stored in RAM
   40 00000000         ;
   41 00000000         
   42 00000000 00000001 
                       CODE_DEVICE_OPT
                               EQU              CODE_STR_RAM
   43 00000000         
   44 00000000         ;-----------------IC ª©¥»¿ï¾Ü: 9001D ­n¥´¶}Cache,¨ä¥L«h§
                       _----------------------
   45 00000000         ; CHIP_OPT
   46 00000000         ; CHIP_OPT_PA9001D     - PA9001D.
   47 00000000         ; CHIP_OPT_PA9002C     - PA9002C.
   48 00000000         ;   FPGA_OPT_PA9002B     - FPGA_9002B
   49 00000000         ; CHIP_OPT_PA9002D     - PA9002D.
   50 00000000         
   51 00000000         ; CHIP_OPT_A1013A      - PA9003A.
   52 00000000         ;   CHIP_OPT_A1013A_FPGA - FPGA_PA9003A
   53 00000000         
   54 00000000         ; CHIP_OPT_A1013B      - PA9003B.
   55 00000000         ;   CHIP_OPT_A1013B_FPGA - FPGA_PA9003B
   56 00000000         
   57 00000000         ;   CHIP_OPT_A1016A      - A1016
   58 00000000         ;   CHIP_OPT_A1016A_FPGA - A1016FPGA
   59 00000000         
   60 00000000                 GBLA             CHIP_OPT
   61 00000000 00000007 
                       CHIP_OPT
                               SETA             CHIP_OPT_A1016A
   62 00000000         
   63 00000000         ;------------------PLL clock output selection-----------
                       ---------
   64 00000000         ; CLK_SRC_OPT
   65 00000000         
   66 00000000         ;   CLK_SRC_PLLOUT_PA9001D_48M - From PLL out 48MHz.
   67 00000000         ;   CLK_SRC_PLLOUT_PA9001C_64_8M - From PLL out 64.8MHz.
                       
   68 00000000         ;   CLK_SRC_PLLOUT_PA9001C_162M - From PLL out 162MHz.
   69 00000000         ;   CLK_SRC_PLLOUT_PA9001C_216M - From PLL out 216MHz.
   70 00000000         
   71 00000000         ;   CLK_SRC_PLLOUT_PA9002D_192M - From PLL out 192MHz
   72 00000000         ;   CLK_SRC_PLLOUT_PA9003A_FPGA - For FPGA test
   73 00000000         
   74 00000000         ;CLK_SRC_OPT EQU  CLK_SRC_XIN ; for FPGA
   75 00000000         
   76 00000000 00000000 
                       CLK_SRC_OPT
                               EQU              CLK_SRC_PLLOUT_PA9003A_FPGA
   77 00000000         
   78 00000000         
   79 00000000         ;-----------------¿ï¾ÜDRAM Clock ¤Ï¬Û®É¶¡ÂI-------------
                       ----
   80 00000000         ;¥Î©óPA9002D
   81 00000000         ;¥Ñ©ó§Ú­ÌªºDRAM Timing ¤ñ¸ûsensitive. ·|¸òÁû²É»PLayout ¦
                       ³Ãö. ­YµLªk¶}¾÷½Ð½Õ¾ã.
   82 00000000         ; ¥Ø«e¤wª¾ SUNWAY ¥²¶·³]©w¬° 0



ARM Macro Assembler    Page 6 


   83 00000000         ; ¨ä¥L Project ¬° 1 
   84 00000000         
   85 00000000 00000000 
                       DRAM_CLK_INV_FIRST
                               EQU              0
   86 00000000         
   87 00000000         
   88 00000000         ;------------------±ÀºâPLL clock -----------------
   89 00000000         ; CLK_SRC_FREQ
   90 00000000         ; Clock source frequency
   91 00000000         ;
   92 00000000 01E84800 
                       CLK_SRC_FREQ
                               EQU              32000000    ; 32/48M
   93 00000000         
   94 00000000         ;------³]©w Sensor MCLK -------
   95 00000000         ; CLK_MCK_DIV 
   96 00000000         ; Sensor Master ClocK divisor
   97 00000000         ;
   98 00000000 00000002 
                       CLK_MCK_DIV
                               EQU              0x02        ; 32/2=16M
   99 00000000         
  100 00000000         ;------³]©w IDU clock -----
  101 00000000         ; CLK_IDU_DIV
  102 00000000         ; Image Display Unit clock divisor
  103 00000000         ;
  104 00000000 00000001 
                       CLK_IDU_DIV
                               EQU              0x01        ; 32M / 1 = 32M
  105 00000000         ;------³]©w Watch dog clock ------
  106 00000000         ; CLK_WDT_DIV
  107 00000000         ; Watch Dog Timer clock divisor
  108 00000000         ;
  109 00000000 00000200 
                       CLK_WDT_DIV
                               EQU              0x0200      ; 32M /512 = 62.5K
  110 00000000         
  111 00000000         
  112 00000000         ;------³]©w ADC clock----
  113 00000000         ; CLK_ADC_DIV
  114 00000000         ; Analog-to-Digital Converter clock divisor
  115 00000000         ;
  116 00000000 00000001 
                       CLK_ADC_DIV
                               EQU              0x01        ; 32M / 1 = 32M
  117 00000000         
  118 00000000         ;------JPEG VLC clock
  119 00000000         ;JPEG_VLC_DIV
  120 00000000 00000002 
                       CLK_JPEG_VLC_DIV
                               EQU              0x02        ; 32M/2=16M
  121 00000000         
  122 00000000         
  123 00000000                 END
   24 00000000         
   25 00000000                 AREA             InitSYSCTRL, CODE, READONLY ; n
                                                            ame this block of c
                                                            ode



ARM Macro Assembler    Page 7 


   26 00000000         
   27 00000000         ; --- Sytem control register locations
   28 00000000         ; CY 0907
   29 00000000 D00B0000 
                       SYSCTRL_CLK_ENA
                               EQU              0xd00b0000  ; System control cl
                                                            ock enable register
                                                            
   30 00000000 D00B0004 
                       SYSCTRL_CLK_DIV1
                               EQU              0xd00b0004  ; System control cl
                                                            ock divisor 1
   31 00000000 D00B000C 
                       SYSCTRL_RST
                               EQU              0xd00b000c  ; System control re
                                                            set
   32 00000000 D00B0010 
                       SYSCTRL_CPU_PLL
                               EQU              0xd00b0010  ; System cotrol PLL
                                                            
   33 00000000 D00B0018 
                       SYSCTRL_CLK_DIV2
                               EQU              0xd00b0018  ; System control cl
                                                            ock divisor 2
   34 00000000 D00B001C 
                       SYSCTRL_CLK_DDR_PCTL
                               EQU              0xd00b001c  ; 0xd00b0014
   35 00000000         
   36 00000000 C0080038 
                       HIU_BYPASS
                               EQU              0xc0080038  ; Host interface un
                                                            it bypass mode
   37 00000000         
   38 00000000 C0040000 
                       SDRAM_TIME_PARAM0
                               EQU              0xc0040000  ; Address of SDRAM 
                                                            Timing Parameter 0 
                                                            Register
   39 00000000 C0040004 
                       SDRAM_TIME_PARAM1
                               EQU              0xc0040004  ; Address of SDRAM 
                                                            Timing Parameter 1 
                                                            Register
   40 00000000 00511312 
                       SDRAM_TIME_PARAM0_INIT
                               EQU              0x00511312  ; tCL (10) - 2 cloc
                                                            ks
   41 00000000         ; tWR (00) - 0 + 1 clocks
   42 00000000         ; tRC (0000) - 0 + 4 clocks
   43 00000000         ; tRCD (000) - 0 + 2 clocks
   44 00000000         ; tRP (000) - 0 + 2 clocks
   45 00000000         ; tRAS (0001) - 1 clocks
   46 00000000         
   47 00000000 00130540 
                       SDRAM_TIME_PARAM1_INIT
                               EQU              0x00130540  ; tREF (0x0130) - o
                                                            f no use at this ti
                                                            me                 
                                                                               



ARM Macro Assembler    Page 8 


                                                                
   48 00000000         ; auto refresh count (0011) - 3 times
   49 00000000         ; precharge all count (0001) - 1 time
   50 00000000         
   51 00000000         
   52 00000000         ; --- System control initialization
   53 00000000         
   54 00000000 FFFFFFFF 
                       SYSCTRL_CLK_ENA_SETTING
                               EQU              0xffffffff  ; All              
                                                                 
   55 00000000 07FFF9FF 
                       SYSCTRL_RST_SETTING
                               EQU              0x07fff9ff  ; Set all except ST
                                                            MEM and MGPIO
   56 00000000 00000000 
                       SYSCTRL_RST_CLEAR
                               EQU              0x00000000  ; Clear all
   57 00000000 00000012 
                       SYSCTRL_CLK_DDR_PCTL_INT
                               EQU              0x00000012  ; 0xd00b001c
   58 00000000 00000003 
                       HIU_BYPASS_SETTING
                               EQU              0x00000003  ; Hardware bypass -
                                                             depends on {HA[0],
                                                             HCS2, HCS1} 
   59 00000000         
   60 00000000                 EXPORT           InitSysCtrl
   61 00000000         
   62 00000000         InitSysCtrl
                               FUNCTION
   63 00000000         
   64 00000000 E3A00002        LDR              r0, =CLK_MCK_DIV
   65 00000004 E2400001        SUB              r0, r0, #1
   66 00000008 E3A01001        LDR              r1, =CLK_IDU_DIV
   67 0000000C E2411001        SUB              r1, r1, #1
   68 00000010 E1A01401        MOV              r1, r1, LSL #8
   69 00000014 E1800001        ORR              r0, r0, r1
   70 00000018 E3A01C02        LDR              r1, =CLK_WDT_DIV
   71 0000001C E2411001        SUB              r1, r1, #1
   72 00000020 E1A01801        MOV              r1, r1, LSL #16
   73 00000024 E1800001        ORR              r0, r0, r1
   74 00000028         
   75 00000028 E3A01002        LDR              r1, =CLK_JPEG_VLC_DIV
   76 0000002C E2411001        SUB              r1, r1, #1
   77 00000030 E1A01D01        MOV              r1, r1, LSL #26
   78 00000034 E1800001        ORR              r0, r0, r1
   79 00000038         
   80 00000038 E59F102C        LDR              r1, =SYSCTRL_CLK_DIV1
   81 0000003C E5810000        STR              r0, [r1]
   82 00000040         
   83 00000040         
   84 00000040 E3A00000        LDR              r0, =0      ; WDT clock source 
                                                            select: Exteral cry
                                                            stal (48MHz)       
                                                             
   85 00000044 E3A01001        LDR              r1, =CLK_ADC_DIV
   86 00000048 E2411001        SUB              r1, r1, #1
   87 0000004C E1A01401        MOV              r1, r1, LSL #8



ARM Macro Assembler    Page 9 


   88 00000050 E1800001        ORR              r0, r0, r1
   89 00000054 E59F1014        LDR              r1, =SYSCTRL_CLK_DIV2
   90 00000058 E5810000        STR              r0, [r1]
   91 0000005C         
   92 0000005C E59F1010        LDR              r1, =SYSCTRL_CLK_ENA
   93 00000060 E3E00000        LDR              r0, =SYSCTRL_CLK_ENA_SETTING
   94 00000064 E5810000        STR              r0, [r1]
   95 00000068         
   96 00000068 E12FFF1E        BX               LR
   97 0000006C                 ENDFUNC
   98 0000006C         
   99 0000006C                 END                          ; mark the end of t
                                                            his file
              D00B0004 
              D00B0018 
              D00B0000 
Command Line: --debug --xref --diag_suppress=9931 --depend=.\out\obj\initsysctr
l.d -o.\out\obj\initsysctrl.o -I.\inc -IC:\Keil_v5\ARM\RV31\INC -IC:\Keil_v5\AR
M\CMSIS\Include --predefine="__UVISION_VERSION SETA 518" --predefine="USE_SCATT
ER_SYMS SETA 1" --list=.\out\lst\initsysctrl.lst board\src\initsysctrl.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

InitSYSCTRL 00000000

Symbol: InitSYSCTRL
   Definitions
      At line 25 in file board\src\initsysctrl.s
   Uses
      None
Comment: InitSYSCTRL unused
InitSysCtrl 00000000

Symbol: InitSysCtrl
   Definitions
      At line 62 in file board\src\initsysctrl.s
   Uses
      At line 60 in file board\src\initsysctrl.s
Comment: InitSysCtrl used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

CHIP_OPT_A1013A 00000010

Symbol: CHIP_OPT_A1013A
   Definitions
      At line 95 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CHIP_OPT_A1013A unused
CHIP_OPT_A1013A_FPGA 00000011

Symbol: CHIP_OPT_A1013A_FPGA
   Definitions
      At line 96 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CHIP_OPT_A1013A_FPGA unused
CHIP_OPT_A1013B 00000012

Symbol: CHIP_OPT_A1013B
   Definitions
      At line 98 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CHIP_OPT_A1013B unused
CHIP_OPT_A1013B_FPGA 00000013

Symbol: CHIP_OPT_A1013B_FPGA
   Definitions
      At line 99 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CHIP_OPT_A1013B_FPGA unused
CHIP_OPT_A1016A 00000007

Symbol: CHIP_OPT_A1016A
   Definitions
      At line 88 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      At line 61 in file board\src\..\..\inc\sysopt.inc
Comment: CHIP_OPT_A1016A used once
CHIP_OPT_A1016A_FPGA 00000008

Symbol: CHIP_OPT_A1016A_FPGA
   Definitions
      At line 89 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CHIP_OPT_A1016A_FPGA unused
CHIP_OPT_A1018A 00000009

Symbol: CHIP_OPT_A1018A
   Definitions
      At line 91 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CHIP_OPT_A1018A unused
CHIP_OPT_A1018A_FPGA 0000000A

Symbol: CHIP_OPT_A1018A_FPGA



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 92 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CHIP_OPT_A1018A_FPGA unused
CHIP_OPT_A1019A 00000014

Symbol: CHIP_OPT_A1019A
   Definitions
      At line 101 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CHIP_OPT_A1019A unused
CHIP_OPT_A1020A 00000015

Symbol: CHIP_OPT_A1020A
   Definitions
      At line 102 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CHIP_OPT_A1020A unused
CHIP_OPT_A1021A 00000016

Symbol: CHIP_OPT_A1021A
   Definitions
      At line 103 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CHIP_OPT_A1021A unused
CHIP_OPT_A1022A 00000017

Symbol: CHIP_OPT_A1022A
   Definitions
      At line 104 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CHIP_OPT_A1022A unused
CHIP_OPT_PA9001A 00000000

Symbol: CHIP_OPT_PA9001A
   Definitions
      At line 80 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CHIP_OPT_PA9001A unused
CHIP_OPT_PA9001C 00000001

Symbol: CHIP_OPT_PA9001C
   Definitions
      At line 81 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CHIP_OPT_PA9001C unused
CHIP_OPT_PA9001D 00000003

Symbol: CHIP_OPT_PA9001D
   Definitions
      At line 83 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

      None
Comment: CHIP_OPT_PA9001D unused
CHIP_OPT_PA9002A 00000002

Symbol: CHIP_OPT_PA9002A
   Definitions
      At line 82 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CHIP_OPT_PA9002A unused
CHIP_OPT_PA9002C 00000004

Symbol: CHIP_OPT_PA9002C
   Definitions
      At line 84 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CHIP_OPT_PA9002C unused
CHIP_OPT_PA9002D 00000006

Symbol: CHIP_OPT_PA9002D
   Definitions
      At line 86 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CHIP_OPT_PA9002D unused
CLK_ADC_DIV 00000001

Symbol: CLK_ADC_DIV
   Definitions
      At line 116 in file board\src\..\..\inc\sysopt.inc
   Uses
      At line 85 in file board\src\initsysctrl.s
Comment: CLK_ADC_DIV used once
CLK_IDU_DIV 00000001

Symbol: CLK_IDU_DIV
   Definitions
      At line 104 in file board\src\..\..\inc\sysopt.inc
   Uses
      At line 66 in file board\src\initsysctrl.s
Comment: CLK_IDU_DIV used once
CLK_JPEG_VLC_DIV 00000002

Symbol: CLK_JPEG_VLC_DIV
   Definitions
      At line 120 in file board\src\..\..\inc\sysopt.inc
   Uses
      At line 75 in file board\src\initsysctrl.s
Comment: CLK_JPEG_VLC_DIV used once
CLK_MCK_DIV 00000002

Symbol: CLK_MCK_DIV
   Definitions
      At line 98 in file board\src\..\..\inc\sysopt.inc
   Uses
      At line 64 in file board\src\initsysctrl.s
Comment: CLK_MCK_DIV used once
CLK_SRC_FREQ 01E84800



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols


Symbol: CLK_SRC_FREQ
   Definitions
      At line 92 in file board\src\..\..\inc\sysopt.inc
   Uses
      None
Comment: CLK_SRC_FREQ unused
CLK_SRC_OPT 00000000

Symbol: CLK_SRC_OPT
   Definitions
      At line 76 in file board\src\..\..\inc\sysopt.inc
   Uses
      None
Comment: CLK_SRC_OPT unused
CLK_SRC_PLLOUT_PA9001C_162M 00000002

Symbol: CLK_SRC_PLLOUT_PA9001C_162M
   Definitions
      At line 56 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CLK_SRC_PLLOUT_PA9001C_162M unused
CLK_SRC_PLLOUT_PA9001C_216M 00000003

Symbol: CLK_SRC_PLLOUT_PA9001C_216M
   Definitions
      At line 57 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CLK_SRC_PLLOUT_PA9001C_216M unused
CLK_SRC_PLLOUT_PA9001C_64_8M 00000001

Symbol: CLK_SRC_PLLOUT_PA9001C_64_8M
   Definitions
      At line 55 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CLK_SRC_PLLOUT_PA9001C_64_8M unused
CLK_SRC_PLLOUT_PA9001D_48M 00000000

Symbol: CLK_SRC_PLLOUT_PA9001D_48M
   Definitions
      At line 54 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CLK_SRC_PLLOUT_PA9001D_48M unused
CLK_SRC_PLLOUT_PA9002D_192M 3F480000

Symbol: CLK_SRC_PLLOUT_PA9002D_192M
   Definitions
      At line 60 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CLK_SRC_PLLOUT_PA9002D_192M unused
CLK_SRC_PLLOUT_PA9002D_48M 3F680000

Symbol: CLK_SRC_PLLOUT_PA9002D_48M
   Definitions



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

      At line 59 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CLK_SRC_PLLOUT_PA9002D_48M unused
CLK_SRC_PLLOUT_PA9003A_48M 3F680000

Symbol: CLK_SRC_PLLOUT_PA9003A_48M
   Definitions
      At line 62 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CLK_SRC_PLLOUT_PA9003A_48M unused
CLK_SRC_PLLOUT_PA9003A_96M 3F181000

Symbol: CLK_SRC_PLLOUT_PA9003A_96M
   Definitions
      At line 63 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CLK_SRC_PLLOUT_PA9003A_96M unused
CLK_SRC_PLLOUT_PA9003A_FPGA 00000000

Symbol: CLK_SRC_PLLOUT_PA9003A_FPGA
   Definitions
      At line 64 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      At line 76 in file board\src\..\..\inc\sysopt.inc
Comment: CLK_SRC_PLLOUT_PA9003A_FPGA used once
CLK_SRC_XIN 00000000

Symbol: CLK_SRC_XIN
   Definitions
      At line 53 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CLK_SRC_XIN unused
CLK_WDT_DIV 00000200

Symbol: CLK_WDT_DIV
   Definitions
      At line 109 in file board\src\..\..\inc\sysopt.inc
   Uses
      At line 70 in file board\src\initsysctrl.s
Comment: CLK_WDT_DIV used once
CODE_DEVICE_OPT 00000001

Symbol: CODE_DEVICE_OPT
   Definitions
      At line 42 in file board\src\..\..\inc\sysopt.inc
   Uses
      None
Comment: CODE_DEVICE_OPT unused
CODE_STR_EEPROM 00000009

Symbol: CODE_STR_EEPROM
   Definitions
      At line 42 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

Comment: CODE_STR_EEPROM unused
CODE_STR_RAM 00000001

Symbol: CODE_STR_RAM
   Definitions
      At line 43 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      At line 42 in file board\src\..\..\inc\sysopt.inc
Comment: CODE_STR_RAM used once
CODE_STR_ROMTER 00000009

Symbol: CODE_STR_ROMTER
   Definitions
      At line 41 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: CODE_STR_ROMTER unused
DRAM_CLK_INV_FIRST 00000000

Symbol: DRAM_CLK_INV_FIRST
   Definitions
      At line 85 in file board\src\..\..\inc\sysopt.inc
   Uses
      None
Comment: DRAM_CLK_INV_FIRST unused
FPGA_OPT_PA9002B 00000005

Symbol: FPGA_OPT_PA9002B
   Definitions
      At line 85 in file board\src\..\..\inc\.\sysoptdef.inc
   Uses
      None
Comment: FPGA_OPT_PA9002B unused
HIU_BYPASS C0080038

Symbol: HIU_BYPASS
   Definitions
      At line 36 in file board\src\initsysctrl.s
   Uses
      None
Comment: HIU_BYPASS unused
HIU_BYPASS_SETTING 00000003

Symbol: HIU_BYPASS_SETTING
   Definitions
      At line 58 in file board\src\initsysctrl.s
   Uses
      None
Comment: HIU_BYPASS_SETTING unused
SDRAM_TIME_PARAM0 C0040000

Symbol: SDRAM_TIME_PARAM0
   Definitions
      At line 38 in file board\src\initsysctrl.s
   Uses
      None
Comment: SDRAM_TIME_PARAM0 unused
SDRAM_TIME_PARAM0_INIT 00511312




ARM Macro Assembler    Page 7 Alphabetic symbol ordering
Absolute symbols

Symbol: SDRAM_TIME_PARAM0_INIT
   Definitions
      At line 40 in file board\src\initsysctrl.s
   Uses
      None
Comment: SDRAM_TIME_PARAM0_INIT unused
SDRAM_TIME_PARAM1 C0040004

Symbol: SDRAM_TIME_PARAM1
   Definitions
      At line 39 in file board\src\initsysctrl.s
   Uses
      None
Comment: SDRAM_TIME_PARAM1 unused
SDRAM_TIME_PARAM1_INIT 00130540

Symbol: SDRAM_TIME_PARAM1_INIT
   Definitions
      At line 47 in file board\src\initsysctrl.s
   Uses
      None
Comment: SDRAM_TIME_PARAM1_INIT unused
SYSCTRL_CLK_DDR_PCTL D00B001C

Symbol: SYSCTRL_CLK_DDR_PCTL
   Definitions
      At line 34 in file board\src\initsysctrl.s
   Uses
      None
Comment: SYSCTRL_CLK_DDR_PCTL unused
SYSCTRL_CLK_DDR_PCTL_INT 00000012

Symbol: SYSCTRL_CLK_DDR_PCTL_INT
   Definitions
      At line 57 in file board\src\initsysctrl.s
   Uses
      None
Comment: SYSCTRL_CLK_DDR_PCTL_INT unused
SYSCTRL_CLK_DIV1 D00B0004

Symbol: SYSCTRL_CLK_DIV1
   Definitions
      At line 30 in file board\src\initsysctrl.s
   Uses
      At line 80 in file board\src\initsysctrl.s
Comment: SYSCTRL_CLK_DIV1 used once
SYSCTRL_CLK_DIV2 D00B0018

Symbol: SYSCTRL_CLK_DIV2
   Definitions
      At line 33 in file board\src\initsysctrl.s
   Uses
      At line 89 in file board\src\initsysctrl.s
Comment: SYSCTRL_CLK_DIV2 used once
SYSCTRL_CLK_ENA D00B0000

Symbol: SYSCTRL_CLK_ENA
   Definitions
      At line 29 in file board\src\initsysctrl.s



ARM Macro Assembler    Page 8 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 92 in file board\src\initsysctrl.s
Comment: SYSCTRL_CLK_ENA used once
SYSCTRL_CLK_ENA_SETTING FFFFFFFF

Symbol: SYSCTRL_CLK_ENA_SETTING
   Definitions
      At line 54 in file board\src\initsysctrl.s
   Uses
      At line 93 in file board\src\initsysctrl.s
Comment: SYSCTRL_CLK_ENA_SETTING used once
SYSCTRL_CPU_PLL D00B0010

Symbol: SYSCTRL_CPU_PLL
   Definitions
      At line 32 in file board\src\initsysctrl.s
   Uses
      None
Comment: SYSCTRL_CPU_PLL unused
SYSCTRL_RST D00B000C

Symbol: SYSCTRL_RST
   Definitions
      At line 31 in file board\src\initsysctrl.s
   Uses
      None
Comment: SYSCTRL_RST unused
SYSCTRL_RST_CLEAR 00000000

Symbol: SYSCTRL_RST_CLEAR
   Definitions
      At line 56 in file board\src\initsysctrl.s
   Uses
      None
Comment: SYSCTRL_RST_CLEAR unused
SYSCTRL_RST_SETTING 07FFF9FF

Symbol: SYSCTRL_RST_SETTING
   Definitions
      At line 55 in file board\src\initsysctrl.s
   Uses
      None
Comment: SYSCTRL_RST_SETTING unused
57 symbols
398 symbols in table
