module cnt(clk,key,dat)
(
	input clk,
	input [1:0]key,
	output [23:0]dat
);

always@(posedge clk and negedge key[0])
begin
	if(key[0]==0)
	begin
		if(dig_cnt==6)
			dig_cnt <= 0;
		else
			dig_cnt <= dig_cnt+1;
	end
end

always@(posedge clk and negedge key[1])
begin
	if(key[1]==0)
			seg_cnt <= seg_cnt+1;
end
endmodule
