cocci_test_suite() {
	u16 cocci_id/* arch/arm/mach-omap2/cm3xxx.c 88 */;
	void __exit cocci_id/* arch/arm/mach-omap2/cm3xxx.c 674 */;
	const struct omap_prcm_init_data *cocci_id/* arch/arm/mach-omap2/cm3xxx.c 667 */;
	int __init cocci_id/* arch/arm/mach-omap2/cm3xxx.c 667 */;
	const struct cm_ll_data cocci_id/* arch/arm/mach-omap2/cm3xxx.c 662 */;
	u32 *cocci_id/* arch/arm/mach-omap2/cm3xxx.c 636 */;
	struct omap3_cm_regs cocci_id/* arch/arm/mach-omap2/cm3xxx.c 376 */;
	u8 cocci_id/* arch/arm/mach-omap2/cm3xxx.c 32 */;
	u32 cocci_id/* arch/arm/mach-omap2/cm3xxx.c 32 */;
	s16 cocci_id/* arch/arm/mach-omap2/cm3xxx.c 32 */;
	void cocci_id/* arch/arm/mach-omap2/cm3xxx.c 32 */;
	struct omap3_cm_regs {
		u32 iva2_cm_clksel1;
		u32 iva2_cm_clksel2;
		u32 cm_sysconfig;
		u32 sgx_cm_clksel;
		u32 dss_cm_clksel;
		u32 cam_cm_clksel;
		u32 per_cm_clksel;
		u32 emu_cm_clksel;
		u32 emu_cm_clkstctrl;
		u32 pll_cm_autoidle;
		u32 pll_cm_autoidle2;
		u32 pll_cm_clksel4;
		u32 pll_cm_clksel5;
		u32 pll_cm_clken2;
		u32 cm_polctrl;
		u32 iva2_cm_fclken;
		u32 iva2_cm_clken_pll;
		u32 core_cm_fclken1;
		u32 core_cm_fclken3;
		u32 sgx_cm_fclken;
		u32 wkup_cm_fclken;
		u32 dss_cm_fclken;
		u32 cam_cm_fclken;
		u32 per_cm_fclken;
		u32 usbhost_cm_fclken;
		u32 core_cm_iclken1;
		u32 core_cm_iclken2;
		u32 core_cm_iclken3;
		u32 sgx_cm_iclken;
		u32 wkup_cm_iclken;
		u32 dss_cm_iclken;
		u32 cam_cm_iclken;
		u32 per_cm_iclken;
		u32 usbhost_cm_iclken;
		u32 iva2_cm_autoidle2;
		u32 mpu_cm_autoidle2;
		u32 iva2_cm_clkstctrl;
		u32 mpu_cm_clkstctrl;
		u32 core_cm_clkstctrl;
		u32 sgx_cm_clkstctrl;
		u32 dss_cm_clkstctrl;
		u32 cam_cm_clkstctrl;
		u32 per_cm_clkstctrl;
		u32 neon_cm_clkstctrl;
		u32 usbhost_cm_clkstctrl;
		u32 core_cm_autoidle1;
		u32 core_cm_autoidle2;
		u32 core_cm_autoidle3;
		u32 wkup_cm_autoidle;
		u32 dss_cm_autoidle;
		u32 cam_cm_autoidle;
		u32 per_cm_autoidle;
		u32 usbhost_cm_autoidle;
		u32 sgx_cm_sleepdep;
		u32 dss_cm_sleepdep;
		u32 cam_cm_sleepdep;
		u32 per_cm_sleepdep;
		u32 usbhost_cm_sleepdep;
		u32 cm_clkout_ctrl;
	} cocci_id/* arch/arm/mach-omap2/cm3xxx.c 314 */;
	struct clkdm_ops cocci_id/* arch/arm/mach-omap2/cm3xxx.c 294 */;
	bool cocci_id/* arch/arm/mach-omap2/cm3xxx.c 259 */;
	const u8 cocci_id/* arch/arm/mach-omap2/cm3xxx.c 24 */[];
	struct clkdm_dep *cocci_id/* arch/arm/mach-omap2/cm3xxx.c 174 */;
	struct clockdomain *cocci_id/* arch/arm/mach-omap2/cm3xxx.c 146 */;
	int cocci_id/* arch/arm/mach-omap2/cm3xxx.c 146 */;
	unsigned long cocci_id/* arch/arm/mach-omap2/cm3xxx.c 122 */;
	u8 *cocci_id/* arch/arm/mach-omap2/cm3xxx.c 120 */;
	s16 *cocci_id/* arch/arm/mach-omap2/cm3xxx.c 119 */;
	struct clk_omap_reg *cocci_id/* arch/arm/mach-omap2/cm3xxx.c 118 */;
}
