{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 01:57:34 2019 " "Info: Processing started: Thu Dec 19 01:57:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off FinalTrafficLights -c FinalTrafficLights --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off FinalTrafficLights -c FinalTrafficLights --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "touchCount\[1\] " "Warning: Node \"touchCount\[1\]\" is a latch" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "touchCount\[2\] " "Warning: Node \"touchCount\[2\]\" is a latch" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "touchCount\[0\]~0 " "Warning: Node \"touchCount\[0\]~0\"" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "touch " "Info: Assuming node \"touch\" is a latch enable. Will not compute fmax for this pin." {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "60 " "Warning: Found 60 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux0~4 " "Info: Detected gated clock \"Mux0~4\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~6 " "Info: Detected gated clock \"Mux0~6\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~0 " "Info: Detected gated clock \"Mux0~0\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~2 " "Info: Detected gated clock \"Mux0~2\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~8 " "Info: Detected gated clock \"Mux0~8\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~10 " "Info: Detected gated clock \"Mux0~10\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~12 " "Info: Detected gated clock \"Mux0~12\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~14 " "Info: Detected gated clock \"Mux0~14\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "num\[1\] " "Info: Detected ripple clock \"num\[1\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "num\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~5 " "Info: Detected gated clock \"Mux0~5\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~7 " "Info: Detected gated clock \"Mux0~7\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~1 " "Info: Detected gated clock \"Mux0~1\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~3 " "Info: Detected gated clock \"Mux0~3\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~9 " "Info: Detected gated clock \"Mux0~9\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~11 " "Info: Detected gated clock \"Mux0~11\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~13 " "Info: Detected gated clock \"Mux0~13\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~15 " "Info: Detected gated clock \"Mux0~15\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "num\[2\] " "Info: Detected ripple clock \"num\[2\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "num\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~17 " "Info: Detected gated clock \"Mux0~17\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~16 " "Info: Detected gated clock \"Mux0~16\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~19 " "Info: Detected gated clock \"Mux0~19\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "num\[3\] " "Info: Detected ripple clock \"num\[3\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "num\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~20 " "Info: Detected gated clock \"Mux0~20\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~18 " "Info: Detected gated clock \"Mux0~18\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~21 " "Info: Detected gated clock \"Mux0~21\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "num\[4\] " "Info: Detected ripple clock \"num\[4\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "num\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0 " "Info: Detected gated clock \"Mux0\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "num\[0\] " "Info: Detected ripple clock \"num\[0\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "num\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[31\] " "Info: Detected ripple clock \"clk_div\[31\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[30\] " "Info: Detected ripple clock \"clk_div\[30\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[29\] " "Info: Detected ripple clock \"clk_div\[29\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[28\] " "Info: Detected ripple clock \"clk_div\[28\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[27\] " "Info: Detected ripple clock \"clk_div\[27\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[26\] " "Info: Detected ripple clock \"clk_div\[26\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[25\] " "Info: Detected ripple clock \"clk_div\[25\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[24\] " "Info: Detected ripple clock \"clk_div\[24\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[23\] " "Info: Detected ripple clock \"clk_div\[23\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[22\] " "Info: Detected ripple clock \"clk_div\[22\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[21\] " "Info: Detected ripple clock \"clk_div\[21\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[20\] " "Info: Detected ripple clock \"clk_div\[20\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[19\] " "Info: Detected ripple clock \"clk_div\[19\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[18\] " "Info: Detected ripple clock \"clk_div\[18\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[17\] " "Info: Detected ripple clock \"clk_div\[17\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[16\] " "Info: Detected ripple clock \"clk_div\[16\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[15\] " "Info: Detected ripple clock \"clk_div\[15\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[14\] " "Info: Detected ripple clock \"clk_div\[14\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[13\] " "Info: Detected ripple clock \"clk_div\[13\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[12\] " "Info: Detected ripple clock \"clk_div\[12\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[11\] " "Info: Detected ripple clock \"clk_div\[11\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[10\] " "Info: Detected ripple clock \"clk_div\[10\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[9\] " "Info: Detected ripple clock \"clk_div\[9\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[8\] " "Info: Detected ripple clock \"clk_div\[8\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[7\] " "Info: Detected ripple clock \"clk_div\[7\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[6\] " "Info: Detected ripple clock \"clk_div\[6\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[5\] " "Info: Detected ripple clock \"clk_div\[5\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[4\] " "Info: Detected ripple clock \"clk_div\[4\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[3\] " "Info: Detected ripple clock \"clk_div\[3\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[2\] " "Info: Detected ripple clock \"clk_div\[2\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[0\] " "Info: Detected ripple clock \"clk_div\[0\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div\[1\] " "Info: Detected ripple clock \"clk_div\[1\]\" as buffer" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register clk_div\[0\] register clk_div\[31\] 253.55 MHz 3.944 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 253.55 MHz between source register \"clk_div\[0\]\" and destination register \"clk_div\[31\]\" (period= 3.944 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.724 ns + Longest register register " "Info: + Longest register to register delay is 3.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div\[0\] 1 REG LCFF_X56_Y22_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y22_N1; Fanout = 4; REG Node = 'clk_div\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div[0] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.414 ns) 0.920 ns clk_div\[1\]~32 2 COMB LCCOMB_X56_Y22_N2 2 " "Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X56_Y22_N2; Fanout = 2; COMB Node = 'clk_div\[1\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { clk_div[0] clk_div[1]~32 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.991 ns clk_div\[2\]~34 3 COMB LCCOMB_X56_Y22_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X56_Y22_N4; Fanout = 2; COMB Node = 'clk_div\[2\]~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[1]~32 clk_div[2]~34 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.062 ns clk_div\[3\]~36 4 COMB LCCOMB_X56_Y22_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X56_Y22_N6; Fanout = 2; COMB Node = 'clk_div\[3\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[2]~34 clk_div[3]~36 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.133 ns clk_div\[4\]~38 5 COMB LCCOMB_X56_Y22_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X56_Y22_N8; Fanout = 2; COMB Node = 'clk_div\[4\]~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[3]~36 clk_div[4]~38 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.204 ns clk_div\[5\]~40 6 COMB LCCOMB_X56_Y22_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X56_Y22_N10; Fanout = 2; COMB Node = 'clk_div\[5\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[4]~38 clk_div[5]~40 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.275 ns clk_div\[6\]~42 7 COMB LCCOMB_X56_Y22_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X56_Y22_N12; Fanout = 2; COMB Node = 'clk_div\[6\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[5]~40 clk_div[6]~42 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.434 ns clk_div\[7\]~44 8 COMB LCCOMB_X56_Y22_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X56_Y22_N14; Fanout = 2; COMB Node = 'clk_div\[7\]~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { clk_div[6]~42 clk_div[7]~44 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.505 ns clk_div\[8\]~46 9 COMB LCCOMB_X56_Y22_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X56_Y22_N16; Fanout = 2; COMB Node = 'clk_div\[8\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[7]~44 clk_div[8]~46 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.576 ns clk_div\[9\]~48 10 COMB LCCOMB_X56_Y22_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X56_Y22_N18; Fanout = 2; COMB Node = 'clk_div\[9\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[8]~46 clk_div[9]~48 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.647 ns clk_div\[10\]~50 11 COMB LCCOMB_X56_Y22_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X56_Y22_N20; Fanout = 2; COMB Node = 'clk_div\[10\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[9]~48 clk_div[10]~50 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns clk_div\[11\]~52 12 COMB LCCOMB_X56_Y22_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X56_Y22_N22; Fanout = 2; COMB Node = 'clk_div\[11\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[10]~50 clk_div[11]~52 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns clk_div\[12\]~54 13 COMB LCCOMB_X56_Y22_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X56_Y22_N24; Fanout = 2; COMB Node = 'clk_div\[12\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[11]~52 clk_div[12]~54 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns clk_div\[13\]~56 14 COMB LCCOMB_X56_Y22_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X56_Y22_N26; Fanout = 2; COMB Node = 'clk_div\[13\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[12]~54 clk_div[13]~56 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns clk_div\[14\]~58 15 COMB LCCOMB_X56_Y22_N28 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X56_Y22_N28; Fanout = 2; COMB Node = 'clk_div\[14\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[13]~56 clk_div[14]~58 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.077 ns clk_div\[15\]~60 16 COMB LCCOMB_X56_Y22_N30 2 " "Info: 16: + IC(0.000 ns) + CELL(0.146 ns) = 2.077 ns; Loc. = LCCOMB_X56_Y22_N30; Fanout = 2; COMB Node = 'clk_div\[15\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { clk_div[14]~58 clk_div[15]~60 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.148 ns clk_div\[16\]~62 17 COMB LCCOMB_X56_Y21_N0 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.148 ns; Loc. = LCCOMB_X56_Y21_N0; Fanout = 2; COMB Node = 'clk_div\[16\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[15]~60 clk_div[16]~62 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.219 ns clk_div\[17\]~64 18 COMB LCCOMB_X56_Y21_N2 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.219 ns; Loc. = LCCOMB_X56_Y21_N2; Fanout = 2; COMB Node = 'clk_div\[17\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[16]~62 clk_div[17]~64 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.290 ns clk_div\[18\]~66 19 COMB LCCOMB_X56_Y21_N4 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.290 ns; Loc. = LCCOMB_X56_Y21_N4; Fanout = 2; COMB Node = 'clk_div\[18\]~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[17]~64 clk_div[18]~66 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.361 ns clk_div\[19\]~68 20 COMB LCCOMB_X56_Y21_N6 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.361 ns; Loc. = LCCOMB_X56_Y21_N6; Fanout = 2; COMB Node = 'clk_div\[19\]~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[18]~66 clk_div[19]~68 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.432 ns clk_div\[20\]~70 21 COMB LCCOMB_X56_Y21_N8 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.432 ns; Loc. = LCCOMB_X56_Y21_N8; Fanout = 2; COMB Node = 'clk_div\[20\]~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[19]~68 clk_div[20]~70 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.503 ns clk_div\[21\]~72 22 COMB LCCOMB_X56_Y21_N10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.503 ns; Loc. = LCCOMB_X56_Y21_N10; Fanout = 2; COMB Node = 'clk_div\[21\]~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[20]~70 clk_div[21]~72 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.574 ns clk_div\[22\]~74 23 COMB LCCOMB_X56_Y21_N12 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.574 ns; Loc. = LCCOMB_X56_Y21_N12; Fanout = 2; COMB Node = 'clk_div\[22\]~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[21]~72 clk_div[22]~74 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.733 ns clk_div\[23\]~76 24 COMB LCCOMB_X56_Y21_N14 2 " "Info: 24: + IC(0.000 ns) + CELL(0.159 ns) = 2.733 ns; Loc. = LCCOMB_X56_Y21_N14; Fanout = 2; COMB Node = 'clk_div\[23\]~76'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { clk_div[22]~74 clk_div[23]~76 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.804 ns clk_div\[24\]~78 25 COMB LCCOMB_X56_Y21_N16 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.804 ns; Loc. = LCCOMB_X56_Y21_N16; Fanout = 2; COMB Node = 'clk_div\[24\]~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[23]~76 clk_div[24]~78 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.875 ns clk_div\[25\]~80 26 COMB LCCOMB_X56_Y21_N18 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.875 ns; Loc. = LCCOMB_X56_Y21_N18; Fanout = 2; COMB Node = 'clk_div\[25\]~80'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[24]~78 clk_div[25]~80 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.946 ns clk_div\[26\]~82 27 COMB LCCOMB_X56_Y21_N20 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.946 ns; Loc. = LCCOMB_X56_Y21_N20; Fanout = 2; COMB Node = 'clk_div\[26\]~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[25]~80 clk_div[26]~82 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.017 ns clk_div\[27\]~84 28 COMB LCCOMB_X56_Y21_N22 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 3.017 ns; Loc. = LCCOMB_X56_Y21_N22; Fanout = 2; COMB Node = 'clk_div\[27\]~84'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[26]~82 clk_div[27]~84 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.088 ns clk_div\[28\]~86 29 COMB LCCOMB_X56_Y21_N24 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.088 ns; Loc. = LCCOMB_X56_Y21_N24; Fanout = 2; COMB Node = 'clk_div\[28\]~86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[27]~84 clk_div[28]~86 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.159 ns clk_div\[29\]~88 30 COMB LCCOMB_X56_Y21_N26 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.159 ns; Loc. = LCCOMB_X56_Y21_N26; Fanout = 2; COMB Node = 'clk_div\[29\]~88'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[28]~86 clk_div[29]~88 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.230 ns clk_div\[30\]~90 31 COMB LCCOMB_X56_Y21_N28 1 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.230 ns; Loc. = LCCOMB_X56_Y21_N28; Fanout = 1; COMB Node = 'clk_div\[30\]~90'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { clk_div[29]~88 clk_div[30]~90 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.640 ns clk_div\[31\]~91 32 COMB LCCOMB_X56_Y21_N30 1 " "Info: 32: + IC(0.000 ns) + CELL(0.410 ns) = 3.640 ns; Loc. = LCCOMB_X56_Y21_N30; Fanout = 1; COMB Node = 'clk_div\[31\]~91'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { clk_div[30]~90 clk_div[31]~91 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.724 ns clk_div\[31\] 33 REG LCFF_X56_Y21_N31 2 " "Info: 33: + IC(0.000 ns) + CELL(0.084 ns) = 3.724 ns; Loc. = LCFF_X56_Y21_N31; Fanout = 2; REG Node = 'clk_div\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { clk_div[31]~91 clk_div[31] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.218 ns ( 86.41 % ) " "Info: Total cell delay = 3.218 ns ( 86.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.506 ns ( 13.59 % ) " "Info: Total interconnect delay = 0.506 ns ( 13.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.724 ns" { clk_div[0] clk_div[1]~32 clk_div[2]~34 clk_div[3]~36 clk_div[4]~38 clk_div[5]~40 clk_div[6]~42 clk_div[7]~44 clk_div[8]~46 clk_div[9]~48 clk_div[10]~50 clk_div[11]~52 clk_div[12]~54 clk_div[13]~56 clk_div[14]~58 clk_div[15]~60 clk_div[16]~62 clk_div[17]~64 clk_div[18]~66 clk_div[19]~68 clk_div[20]~70 clk_div[21]~72 clk_div[22]~74 clk_div[23]~76 clk_div[24]~78 clk_div[25]~80 clk_div[26]~82 clk_div[27]~84 clk_div[28]~86 clk_div[29]~88 clk_div[30]~90 clk_div[31]~91 clk_div[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.724 ns" { clk_div[0] {} clk_div[1]~32 {} clk_div[2]~34 {} clk_div[3]~36 {} clk_div[4]~38 {} clk_div[5]~40 {} clk_div[6]~42 {} clk_div[7]~44 {} clk_div[8]~46 {} clk_div[9]~48 {} clk_div[10]~50 {} clk_div[11]~52 {} clk_div[12]~54 {} clk_div[13]~56 {} clk_div[14]~58 {} clk_div[15]~60 {} clk_div[16]~62 {} clk_div[17]~64 {} clk_div[18]~66 {} clk_div[19]~68 {} clk_div[20]~70 {} clk_div[21]~72 {} clk_div[22]~74 {} clk_div[23]~76 {} clk_div[24]~78 {} clk_div[25]~80 {} clk_div[26]~82 {} clk_div[27]~84 {} clk_div[28]~86 {} clk_div[29]~88 {} clk_div[30]~90 {} clk_div[31]~91 {} clk_div[31] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.513 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 32 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 32; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.537 ns) 3.513 ns clk_div\[31\] 2 REG LCFF_X56_Y21_N31 2 " "Info: 2: + IC(1.977 ns) + CELL(0.537 ns) = 3.513 ns; Loc. = LCFF_X56_Y21_N31; Fanout = 2; REG Node = 'clk_div\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.514 ns" { CLK clk_div[31] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 43.72 % ) " "Info: Total cell delay = 1.536 ns ( 43.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.977 ns ( 56.28 % ) " "Info: Total interconnect delay = 1.977 ns ( 56.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.513 ns" { CLK clk_div[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.513 ns" { CLK {} CLK~combout {} clk_div[31] {} } { 0.000ns 0.000ns 1.977ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.519 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 32 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 32; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.983 ns) + CELL(0.537 ns) 3.519 ns clk_div\[0\] 2 REG LCFF_X56_Y22_N1 4 " "Info: 2: + IC(1.983 ns) + CELL(0.537 ns) = 3.519 ns; Loc. = LCFF_X56_Y22_N1; Fanout = 4; REG Node = 'clk_div\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.520 ns" { CLK clk_div[0] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 43.65 % ) " "Info: Total cell delay = 1.536 ns ( 43.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.983 ns ( 56.35 % ) " "Info: Total interconnect delay = 1.983 ns ( 56.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.519 ns" { CLK clk_div[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.519 ns" { CLK {} CLK~combout {} clk_div[0] {} } { 0.000ns 0.000ns 1.983ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.513 ns" { CLK clk_div[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.513 ns" { CLK {} CLK~combout {} clk_div[31] {} } { 0.000ns 0.000ns 1.977ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.519 ns" { CLK clk_div[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.519 ns" { CLK {} CLK~combout {} clk_div[0] {} } { 0.000ns 0.000ns 1.983ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.724 ns" { clk_div[0] clk_div[1]~32 clk_div[2]~34 clk_div[3]~36 clk_div[4]~38 clk_div[5]~40 clk_div[6]~42 clk_div[7]~44 clk_div[8]~46 clk_div[9]~48 clk_div[10]~50 clk_div[11]~52 clk_div[12]~54 clk_div[13]~56 clk_div[14]~58 clk_div[15]~60 clk_div[16]~62 clk_div[17]~64 clk_div[18]~66 clk_div[19]~68 clk_div[20]~70 clk_div[21]~72 clk_div[22]~74 clk_div[23]~76 clk_div[24]~78 clk_div[25]~80 clk_div[26]~82 clk_div[27]~84 clk_div[28]~86 clk_div[29]~88 clk_div[30]~90 clk_div[31]~91 clk_div[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.724 ns" { clk_div[0] {} clk_div[1]~32 {} clk_div[2]~34 {} clk_div[3]~36 {} clk_div[4]~38 {} clk_div[5]~40 {} clk_div[6]~42 {} clk_div[7]~44 {} clk_div[8]~46 {} clk_div[9]~48 {} clk_div[10]~50 {} clk_div[11]~52 {} clk_div[12]~54 {} clk_div[13]~56 {} clk_div[14]~58 {} clk_div[15]~60 {} clk_div[16]~62 {} clk_div[17]~64 {} clk_div[18]~66 {} clk_div[19]~68 {} clk_div[20]~70 {} clk_div[21]~72 {} clk_div[22]~74 {} clk_div[23]~76 {} clk_div[24]~78 {} clk_div[25]~80 {} clk_div[26]~82 {} clk_div[27]~84 {} clk_div[28]~86 {} clk_div[29]~88 {} clk_div[30]~90 {} clk_div[31]~91 {} clk_div[31] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.513 ns" { CLK clk_div[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.513 ns" { CLK {} CLK~combout {} clk_div[31] {} } { 0.000ns 0.000ns 1.977ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.519 ns" { CLK clk_div[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.519 ns" { CLK {} CLK~combout {} clk_div[0] {} } { 0.000ns 0.000ns 1.983ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "touch register register touchCount\[1\] touchCount\[1\] 450.05 MHz Internal " "Info: Clock \"touch\" Internal fmax is restricted to 450.05 MHz between source register \"touchCount\[1\]\" and destination register \"touchCount\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.800 ns + Longest register register " "Info: + Longest register to register delay is 0.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns touchCount\[1\] 1 REG LCCOMB_X56_Y18_N26 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X56_Y18_N26; Fanout = 10; REG Node = 'touchCount\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { touchCount[1] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 0.409 ns Add1~1 2 COMB LCCOMB_X56_Y18_N0 1 " "Info: 2: + IC(0.259 ns) + CELL(0.150 ns) = 0.409 ns; Loc. = LCCOMB_X56_Y18_N0; Fanout = 1; COMB Node = 'Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { touchCount[1] Add1~1 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 0.800 ns touchCount\[1\] 3 REG LCCOMB_X56_Y18_N26 10 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 0.800 ns; Loc. = LCCOMB_X56_Y18_N26; Fanout = 10; REG Node = 'touchCount\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { Add1~1 touchCount[1] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 37.50 % ) " "Info: Total cell delay = 0.300 ns ( 37.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 62.50 % ) " "Info: Total interconnect delay = 0.500 ns ( 62.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { touchCount[1] Add1~1 touchCount[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.800 ns" { touchCount[1] {} Add1~1 {} touchCount[1] {} } { 0.000ns 0.259ns 0.241ns } { 0.000ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "touch destination 2.948 ns + Shortest register " "Info: + Shortest clock path from clock \"touch\" to destination register is 2.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns touch 1 CLK PIN_F26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_F26; Fanout = 7; CLK Node = 'touch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { touch } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.275 ns) 2.948 ns touchCount\[1\] 2 REG LCCOMB_X56_Y18_N26 10 " "Info: 2: + IC(1.811 ns) + CELL(0.275 ns) = 2.948 ns; Loc. = LCCOMB_X56_Y18_N26; Fanout = 10; REG Node = 'touchCount\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { touch touchCount[1] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 38.57 % ) " "Info: Total cell delay = 1.137 ns ( 38.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.811 ns ( 61.43 % ) " "Info: Total interconnect delay = 1.811 ns ( 61.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.948 ns" { touch touchCount[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.948 ns" { touch {} touch~combout {} touchCount[1] {} } { 0.000ns 0.000ns 1.811ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "touch source 2.948 ns - Longest register " "Info: - Longest clock path from clock \"touch\" to source register is 2.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns touch 1 CLK PIN_F26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_F26; Fanout = 7; CLK Node = 'touch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { touch } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.275 ns) 2.948 ns touchCount\[1\] 2 REG LCCOMB_X56_Y18_N26 10 " "Info: 2: + IC(1.811 ns) + CELL(0.275 ns) = 2.948 ns; Loc. = LCCOMB_X56_Y18_N26; Fanout = 10; REG Node = 'touchCount\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { touch touchCount[1] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 38.57 % ) " "Info: Total cell delay = 1.137 ns ( 38.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.811 ns ( 61.43 % ) " "Info: Total interconnect delay = 1.811 ns ( 61.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.948 ns" { touch touchCount[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.948 ns" { touch {} touch~combout {} touchCount[1] {} } { 0.000ns 0.000ns 1.811ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.948 ns" { touch touchCount[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.948 ns" { touch {} touch~combout {} touchCount[1] {} } { 0.000ns 0.000ns 1.811ns } { 0.000ns 0.862ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.948 ns" { touch {} touch~combout {} touchCount[1] {} } { 0.000ns 0.000ns 1.811ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.230 ns + " "Info: + Micro setup delay of destination is 1.230 ns" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { touchCount[1] Add1~1 touchCount[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.800 ns" { touchCount[1] {} Add1~1 {} touchCount[1] {} } { 0.000ns 0.259ns 0.241ns } { 0.000ns 0.150ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.948 ns" { touch touchCount[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.948 ns" { touch {} touch~combout {} touchCount[1] {} } { 0.000ns 0.000ns 1.811ns } { 0.000ns 0.862ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.948 ns" { touch {} touch~combout {} touchCount[1] {} } { 0.000ns 0.000ns 1.811ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { touchCount[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { touchCount[1] {} } {  } {  } "" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 13 " "Warning: Circuit may not operate. Detected 13 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "num\[2\] num\[2\] CLK 1.083 ns " "Info: Found hold time violation between source  pin or register \"num\[2\]\" and destination pin or register \"num\[2\]\" for clock \"CLK\" (Hold time is 1.083 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.474 ns + Largest " "Info: + Largest clock skew is 1.474 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.313 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 32 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 32; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.787 ns) 3.763 ns clk_div\[24\] 2 REG LCFF_X56_Y21_N17 3 " "Info: 2: + IC(1.977 ns) + CELL(0.787 ns) = 3.763 ns; Loc. = LCFF_X56_Y21_N17; Fanout = 3; REG Node = 'clk_div\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { CLK clk_div[24] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.275 ns) 4.789 ns Mux0~12 3 COMB LCCOMB_X57_Y21_N4 1 " "Info: 3: + IC(0.751 ns) + CELL(0.275 ns) = 4.789 ns; Loc. = LCCOMB_X57_Y21_N4; Fanout = 1; COMB Node = 'Mux0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { clk_div[24] Mux0~12 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 5.321 ns Mux0~13 4 COMB LCCOMB_X57_Y21_N28 1 " "Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 5.321 ns; Loc. = LCCOMB_X57_Y21_N28; Fanout = 1; COMB Node = 'Mux0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Mux0~12 Mux0~13 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 5.714 ns Mux0~20 5 COMB LCCOMB_X57_Y21_N12 1 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 5.714 ns; Loc. = LCCOMB_X57_Y21_N12; Fanout = 1; COMB Node = 'Mux0~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Mux0~13 Mux0~20 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 6.419 ns Mux0~21 6 COMB LCCOMB_X57_Y21_N30 1 " "Info: 6: + IC(0.267 ns) + CELL(0.438 ns) = 6.419 ns; Loc. = LCCOMB_X57_Y21_N30; Fanout = 1; COMB Node = 'Mux0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Mux0~20 Mux0~21 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.275 ns) 7.434 ns Mux0 7 COMB LCCOMB_X58_Y22_N0 1 " "Info: 7: + IC(0.740 ns) + CELL(0.275 ns) = 7.434 ns; Loc. = LCCOMB_X58_Y22_N0; Fanout = 1; COMB Node = 'Mux0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { Mux0~21 Mux0 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.000 ns) 8.763 ns Mux0~clkctrl 8 COMB CLKCTRL_G5 8 " "Info: 8: + IC(1.329 ns) + CELL(0.000 ns) = 8.763 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Mux0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { Mux0 Mux0~clkctrl } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 10.313 ns num\[2\] 9 REG LCFF_X57_Y22_N5 7 " "Info: 9: + IC(1.013 ns) + CELL(0.537 ns) = 10.313 ns; Loc. = LCFF_X57_Y22_N5; Fanout = 7; REG Node = 'num\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { Mux0~clkctrl num[2] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.736 ns ( 36.23 % ) " "Info: Total cell delay = 3.736 ns ( 36.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.577 ns ( 63.77 % ) " "Info: Total interconnect delay = 6.577 ns ( 63.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.313 ns" { CLK clk_div[24] Mux0~12 Mux0~13 Mux0~20 Mux0~21 Mux0 Mux0~clkctrl num[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.313 ns" { CLK {} CLK~combout {} clk_div[24] {} Mux0~12 {} Mux0~13 {} Mux0~20 {} Mux0~21 {} Mux0 {} Mux0~clkctrl {} num[2] {} } { 0.000ns 0.000ns 1.977ns 0.751ns 0.257ns 0.243ns 0.267ns 0.740ns 1.329ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.275ns 0.275ns 0.150ns 0.438ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.839 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 8.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 32 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 32; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.983 ns) + CELL(0.787 ns) 3.769 ns clk_div\[7\] 2 REG LCFF_X56_Y22_N15 3 " "Info: 2: + IC(1.983 ns) + CELL(0.787 ns) = 3.769 ns; Loc. = LCFF_X56_Y22_N15; Fanout = 3; REG Node = 'clk_div\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.770 ns" { CLK clk_div[7] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.150 ns) 4.378 ns Mux0~3 3 COMB LCCOMB_X57_Y22_N20 1 " "Info: 3: + IC(0.459 ns) + CELL(0.150 ns) = 4.378 ns; Loc. = LCCOMB_X57_Y22_N20; Fanout = 1; COMB Node = 'Mux0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { clk_div[7] Mux0~3 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 4.904 ns Mux0~16 4 COMB LCCOMB_X57_Y22_N16 1 " "Info: 4: + IC(0.251 ns) + CELL(0.275 ns) = 4.904 ns; Loc. = LCCOMB_X57_Y22_N16; Fanout = 1; COMB Node = 'Mux0~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { Mux0~3 Mux0~16 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 5.428 ns Mux0~18 5 COMB LCCOMB_X57_Y22_N14 1 " "Info: 5: + IC(0.253 ns) + CELL(0.271 ns) = 5.428 ns; Loc. = LCCOMB_X57_Y22_N14; Fanout = 1; COMB Node = 'Mux0~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { Mux0~16 Mux0~18 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.150 ns) 5.960 ns Mux0 6 COMB LCCOMB_X58_Y22_N0 1 " "Info: 6: + IC(0.382 ns) + CELL(0.150 ns) = 5.960 ns; Loc. = LCCOMB_X58_Y22_N0; Fanout = 1; COMB Node = 'Mux0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Mux0~18 Mux0 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.000 ns) 7.289 ns Mux0~clkctrl 7 COMB CLKCTRL_G5 8 " "Info: 7: + IC(1.329 ns) + CELL(0.000 ns) = 7.289 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Mux0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { Mux0 Mux0~clkctrl } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 8.839 ns num\[2\] 8 REG LCFF_X57_Y22_N5 7 " "Info: 8: + IC(1.013 ns) + CELL(0.537 ns) = 8.839 ns; Loc. = LCFF_X57_Y22_N5; Fanout = 7; REG Node = 'num\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { Mux0~clkctrl num[2] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.169 ns ( 35.85 % ) " "Info: Total cell delay = 3.169 ns ( 35.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.670 ns ( 64.15 % ) " "Info: Total interconnect delay = 5.670 ns ( 64.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.839 ns" { CLK clk_div[7] Mux0~3 Mux0~16 Mux0~18 Mux0 Mux0~clkctrl num[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.839 ns" { CLK {} CLK~combout {} clk_div[7] {} Mux0~3 {} Mux0~16 {} Mux0~18 {} Mux0 {} Mux0~clkctrl {} num[2] {} } { 0.000ns 0.000ns 1.983ns 0.459ns 0.251ns 0.253ns 0.382ns 1.329ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.275ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.313 ns" { CLK clk_div[24] Mux0~12 Mux0~13 Mux0~20 Mux0~21 Mux0 Mux0~clkctrl num[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.313 ns" { CLK {} CLK~combout {} clk_div[24] {} Mux0~12 {} Mux0~13 {} Mux0~20 {} Mux0~21 {} Mux0 {} Mux0~clkctrl {} num[2] {} } { 0.000ns 0.000ns 1.977ns 0.751ns 0.257ns 0.243ns 0.267ns 0.740ns 1.329ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.275ns 0.275ns 0.150ns 0.438ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.839 ns" { CLK clk_div[7] Mux0~3 Mux0~16 Mux0~18 Mux0 Mux0~clkctrl num[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.839 ns" { CLK {} CLK~combout {} clk_div[7] {} Mux0~3 {} Mux0~16 {} Mux0~18 {} Mux0 {} Mux0~clkctrl {} num[2] {} } { 0.000ns 0.000ns 1.983ns 0.459ns 0.251ns 0.253ns 0.382ns 1.329ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.275ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns num\[2\] 1 REG LCFF_X57_Y22_N5 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y22_N5; Fanout = 7; REG Node = 'num\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { num[2] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Selector29~0 2 COMB LCCOMB_X57_Y22_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X57_Y22_N4; Fanout = 1; COMB Node = 'Selector29~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { num[2] Selector29~0 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns num\[2\] 3 REG LCFF_X57_Y22_N5 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X57_Y22_N5; Fanout = 7; REG Node = 'num\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector29~0 num[2] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { num[2] Selector29~0 num[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { num[2] {} Selector29~0 {} num[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.313 ns" { CLK clk_div[24] Mux0~12 Mux0~13 Mux0~20 Mux0~21 Mux0 Mux0~clkctrl num[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.313 ns" { CLK {} CLK~combout {} clk_div[24] {} Mux0~12 {} Mux0~13 {} Mux0~20 {} Mux0~21 {} Mux0 {} Mux0~clkctrl {} num[2] {} } { 0.000ns 0.000ns 1.977ns 0.751ns 0.257ns 0.243ns 0.267ns 0.740ns 1.329ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.275ns 0.275ns 0.150ns 0.438ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.839 ns" { CLK clk_div[7] Mux0~3 Mux0~16 Mux0~18 Mux0 Mux0~clkctrl num[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.839 ns" { CLK {} CLK~combout {} clk_div[7] {} Mux0~3 {} Mux0~16 {} Mux0~18 {} Mux0 {} Mux0~clkctrl {} num[2] {} } { 0.000ns 0.000ns 1.983ns 0.459ns 0.251ns 0.253ns 0.382ns 1.329ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.275ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { num[2] Selector29~0 num[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { num[2] {} Selector29~0 {} num[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "touchCount\[1\] touch touch 6.352 ns register " "Info: tsu for register \"touchCount\[1\]\" (data pin = \"touch\", clock pin = \"touch\") is 6.352 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.070 ns + Longest pin register " "Info: + Longest pin to register delay is 8.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns touch 1 CLK PIN_F26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_F26; Fanout = 7; CLK Node = 'touch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { touch } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.055 ns) 6.917 ns touchCount\[0\]~0 2 COMB LOOP LCCOMB_X56_Y18_N6 11 " "Info: 2: + IC(0.000 ns) + CELL(6.055 ns) = 6.917 ns; Loc. = LCCOMB_X56_Y18_N6; Fanout = 11; COMB LOOP Node = 'touchCount\[0\]~0'" { { "Info" "ITDB_PART_OF_SCC" "touchCount\[0\]~0 LCCOMB_X56_Y18_N6 " "Info: Loc. = LCCOMB_X56_Y18_N6; Node \"touchCount\[0\]~0\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { touchCount[0]~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { touchCount[0]~0 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.055 ns" { touch touchCount[0]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.438 ns) 7.679 ns Add1~1 3 COMB LCCOMB_X56_Y18_N0 1 " "Info: 3: + IC(0.324 ns) + CELL(0.438 ns) = 7.679 ns; Loc. = LCCOMB_X56_Y18_N0; Fanout = 1; COMB Node = 'Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { touchCount[0]~0 Add1~1 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 8.070 ns touchCount\[1\] 4 REG LCCOMB_X56_Y18_N26 10 " "Info: 4: + IC(0.241 ns) + CELL(0.150 ns) = 8.070 ns; Loc. = LCCOMB_X56_Y18_N26; Fanout = 10; REG Node = 'touchCount\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { Add1~1 touchCount[1] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.505 ns ( 93.00 % ) " "Info: Total cell delay = 7.505 ns ( 93.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.565 ns ( 7.00 % ) " "Info: Total interconnect delay = 0.565 ns ( 7.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.070 ns" { touch touchCount[0]~0 Add1~1 touchCount[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.070 ns" { touch {} touch~combout {} touchCount[0]~0 {} Add1~1 {} touchCount[1] {} } { 0.000ns 0.000ns 0.000ns 0.324ns 0.241ns } { 0.000ns 0.862ns 6.055ns 0.438ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.230 ns + " "Info: + Micro setup delay of destination is 1.230 ns" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "touch destination 2.948 ns - Shortest register " "Info: - Shortest clock path from clock \"touch\" to destination register is 2.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns touch 1 CLK PIN_F26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_F26; Fanout = 7; CLK Node = 'touch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { touch } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.811 ns) + CELL(0.275 ns) 2.948 ns touchCount\[1\] 2 REG LCCOMB_X56_Y18_N26 10 " "Info: 2: + IC(1.811 ns) + CELL(0.275 ns) = 2.948 ns; Loc. = LCCOMB_X56_Y18_N26; Fanout = 10; REG Node = 'touchCount\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { touch touchCount[1] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.137 ns ( 38.57 % ) " "Info: Total cell delay = 1.137 ns ( 38.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.811 ns ( 61.43 % ) " "Info: Total interconnect delay = 1.811 ns ( 61.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.948 ns" { touch touchCount[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.948 ns" { touch {} touch~combout {} touchCount[1] {} } { 0.000ns 0.000ns 1.811ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.070 ns" { touch touchCount[0]~0 Add1~1 touchCount[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.070 ns" { touch {} touch~combout {} touchCount[0]~0 {} Add1~1 {} touchCount[1] {} } { 0.000ns 0.000ns 0.000ns 0.324ns 0.241ns } { 0.000ns 0.862ns 6.055ns 0.438ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.948 ns" { touch touchCount[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.948 ns" { touch {} touch~combout {} touchCount[1] {} } { 0.000ns 0.000ns 1.811ns } { 0.000ns 0.862ns 0.275ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK YellowLight State.YellowTraffic 14.848 ns register " "Info: tco from clock \"CLK\" to destination pin \"YellowLight\" through register \"State.YellowTraffic\" is 14.848 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 10.316 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 10.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 32 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 32; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.787 ns) 3.763 ns clk_div\[24\] 2 REG LCFF_X56_Y21_N17 3 " "Info: 2: + IC(1.977 ns) + CELL(0.787 ns) = 3.763 ns; Loc. = LCFF_X56_Y21_N17; Fanout = 3; REG Node = 'clk_div\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { CLK clk_div[24] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.275 ns) 4.789 ns Mux0~12 3 COMB LCCOMB_X57_Y21_N4 1 " "Info: 3: + IC(0.751 ns) + CELL(0.275 ns) = 4.789 ns; Loc. = LCCOMB_X57_Y21_N4; Fanout = 1; COMB Node = 'Mux0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { clk_div[24] Mux0~12 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 5.321 ns Mux0~13 4 COMB LCCOMB_X57_Y21_N28 1 " "Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 5.321 ns; Loc. = LCCOMB_X57_Y21_N28; Fanout = 1; COMB Node = 'Mux0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Mux0~12 Mux0~13 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 5.714 ns Mux0~20 5 COMB LCCOMB_X57_Y21_N12 1 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 5.714 ns; Loc. = LCCOMB_X57_Y21_N12; Fanout = 1; COMB Node = 'Mux0~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Mux0~13 Mux0~20 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 6.419 ns Mux0~21 6 COMB LCCOMB_X57_Y21_N30 1 " "Info: 6: + IC(0.267 ns) + CELL(0.438 ns) = 6.419 ns; Loc. = LCCOMB_X57_Y21_N30; Fanout = 1; COMB Node = 'Mux0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Mux0~20 Mux0~21 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.275 ns) 7.434 ns Mux0 7 COMB LCCOMB_X58_Y22_N0 1 " "Info: 7: + IC(0.740 ns) + CELL(0.275 ns) = 7.434 ns; Loc. = LCCOMB_X58_Y22_N0; Fanout = 1; COMB Node = 'Mux0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { Mux0~21 Mux0 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.000 ns) 8.763 ns Mux0~clkctrl 8 COMB CLKCTRL_G5 8 " "Info: 8: + IC(1.329 ns) + CELL(0.000 ns) = 8.763 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Mux0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { Mux0 Mux0~clkctrl } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 10.316 ns State.YellowTraffic 9 REG LCFF_X62_Y22_N19 4 " "Info: 9: + IC(1.016 ns) + CELL(0.537 ns) = 10.316 ns; Loc. = LCFF_X62_Y22_N19; Fanout = 4; REG Node = 'State.YellowTraffic'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { Mux0~clkctrl State.YellowTraffic } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.736 ns ( 36.22 % ) " "Info: Total cell delay = 3.736 ns ( 36.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.580 ns ( 63.78 % ) " "Info: Total interconnect delay = 6.580 ns ( 63.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.316 ns" { CLK clk_div[24] Mux0~12 Mux0~13 Mux0~20 Mux0~21 Mux0 Mux0~clkctrl State.YellowTraffic } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.316 ns" { CLK {} CLK~combout {} clk_div[24] {} Mux0~12 {} Mux0~13 {} Mux0~20 {} Mux0~21 {} Mux0 {} Mux0~clkctrl {} State.YellowTraffic {} } { 0.000ns 0.000ns 1.977ns 0.751ns 0.257ns 0.243ns 0.267ns 0.740ns 1.329ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.275ns 0.275ns 0.150ns 0.438ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.282 ns + Longest register pin " "Info: + Longest register to pin delay is 4.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns State.YellowTraffic 1 REG LCFF_X62_Y22_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y22_N19; Fanout = 4; REG Node = 'State.YellowTraffic'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { State.YellowTraffic } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(2.662 ns) 4.282 ns YellowLight 2 PIN PIN_E26 0 " "Info: 2: + IC(1.620 ns) + CELL(2.662 ns) = 4.282 ns; Loc. = PIN_E26; Fanout = 0; PIN Node = 'YellowLight'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { State.YellowTraffic YellowLight } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.662 ns ( 62.17 % ) " "Info: Total cell delay = 2.662 ns ( 62.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.620 ns ( 37.83 % ) " "Info: Total interconnect delay = 1.620 ns ( 37.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { State.YellowTraffic YellowLight } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.282 ns" { State.YellowTraffic {} YellowLight {} } { 0.000ns 1.620ns } { 0.000ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.316 ns" { CLK clk_div[24] Mux0~12 Mux0~13 Mux0~20 Mux0~21 Mux0 Mux0~clkctrl State.YellowTraffic } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.316 ns" { CLK {} CLK~combout {} clk_div[24] {} Mux0~12 {} Mux0~13 {} Mux0~20 {} Mux0~21 {} Mux0 {} Mux0~clkctrl {} State.YellowTraffic {} } { 0.000ns 0.000ns 1.977ns 0.751ns 0.257ns 0.243ns 0.267ns 0.740ns 1.329ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.275ns 0.275ns 0.150ns 0.438ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.282 ns" { State.YellowTraffic YellowLight } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.282 ns" { State.YellowTraffic {} YellowLight {} } { 0.000ns 1.620ns } { 0.000ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "touch S\[2\] 14.145 ns Longest " "Info: Longest tpd from source pin \"touch\" to destination pin \"S\[2\]\" is 14.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns touch 1 CLK PIN_F26 7 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_F26; Fanout = 7; CLK Node = 'touch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { touch } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(6.055 ns) 6.917 ns touchCount\[0\]~0 2 COMB LOOP LCCOMB_X56_Y18_N6 11 " "Info: 2: + IC(0.000 ns) + CELL(6.055 ns) = 6.917 ns; Loc. = LCCOMB_X56_Y18_N6; Fanout = 11; COMB LOOP Node = 'touchCount\[0\]~0'" { { "Info" "ITDB_PART_OF_SCC" "touchCount\[0\]~0 LCCOMB_X56_Y18_N6 " "Info: Loc. = LCCOMB_X56_Y18_N6; Node \"touchCount\[0\]~0\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { touchCount[0]~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { touchCount[0]~0 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.055 ns" { touch touchCount[0]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.150 ns) 7.385 ns Equal5~0 3 COMB LCCOMB_X56_Y18_N20 1 " "Info: 3: + IC(0.318 ns) + CELL(0.150 ns) = 7.385 ns; Loc. = LCCOMB_X56_Y18_N20; Fanout = 1; COMB Node = 'Equal5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { touchCount[0]~0 Equal5~0 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.982 ns) + CELL(2.778 ns) 14.145 ns S\[2\] 4 PIN PIN_AC12 0 " "Info: 4: + IC(3.982 ns) + CELL(2.778 ns) = 14.145 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'S\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.760 ns" { Equal5~0 S[2] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.845 ns ( 69.60 % ) " "Info: Total cell delay = 9.845 ns ( 69.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.300 ns ( 30.40 % ) " "Info: Total interconnect delay = 4.300 ns ( 30.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.145 ns" { touch touchCount[0]~0 Equal5~0 S[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.145 ns" { touch {} touch~combout {} touchCount[0]~0 {} Equal5~0 {} S[2] {} } { 0.000ns 0.000ns 0.000ns 0.318ns 3.982ns } { 0.000ns 0.862ns 6.055ns 0.150ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "num\[2\] reset CLK 6.274 ns register " "Info: th for register \"num\[2\]\" (data pin = \"reset\", clock pin = \"CLK\") is 6.274 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.313 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 32 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 32; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.977 ns) + CELL(0.787 ns) 3.763 ns clk_div\[24\] 2 REG LCFF_X56_Y21_N17 3 " "Info: 2: + IC(1.977 ns) + CELL(0.787 ns) = 3.763 ns; Loc. = LCFF_X56_Y21_N17; Fanout = 3; REG Node = 'clk_div\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.764 ns" { CLK clk_div[24] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.275 ns) 4.789 ns Mux0~12 3 COMB LCCOMB_X57_Y21_N4 1 " "Info: 3: + IC(0.751 ns) + CELL(0.275 ns) = 4.789 ns; Loc. = LCCOMB_X57_Y21_N4; Fanout = 1; COMB Node = 'Mux0~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { clk_div[24] Mux0~12 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 5.321 ns Mux0~13 4 COMB LCCOMB_X57_Y21_N28 1 " "Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 5.321 ns; Loc. = LCCOMB_X57_Y21_N28; Fanout = 1; COMB Node = 'Mux0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Mux0~12 Mux0~13 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 5.714 ns Mux0~20 5 COMB LCCOMB_X57_Y21_N12 1 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 5.714 ns; Loc. = LCCOMB_X57_Y21_N12; Fanout = 1; COMB Node = 'Mux0~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Mux0~13 Mux0~20 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 6.419 ns Mux0~21 6 COMB LCCOMB_X57_Y21_N30 1 " "Info: 6: + IC(0.267 ns) + CELL(0.438 ns) = 6.419 ns; Loc. = LCCOMB_X57_Y21_N30; Fanout = 1; COMB Node = 'Mux0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Mux0~20 Mux0~21 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.275 ns) 7.434 ns Mux0 7 COMB LCCOMB_X58_Y22_N0 1 " "Info: 7: + IC(0.740 ns) + CELL(0.275 ns) = 7.434 ns; Loc. = LCCOMB_X58_Y22_N0; Fanout = 1; COMB Node = 'Mux0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { Mux0~21 Mux0 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.329 ns) + CELL(0.000 ns) 8.763 ns Mux0~clkctrl 8 COMB CLKCTRL_G5 8 " "Info: 8: + IC(1.329 ns) + CELL(0.000 ns) = 8.763 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'Mux0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { Mux0 Mux0~clkctrl } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 10.313 ns num\[2\] 9 REG LCFF_X57_Y22_N5 7 " "Info: 9: + IC(1.013 ns) + CELL(0.537 ns) = 10.313 ns; Loc. = LCFF_X57_Y22_N5; Fanout = 7; REG Node = 'num\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { Mux0~clkctrl num[2] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.736 ns ( 36.23 % ) " "Info: Total cell delay = 3.736 ns ( 36.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.577 ns ( 63.77 % ) " "Info: Total interconnect delay = 6.577 ns ( 63.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.313 ns" { CLK clk_div[24] Mux0~12 Mux0~13 Mux0~20 Mux0~21 Mux0 Mux0~clkctrl num[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.313 ns" { CLK {} CLK~combout {} clk_div[24] {} Mux0~12 {} Mux0~13 {} Mux0~20 {} Mux0~21 {} Mux0 {} Mux0~clkctrl {} num[2] {} } { 0.000ns 0.000ns 1.977ns 0.751ns 0.257ns 0.243ns 0.267ns 0.740ns 1.329ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.275ns 0.275ns 0.150ns 0.438ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.305 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset 1 PIN PIN_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 5; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.131 ns) 2.130 ns touchCount\[0\]~0 2 COMB LOOP LCCOMB_X56_Y18_N6 11 " "Info: 2: + IC(0.000 ns) + CELL(1.131 ns) = 2.130 ns; Loc. = LCCOMB_X56_Y18_N6; Fanout = 11; COMB LOOP Node = 'touchCount\[0\]~0'" { { "Info" "ITDB_PART_OF_SCC" "touchCount\[0\]~0 LCCOMB_X56_Y18_N6 " "Info: Loc. = LCCOMB_X56_Y18_N6; Node \"touchCount\[0\]~0\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { touchCount[0]~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { touchCount[0]~0 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { reset touchCount[0]~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.150 ns) 2.595 ns touchCount~3 3 COMB LCCOMB_X56_Y18_N30 2 " "Info: 3: + IC(0.315 ns) + CELL(0.150 ns) = 2.595 ns; Loc. = LCCOMB_X56_Y18_N30; Fanout = 2; COMB Node = 'touchCount~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { touchCount[0]~0 touchCount~3 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.790 ns) + CELL(0.438 ns) 3.823 ns Add2~4 4 COMB LCCOMB_X57_Y22_N26 1 " "Info: 4: + IC(0.790 ns) + CELL(0.438 ns) = 3.823 ns; Loc. = LCCOMB_X57_Y22_N26; Fanout = 1; COMB Node = 'Add2~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { touchCount~3 Add2~4 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 4.221 ns Selector29~0 5 COMB LCCOMB_X57_Y22_N4 1 " "Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 4.221 ns; Loc. = LCCOMB_X57_Y22_N4; Fanout = 1; COMB Node = 'Selector29~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Add2~4 Selector29~0 } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.305 ns num\[2\] 6 REG LCFF_X57_Y22_N5 7 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.305 ns; Loc. = LCFF_X57_Y22_N5; Fanout = 7; REG Node = 'num\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector29~0 num[2] } "NODE_NAME" } } { "FinalTrafficLights.vhd" "" { Text "F:/Fall 2019/CET4805/FinalProject/FinalTrafficLIghts(This is it)/FinalTrafficLights.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.952 ns ( 68.57 % ) " "Info: Total cell delay = 2.952 ns ( 68.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.353 ns ( 31.43 % ) " "Info: Total interconnect delay = 1.353 ns ( 31.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.305 ns" { reset touchCount[0]~0 touchCount~3 Add2~4 Selector29~0 num[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.305 ns" { reset {} reset~combout {} touchCount[0]~0 {} touchCount~3 {} Add2~4 {} Selector29~0 {} num[2] {} } { 0.000ns 0.000ns 0.000ns 0.315ns 0.790ns 0.248ns 0.000ns } { 0.000ns 0.999ns 1.131ns 0.150ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.313 ns" { CLK clk_div[24] Mux0~12 Mux0~13 Mux0~20 Mux0~21 Mux0 Mux0~clkctrl num[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.313 ns" { CLK {} CLK~combout {} clk_div[24] {} Mux0~12 {} Mux0~13 {} Mux0~20 {} Mux0~21 {} Mux0 {} Mux0~clkctrl {} num[2] {} } { 0.000ns 0.000ns 1.977ns 0.751ns 0.257ns 0.243ns 0.267ns 0.740ns 1.329ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.275ns 0.275ns 0.150ns 0.438ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.305 ns" { reset touchCount[0]~0 touchCount~3 Add2~4 Selector29~0 num[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.305 ns" { reset {} reset~combout {} touchCount[0]~0 {} touchCount~3 {} Add2~4 {} Selector29~0 {} num[2] {} } { 0.000ns 0.000ns 0.000ns 0.315ns 0.790ns 0.248ns 0.000ns } { 0.000ns 0.999ns 1.131ns 0.150ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 01:57:35 2019 " "Info: Processing ended: Thu Dec 19 01:57:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
