<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: PACT 2013</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/IEEEpact/pact2013">PACT 2013:
Edinburgh, UK</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/IEEEpact/pact2013">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/IEEEpact/pact2013">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/IEEEpact/pact2013">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/IEEEpact/pact2013">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/IEEEpact/index.html">back to PACT</a></p><ul>
</ul>



<h2>Session 1A:
Compilers</h2>
 

<ul>
<li id="JordanPTKF13"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jordan:Herbert">Herbert Jordan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pellegrini:Simone">Simone Pellegrini</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Thoman:Peter">Peter Thoman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kofler:Klaus">Klaus Kofler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fahringer:Thomas">Thomas Fahringer</a>:<br /><b>INSPIRE: The insieme parallel intermediate representation.</b> 7-17<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618799"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/JordanPTKF13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/JordanPTKF13.xml">XML</a></small></small></li>
<li id="NagarajG13"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nagaraj:Vaivaswatha">Vaivaswatha Nagaraj</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Govindarajan:R=">R. Govindarajan</a>:<br /><b>Parallel flow-sensitive pointer analysis by graph-rewriting.</b> 19-28<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618800"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/NagarajG13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/NagarajG13.xml">XML</a></small></small></li>
<li id="BarikZS13"><a href="http://dblp.dagstuhl.de/pers/hc/b/Barik:Rajkishore">Rajkishore Barik</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Jisheng">Jisheng Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sarkar:Vivek">Vivek Sarkar</a>:<br /><b>Interprocedural strength reduction of critical sections in explicitly-parallel programs.</b> 29-40<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618801"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BarikZS13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BarikZS13.xml">XML</a></small></small></li>
</ul>



<h2>Session 1B:
Power &#38; Energy</h2>
 

<ul>
<li id="SironiMCNSS13"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sironi:Filippo">Filippo Sironi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Maggio:Martina">Martina Maggio</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cattaneo:Riccardo">Riccardo Cattaneo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nero:Giovanni_F=_Del">Giovanni F. Del Nero</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sciuto:Donatella">Donatella Sciuto</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Santambrogio:Marco_D=">Marco D. Santambrogio</a>:<br /><b>ThermOS: System support for dynamic thermal management of chip multi-processors.</b> 41-50<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618802"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SironiMCNSS13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SironiMCNSS13.xml">XML</a></small></small></li>
<li id="SasakiII13"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sasaki:Hiroshi">Hiroshi Sasaki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Imamura:Satoshi">Satoshi Imamura</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Inoue:Koji">Koji Inoue</a>:<br /><b>Coordinated power-performance optimization in manycores.</b> 51-61<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618803"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SasakiII13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SasakiII13.xml">XML</a></small></small></li>
<li id="AnnamalaiRKK13"><a href="http://dblp.dagstuhl.de/pers/hc/a/Annamalai:Arunachalam">Arunachalam Annamalai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rodrigues:Rance">Rance Rodrigues</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Koren:Israel">Israel Koren</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kundu:Sandip">Sandip Kundu</a>:<br /><b>An opportunistic prediction-based thread scheduling to maximize throughput/watt in AMPs.</b> 63-72<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618804"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/AnnamalaiRKK13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/AnnamalaiRKK13.xml">XML</a></small></small></li>
</ul>



<h2>Session 2A:
GPU &#38; Energy</h2>
 

<ul>
<li id="SethiaDSM13"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sethia:Ankit">Ankit Sethia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dasika:Ganesh_S=">Ganesh S. Dasika</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Samadi:Mehrzad">Mehrzad Samadi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>APOGEE: Adaptive prefetching on GPUs for energy efficiency.</b> 73-82<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618805"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SethiaDSM13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SethiaDSM13.xml">XML</a></small></small></li>
<li id="ArnauPX13"><a href="http://dblp.dagstuhl.de/pers/hc/a/Arnau:Jose=Maria">Jose-Maria Arnau</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Parcerisa:Joan=Manuel">Joan-Manuel Parcerisa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xekalakis:Polychronis">Polychronis Xekalakis</a>:<br /><b>Parallel frame rendering: Trading responsiveness for energy on a mobile GPU.</b> 83-92<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618806"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ArnauPX13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ArnauPX13.xml">XML</a></small></small></li>
<li id="WangWLSYJV13"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Bin">Bin Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Bo">Bo Wu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Dong">Dong Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:Xipeng">Xipeng Shen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yu:Weikuan">Weikuan Yu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jiao:Yizheng">Yizheng Jiao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vetter:Jeffrey_S=">Jeffrey S. Vetter</a>:<br /><b>Exploring hybrid memory for GPU energy efficiency through software-hardware co-design.</b> 93-102<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618807"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WangWLSYJV13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WangWLSYJV13.xml">XML</a></small></small></li>
</ul>



<h2>Session 2B:
Memory System Management</h2>
 

<ul>
<li id="LuoML0LZ13"><a href="http://dblp.dagstuhl.de/pers/hc/l/Luo:Tian">Tian Luo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Ma:Siyuan">Siyuan Ma</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Rubao">Rubao Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang_0001:Xiaodong">Xiaodong Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Deng">Deng Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Li">Li Zhou</a>:<br /><b>S-CAVE: Effective SSD caching to improve virtual machine storage performance.</b> 103-112<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618808"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LuoML0LZ13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LuoML0LZ13.xml">XML</a></small></small></li>
<li id="ZhouDCMM13"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhou:Miao">Miao Zhou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Du:Yu">Yu Du</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Childers:Bruce_R=">Bruce R. Childers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Melhem:Rami_G=">Rami G. Melhem</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moss=eacute=:Daniel">Daniel Moss&#233;</a>:<br /><b>Writeback-aware bandwidth partitioning for multi-core systems with PCM.</b> 113-122<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618809"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhouDCMM13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhouDCMM13.xml">XML</a></small></small></li>
<li id="FeliuSPD13"><a href="http://dblp.dagstuhl.de/pers/hc/f/Feliu:Josu=eacute=">Josu&#233; Feliu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sahuquillo:Julio">Julio Sahuquillo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Petit:Salvador">Salvador Petit</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Duato:Jos=eacute=">Jos&#233; Duato</a>:<br /><b>L1-bandwidth aware thread allocation in multicore SMT processors.</b> 123-132<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618810"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/FeliuSPD13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/FeliuSPD13.xml">XML</a></small></small></li>
</ul>



<h2>Session 3:
Best Papers</h2>
 

<ul>
<li id="NavadaCWR13"><a href="http://dblp.dagstuhl.de/pers/hc/n/Navada:Sandeep">Sandeep Navada</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Choudhary:Niket_K=">Niket K. Choudhary</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wadhavkar:Salil_V=">Salil V. Wadhavkar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rotenberg:Eric">Eric Rotenberg</a>:<br /><b>A unified view of non-monotonic core selection and application steering in heterogeneous chip multiprocessors.</b> 133-144<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618811"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/NavadaCWR13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/NavadaCWR13.xml">XML</a></small></small></li>
<li id="KimKAK13"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Gwangsun">Gwangsun Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:John">John Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ahn:Jung_Ho">Jung Ho Ahn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Jaeha">Jaeha Kim</a>:<br /><b>Memory-centric system interconnect design with Hybrid Memory Cubes.</b> 145-155<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618812"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KimKAK13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KimKAK13.xml">XML</a></small></small></li>
<li id="KayiranJKD13"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kayiran:Onur">Onur Kayiran</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jog:Adwait">Adwait Jog</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Chita_R=">Chita R. Das</a>:<br /><b>Neither more nor less: Optimizing thread-level parallelism for GPGPUs.</b> 157-166<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618813"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/KayiranJKD13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/KayiranJKD13.xml">XML</a></small></small></li>
<li id="VegaBB13"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vega:Augusto">Augusto Vega</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Buyuktosunoglu:Alper">Alper Buyuktosunoglu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bose:Pradip">Pradip Bose</a>:<br /><b>SMT-centric power-aware thread placement in chip multiprocessors.</b> 167-176<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618814"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/VegaBB13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/VegaBB13.xml">XML</a></small></small></li>
</ul>



<h2>Session 4A:
Runtime &#38; Scheduling</h2>
 

<ul>
<li id="CraeynestAHJE13"><a href="http://dblp.dagstuhl.de/pers/hc/c/Craeynest:Kenzo_Van">Kenzo Van Craeynest</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Akram:Shoaib">Shoaib Akram</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Heirman:Wim">Wim Heirman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jaleel:Aamer">Aamer Jaleel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eeckhout:Lieven">Lieven Eeckhout</a>:<br /><b>Fairness-aware scheduling on single-ISA heterogeneous multi-cores.</b> 177-187<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618815"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/CraeynestAHJE13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/CraeynestAHJE13.xml">XML</a></small></small></li>
<li id="MinE13"><a href="http://dblp.dagstuhl.de/pers/hc/m/Min:Changwoo">Changwoo Min</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eom:Young_Ik">Young Ik Eom</a>:<br /><b>DANBI: Dynamic scheduling of irregular stream programs for many-core systems.</b> 189-200<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618816"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MinE13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MinE13.xml">XML</a></small></small></li>
<li id="ZhaoFCYXY13"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Jiacheng">Jiacheng Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Feng:Xiaobing">Xiaobing Feng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cui:Huimin">Huimin Cui</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yan:Youliang">Youliang Yan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xue:Jingling">Jingling Xue</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:Wensen">Wensen Yang</a>:<br /><b>An empirical model for predicting cross-core performance interference on multicore processors.</b> 201-212<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618817"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhaoFCYXY13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhaoFCYXY13.xml">XML</a></small></small></li>
</ul>



<h2>Session 4B:
Caches &#38; Memory Hierarchy (1)</h2>
 

<ul>
<li id="BeckmannS13"><a href="http://dblp.dagstuhl.de/pers/hc/b/Beckmann:Nathan">Nathan Beckmann</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sanchez:Daniel">Daniel Sanchez</a>:<br /><b>Jigsaw: Scalable software-defined caches.</b> 213-224<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618818"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/BeckmannS13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/BeckmannS13.xml">XML</a></small></small></li>
<li id="MekkatHYZ13"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mekkat:Vineeth">Vineeth Mekkat</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Holey:Anup">Anup Holey</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yew:Pen=Chung">Pen-Chung Yew</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhai:Antonia">Antonia Zhai</a>:<br /><b>Managing shared last-level cache in a heterogeneous multicore processor.</b> 225-234<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618819"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MekkatHYZ13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MekkatHYZ13.xml">XML</a></small></small></li>
<li id="DingLKI13"><a href="http://dblp.dagstuhl.de/pers/hc/d/Ding:Wei">Wei Ding</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Jun">Jun Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Irwin:Mary_Jane">Mary Jane Irwin</a>:<br /><b>Reshaping cache misses to improve row-buffer locality in multicore systems.</b> 235-244<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618820"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DingLKI13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DingLKI13.xml">XML</a></small></small></li>
</ul>



<h2>Session 5A:
GPU</h2>
 

<ul>
<li id="LeeSPM13"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Janghaeng">Janghaeng Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Samadi:Mehrzad">Mehrzad Samadi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Park:Yongjun">Yongjun Park</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>Transparent CPU-GPU collaboration for data-parallel kernels on heterogeneous systems.</b> 245-255<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618821"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LeeSPM13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LeeSPM13.xml">XML</a></small></small></li>
<li id="JiaSM13"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jia:Wenhao">Wenhao Jia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shaw:Kelly_A=">Kelly A. Shaw</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martonosi:Margaret">Margaret Martonosi</a>:<br /><b>Starchart: Hardware and software optimization using recursive partitioning regression trees.</b> 257-267<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618822"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/JiaSM13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/JiaSM13.xml">XML</a></small></small></li>
<li id="JiLM13"><a href="http://dblp.dagstuhl.de/pers/hc/j/Ji:Feng">Feng Ji</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Heshan">Heshan Lin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Ma:Xiaosong">Xiaosong Ma</a>:<br /><b>RSVM: A Region-based Software Virtual Memory for GPU.</b> 269-278<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618823"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/JiLM13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/JiLM13.xml">XML</a></small></small></li>
</ul>



<h2>Session 5B:
Caches &#38; Memory Hierarchy (2)</h2>
 

<ul>
<li id="MenezoPG13"><a href="http://dblp.dagstuhl.de/pers/hc/m/Menezo:Lucia_G=">Lucia G. Menezo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Puente:Valentin">Valentin Puente</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gregorio:Jos=eacute===Aacute=ngel">Jos&#233;-&#193;ngel Gregorio</a>:<br /><b>The case for a scalable coherence protocol for complex on-chip cache hierarchies in many-core systems.</b> 279-288<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618824"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MenezoPG13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MenezoPG13.xml">XML</a></small></small></li>
<li id="YedlapalliKKKDS13"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yedlapalli:Praveen">Praveen Yedlapalli</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kotra:Jagadish">Jagadish Kotra</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kultursay:Emre">Emre Kultursay</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Chita_R=">Chita R. Das</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sivasubramaniam:Anand">Anand Sivasubramaniam</a>:<br /><b>Meeting midway: Improving CMP performance with memory-side prefetching.</b> 289-298<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618825"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/YedlapalliKKKDS13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/YedlapalliKKKDS13.xml">XML</a></small></small></li>
<li id="FangLHHJ13"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fang:Lei">Lei Fang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Peng">Peng Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Qi">Qi Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Michael_C=">Michael C. Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jiang:Guofan">Guofan Jiang</a>:<br /><b>Building expressive, area-efficient coherence directories.</b> 299-308<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618826"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/FangLHHJ13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/FangLHHJ13.xml">XML</a></small></small></li>
</ul>



<h2>Session 6A:
Network, Debugging &#38; Microarchitecture</h2>
 

<ul>
<li id="OhZP13"><a href="http://dblp.dagstuhl.de/pers/hc/o/Oh:Jungju">Jungju Oh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zajic:Alenka_G=">Alenka G. Zajic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Prvulovic:Milos">Milos Prvulovic</a>:<br /><b>Traffic steering between a low-latency unswitched TL ring and a high-throughput switched on-chip interconnect.</b> 309-318<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618827"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/OhZP13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/OhZP13.xml">XML</a></small></small></li>
<li id="HeSMN13"><a href="http://dblp.dagstuhl.de/pers/hc/h/He:Yuan">Yuan He</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sasaki:Hiroshi">Hiroshi Sasaki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Miwa:Shinobu">Shinobu Miwa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nakamura:Hiroshi">Hiroshi Nakamura</a>:<br /><b>McRouter: Multicast within a router for high performance network-on-chips.</b> 319-329<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618828"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HeSMN13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HeSMN13.xml">XML</a></small></small></li>
<li id="GottschlichPPW13"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gottschlich:Justin_Emile">Justin Emile Gottschlich</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pokam:Gilles">Gilles Pokam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pereira:Cristiano">Cristiano Pereira</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wu:Youfeng">Youfeng Wu</a>:<br /><b>Concurrent predicates: A debugging technique for every parallel programmer.</b> 331-340<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618829"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GottschlichPPW13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GottschlichPPW13.xml">XML</a></small></small></li>
<li id="GovindarajuNS13"><a href="http://dblp.dagstuhl.de/pers/hc/g/Govindaraju:Venkatraman">Venkatraman Govindaraju</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nowatzki:Tony">Tony Nowatzki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sankaralingam:Karthikeyan">Karthikeyan Sankaralingam</a>:<br /><b>Breaking SIMD shackles with an exposed flexible microarchitecture and the access execute PDG.</b> 341-351<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618830"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GovindarajuNS13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GovindarajuNS13.xml">XML</a></small></small></li>
</ul>



<h2>Session 6B:
Compiler Optimization</h2>
 

<ul>
<li id="SujonWY13"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sujon:Majedul_Haque">Majedul Haque Sujon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Whaley:R=_Clint">R. Clint Whaley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yi:Qing">Qing Yi</a>:<br /><b>Vectorization past dependent branches through speculation.</b> 353-362<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618831"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SujonWY13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SujonWY13.xml">XML</a></small></small></li>
<li id="JoGK13"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jo:Youngjoon">Youngjoon Jo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Goldfarb:Michael">Michael Goldfarb</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kulkarni:Milind">Milind Kulkarni</a>:<br /><b>Automatic vectorization of tree traversals.</b> 363-374<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618832"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/JoGK13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/JoGK13.xml">XML</a></small></small></li>
<li id="DathathriRRB13"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dathathri:Roshan">Roshan Dathathri</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reddy:Chandan">Chandan Reddy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ramashekar:Thejas">Thejas Ramashekar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bondhugula:Uday">Uday Bondhugula</a>:<br /><b>Generating efficient data movement code for heterogeneous architectures with distributed-memory.</b> 375-386<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618833"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DathathriRRB13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DathathriRRB13.xml">XML</a></small></small></li>
<li id="SeoLJL13"><a href="http://dblp.dagstuhl.de/pers/hc/s/Seo:Sangmin">Sangmin Seo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jun">Jun Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jo:Gangwon">Gangwon Jo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jaejin">Jaejin Lee</a>:<br /><b>Automatic OpenCL work-group size selection for multicore CPUs.</b> 387-397<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618834"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/SeoLJL13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/SeoLJL13.xml">XML</a></small></small></li>
</ul>



<h2>Posters</h2>
 

<ul>
<li id="PandaB13"><a href="http://dblp.dagstuhl.de/pers/hc/p/Panda:Biswabandan">Biswabandan Panda</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balachandran:Shankar">Shankar Balachandran</a>:<br /><b>TCPT - Thread criticality-driven prefetcher throttling.</b> 399<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618835"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/PandaB13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/PandaB13.xml">XML</a></small></small></li>
<li id="Bhattacharyya13"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bhattacharyya:Arnamoy">Arnamoy Bhattacharyya</a>:<br /><b>Do inputs matter? using data-dependence profiling to evaluate thread level speculation in BG/Q.</b> 401<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618836"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Bhattacharyya13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Bhattacharyya13.xml">XML</a></small></small></li>
<li id="MinE13a"><a href="http://dblp.dagstuhl.de/pers/hc/m/Min:Changwoo">Changwoo Min</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eom:Young_Ik">Young Ik Eom</a>:<br /><b>Can lock-free and combining techniques co-exist? A novel approach on concurrent queue.</b> 403<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618837"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/MinE13a.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/MinE13a.xml">XML</a></small></small></li>
<li id="Grass13"><a href="http://dblp.dagstuhl.de/pers/hc/g/Grass:Thomas">Thomas Grass</a>:<br /><b>Task sampling: Computer architecture simulation in the many-core era.</b> 405<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618838"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Grass13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Grass13.xml">XML</a></small></small></li>
<li id="VallsRSG13"><a href="http://dblp.dagstuhl.de/pers/hc/v/Valls:Joan_J=">Joan J. Valls</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ros:Alberto">Alberto Ros</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sahuquillo:Julio">Julio Sahuquillo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/G=oacute=mez:Mar=iacute=a_Engracia">Mar&#237;a Engracia G&#243;mez</a>:<br /><b>PS-cache: An energy-efficient cache design for chip multiprocessors.</b> 407<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618839"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/VallsRSG13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/VallsRSG13.xml">XML</a></small></small></li>
<li id="GorelovM13"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gorelov:Mikhail">Mikhail Gorelov</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mukhanov:Lev">Lev Mukhanov</a>:<br /><b>Dynamic memory access monitoring based on tagged memory.</b> 409<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618840"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GorelovM13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GorelovM13.xml">XML</a></small></small></li>
<li id="Zaidi13"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zaidi:Ali_Mustafa">Ali Mustafa Zaidi</a>:<br /><b>Exposing ILP in custom hardware with a dataflow compiler IR.</b> 411<br /><small><a href="http://dx.doi.org/10.1109/PACT.2013.6618841"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Zaidi13.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Zaidi13.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
