ram_size_table = {}
# F403
ram_size_table['GD32F403RC'] = {'sram_1' : 64   ,  'sram_2' : 0}
ram_size_table['GD32F403RE'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F403RG'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F403RI'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F403RK'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F403VC'] = {'sram_1' : 64   ,  'sram_2' : 0}
ram_size_table['GD32F403VE'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F403VG'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F403VI'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F403VK'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F403ZC'] = {'sram_1' : 64   ,  'sram_2' : 0}
ram_size_table['GD32F403ZE'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F403ZG'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F403ZI'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F403ZK'] = {'sram_1' : 128  ,  'sram_2' : 0}

# F405
ram_size_table['GD32F405RE'] = {'sram_1' : 128  ,  'sram_2' : 64}
ram_size_table['GD32F405RG'] = {'sram_1' : 128  ,  'sram_2' : 64}
ram_size_table['GD32F405RK'] = {'sram_1' : 128  ,  'sram_2' : 64}
ram_size_table['GD32F405VG'] = {'sram_1' : 128  ,  'sram_2' : 64}
ram_size_table['GD32F405VK'] = {'sram_1' : 128  ,  'sram_2' : 64}
ram_size_table['GD32F405ZG'] = {'sram_1' : 128  ,  'sram_2' : 64}
ram_size_table['GD32F405ZK'] = {'sram_1' : 128  ,  'sram_2' : 64}

# F407
ram_size_table['GD32F407IE'] = {'sram_1' : 128  ,  'sram_2' : 64}
ram_size_table['GD32F407IG'] = {'sram_1' : 128  ,  'sram_2' : 64}
ram_size_table['GD32F407IK'] = {'sram_1' : 128  ,  'sram_2' : 64}
ram_size_table['GD32F407RE'] = {'sram_1' : 128  ,  'sram_2' : 64}
ram_size_table['GD32F407RG'] = {'sram_1' : 128  ,  'sram_2' : 64}
ram_size_table['GD32F407RK'] = {'sram_1' : 128  ,  'sram_2' : 64}
ram_size_table['GD32F407VE'] = {'sram_1' : 128  ,  'sram_2' : 64}
ram_size_table['GD32F407VG'] = {'sram_1' : 128  ,  'sram_2' : 64}
ram_size_table['GD32F407VK'] = {'sram_1' : 128  ,  'sram_2' : 64}
ram_size_table['GD32F407ZE'] = {'sram_1' : 128  ,  'sram_2' : 64}
ram_size_table['GD32F407ZG'] = {'sram_1' : 128  ,  'sram_2' : 64}
ram_size_table['GD32F407ZK'] = {'sram_1' : 128  ,  'sram_2' : 64}

# F450
ram_size_table['GD32F450VE'] = {'sram_1' : 192  ,  'sram_2' : 64}
ram_size_table['GD32F450VG'] = {'sram_1' : 192  ,  'sram_2' : 64}
ram_size_table['GD32F450VI'] = {'sram_1' : 448  ,  'sram_2' : 64}
ram_size_table['GD32F450VK'] = {'sram_1' : 192  ,  'sram_2' : 64}
ram_size_table['GD32F450ZE'] = {'sram_1' : 192  ,  'sram_2' : 64}
ram_size_table['GD32F450ZG'] = {'sram_1' : 192  ,  'sram_2' : 64}
ram_size_table['GD32F450ZI'] = {'sram_1' : 448  ,  'sram_2' : 64}
ram_size_table['GD32F450ZK'] = {'sram_1' : 192  ,  'sram_2' : 64}
ram_size_table['GD32F450IG'] = {'sram_1' : 192  ,  'sram_2' : 64}
ram_size_table['GD32F450II'] = {'sram_1' : 448  ,  'sram_2' : 64}
ram_size_table['GD32F450IK'] = {'sram_1' : 192  ,  'sram_2' : 64}

# F330
ram_size_table['GD32F330F4'] = {'sram_1' : 4   ,  'sram_2' : 0}
ram_size_table['GD32F330F6'] = {'sram_1' : 4   ,  'sram_2' : 0}
ram_size_table['GD32F330F8'] = {'sram_1' : 8   ,  'sram_2' : 0}
ram_size_table['GD32F330G4'] = {'sram_1' : 4   ,  'sram_2' : 0}
ram_size_table['GD32F330G6'] = {'sram_1' : 4   ,  'sram_2' : 0}
ram_size_table['GD32F330G8'] = {'sram_1' : 8   ,  'sram_2' : 0}
ram_size_table['GD32F330K4'] = {'sram_1' : 4   ,  'sram_2' : 0}
ram_size_table['GD32F330K6'] = {'sram_1' : 4   ,  'sram_2' : 0}
ram_size_table['GD32F330K8'] = {'sram_1' : 8   ,  'sram_2' : 0}
ram_size_table['GD32F330C4'] = {'sram_1' : 4   ,  'sram_2' : 0}
ram_size_table['GD32F330C6'] = {'sram_1' : 4   ,  'sram_2' : 0}
ram_size_table['GD32F330C8'] = {'sram_1' : 8   ,  'sram_2' : 0}
ram_size_table['GD32F330CB'] = {'sram_1' : 16  ,  'sram_2' : 0}
ram_size_table['GD32F330R8'] = {'sram_1' : 16  ,  'sram_2' : 0}
ram_size_table['GD32F330RB'] = {'sram_1' : 16  ,  'sram_2' : 0}

# F350
ram_size_table['GD32F350G4'] = {'sram_1' : 4   ,  'sram_2' : 0}
ram_size_table['GD32F350G6'] = {'sram_1' : 6   ,  'sram_2' : 0}
ram_size_table['GD32F350G8'] = {'sram_1' : 8   ,  'sram_2' : 0}
ram_size_table['GD32F350K4'] = {'sram_1' : 4   ,  'sram_2' : 0}
ram_size_table['GD32F350K6'] = {'sram_1' : 6   ,  'sram_2' : 0}
ram_size_table['GD32F350K8'] = {'sram_1' : 8   ,  'sram_2' : 0}
ram_size_table['GD32F350C4'] = {'sram_1' : 4   ,  'sram_2' : 0}
ram_size_table['GD32F350C6'] = {'sram_1' : 6   ,  'sram_2' : 0}
ram_size_table['GD32F350C8'] = {'sram_1' : 8   ,  'sram_2' : 0}
ram_size_table['GD32F350CB'] = {'sram_1' : 16  ,  'sram_2' : 0}
ram_size_table['GD32F350R4'] = {'sram_1' : 4   ,  'sram_2' : 0}
ram_size_table['GD32F350R6'] = {'sram_1' : 8   ,  'sram_2' : 0}
ram_size_table['GD32F350R8'] = {'sram_1' : 16  ,  'sram_2' : 0}
ram_size_table['GD32F350RB'] = {'sram_1' : 16  ,  'sram_2' : 0}

# F303
ram_size_table['GD32F303CC'] = {'sram_1' : 48  ,  'sram_2' : 0}
ram_size_table['GD32F303CE'] = {'sram_1' : 64  ,  'sram_2' : 0}
ram_size_table['GD32F303CG'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F303RC'] = {'sram_1' : 48  ,  'sram_2' : 0}
ram_size_table['GD32F303RE'] = {'sram_1' : 64  ,  'sram_2' : 0}
ram_size_table['GD32F303RG'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F303RI'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F303RK'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F303VC'] = {'sram_1' : 48  ,  'sram_2' : 0}
ram_size_table['GD32F303VE'] = {'sram_1' : 64  ,  'sram_2' : 0}
ram_size_table['GD32F303VG'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F303VI'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F303VK'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F303ZC'] = {'sram_1' : 48  ,  'sram_2' : 0}
ram_size_table['GD32F303ZE'] = {'sram_1' : 64  ,  'sram_2' : 0}
ram_size_table['GD32F303ZG'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F303ZI'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F303ZK'] = {'sram_1' : 96  ,  'sram_2' : 0}

# F305
ram_size_table['GD32F305RB'] = {'sram_1' : 64  ,  'sram_2' : 0}
ram_size_table['GD32F305RC'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F305RE'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F305RG'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F305VC'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F305VE'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F305VG'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F305ZC'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F305ZE'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F305ZG'] = {'sram_1' : 96  ,  'sram_2' : 0}

# F307
ram_size_table['GD32F307RC'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F307RE'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F307RG'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F307VC'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F307VE'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F307VG'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F307ZC'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F307ZE'] = {'sram_1' : 96  ,  'sram_2' : 0}
ram_size_table['GD32F307ZG'] = {'sram_1' : 96  ,  'sram_2' : 0}

# E103
ram_size_table['GD32E103T8'] = {'sram_1' : 20  ,  'sram_2' : 0}
ram_size_table['GD32E103TB'] = {'sram_1' : 32  ,  'sram_2' : 0}
ram_size_table['GD32E103C8'] = {'sram_1' : 20  ,  'sram_2' : 0}
ram_size_table['GD32E103CB'] = {'sram_1' : 32  ,  'sram_2' : 0}
ram_size_table['GD32E103R8'] = {'sram_1' : 20  ,  'sram_2' : 0}
ram_size_table['GD32E103RB'] = {'sram_1' : 32  ,  'sram_2' : 0}
ram_size_table['GD32E103V8'] = {'sram_1' : 20  ,  'sram_2' : 0}
ram_size_table['GD32E103VB'] = {'sram_1' : 32  ,  'sram_2' : 0}

# E503
ram_size_table['GD32E503CC'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32E503CE'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32E503RC'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32E503RE'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32E503VC'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32E503VE'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32E503ZC'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32E503ZE'] = {'sram_1' : 128  ,  'sram_2' : 0}

# E505
ram_size_table['GD32E505RB'] = {'sram_1' : 80   ,  'sram_2' : 0}
ram_size_table['GD32E505RC'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32E505RE'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32E505VC'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32E505VE'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32E505ZC'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32E505ZE'] = {'sram_1' : 128  ,  'sram_2' : 0}

# E507
ram_size_table['GD32E507RC'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32E507RE'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32E507VC'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32E507VE'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32E507ZC'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32E507ZE'] = {'sram_1' : 128  ,  'sram_2' : 0}

# F101
ram_size_table['GD32F101T4'] = {'sram_1' : 4    ,  'sram_2' : 0}
ram_size_table['GD32F101T6'] = {'sram_1' : 6    ,  'sram_2' : 0}
ram_size_table['GD32F101T8'] = {'sram_1' : 10   ,  'sram_2' : 0}
ram_size_table['GD32F101TB'] = {'sram_1' : 16   ,  'sram_2' : 0}
ram_size_table['GD32F101C4'] = {'sram_1' : 4    ,  'sram_2' : 0}
ram_size_table['GD32F101C6'] = {'sram_1' : 6    ,  'sram_2' : 0}
ram_size_table['GD32F101C8'] = {'sram_1' : 10   ,  'sram_2' : 0}
ram_size_table['GD32F101CB'] = {'sram_1' : 16   ,  'sram_2' : 0}
ram_size_table['GD32F101R4'] = {'sram_1' : 4    ,  'sram_2' : 0}
ram_size_table['GD32F101R6'] = {'sram_1' : 6    ,  'sram_2' : 0}
ram_size_table['GD32F101R8'] = {'sram_1' : 10   ,  'sram_2' : 0}
ram_size_table['GD32F101RB'] = {'sram_1' : 16   ,  'sram_2' : 0}
ram_size_table['GD32F101V8'] = {'sram_1' : 10   ,  'sram_2' : 0}
ram_size_table['GD32F101VB'] = {'sram_1' : 16   ,  'sram_2' : 0}
ram_size_table['GD32F101RC'] = {'sram_1' : 32   ,  'sram_2' : 0}
ram_size_table['GD32F101RD'] = {'sram_1' : 48   ,  'sram_2' : 0}
ram_size_table['GD32F101RE'] = {'sram_1' : 48   ,  'sram_2' : 0}
ram_size_table['GD32F101RF'] = {'sram_1' : 80   ,  'sram_2' : 0}
ram_size_table['GD32F101RG'] = {'sram_1' : 80   ,  'sram_2' : 0}
ram_size_table['GD32F101RI'] = {'sram_1' : 80   ,  'sram_2' : 0}
ram_size_table['GD32F101RK'] = {'sram_1' : 80   ,  'sram_2' : 0}
ram_size_table['GD32F101VC'] = {'sram_1' : 32   ,  'sram_2' : 0}
ram_size_table['GD32F101VD'] = {'sram_1' : 48   ,  'sram_2' : 0}
ram_size_table['GD32F101VE'] = {'sram_1' : 48   ,  'sram_2' : 0}
ram_size_table['GD32F101VF'] = {'sram_1' : 80   ,  'sram_2' : 0}
ram_size_table['GD32F101VG'] = {'sram_1' : 80   ,  'sram_2' : 0}
ram_size_table['GD32F101VI'] = {'sram_1' : 80   ,  'sram_2' : 0}
ram_size_table['GD32F101VK'] = {'sram_1' : 80   ,  'sram_2' : 0}

# F103
ram_size_table['GD32F103T4'] = {'sram_1' : 6    ,  'sram_2' : 0}
ram_size_table['GD32F103T6'] = {'sram_1' : 10   ,  'sram_2' : 0}
ram_size_table['GD32F103T8'] = {'sram_1' : 20   ,  'sram_2' : 0}
ram_size_table['GD32F103TB'] = {'sram_1' : 20   ,  'sram_2' : 0}
ram_size_table['GD32F103C4'] = {'sram_1' : 6    ,  'sram_2' : 0}
ram_size_table['GD32F103C6'] = {'sram_1' : 10   ,  'sram_2' : 0}
ram_size_table['GD32F103C8'] = {'sram_1' : 20   ,  'sram_2' : 0}
ram_size_table['GD32F103CB'] = {'sram_1' : 20   ,  'sram_2' : 0}
ram_size_table['GD32F103R4'] = {'sram_1' : 6    ,  'sram_2' : 0}
ram_size_table['GD32F103R6'] = {'sram_1' : 10   ,  'sram_2' : 0}
ram_size_table['GD32F103R8'] = {'sram_1' : 20   ,  'sram_2' : 0}
ram_size_table['GD32F103RB'] = {'sram_1' : 20   ,  'sram_2' : 0}
ram_size_table['GD32F103V8'] = {'sram_1' : 20   ,  'sram_2' : 0}
ram_size_table['GD32F103VB'] = {'sram_1' : 20   ,  'sram_2' : 0}
ram_size_table['GD32F103RC'] = {'sram_1' : 48   ,  'sram_2' : 0}
ram_size_table['GD32F103RD'] = {'sram_1' : 64   ,  'sram_2' : 0}
ram_size_table['GD32F103RE'] = {'sram_1' : 64   ,  'sram_2' : 0}
ram_size_table['GD32F103RF'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F103RG'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F103RI'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F103RK'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F103VC'] = {'sram_1' : 48   ,  'sram_2' : 0}
ram_size_table['GD32F103VD'] = {'sram_1' : 64   ,  'sram_2' : 0}
ram_size_table['GD32F103VE'] = {'sram_1' : 64   ,  'sram_2' : 0}
ram_size_table['GD32F103VF'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F103VG'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F103VI'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F103VK'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F103ZC'] = {'sram_1' : 48   ,  'sram_2' : 0}
ram_size_table['GD32F103ZD'] = {'sram_1' : 64   ,  'sram_2' : 0}
ram_size_table['GD32F103ZE'] = {'sram_1' : 64   ,  'sram_2' : 0}
ram_size_table['GD32F103ZF'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F103ZG'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F103ZI'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F103ZK'] = {'sram_1' : 96   ,  'sram_2' : 0}


# F105
ram_size_table['GD32F105R8'] = {'sram_1' : 64   ,  'sram_2' : 0}
ram_size_table['GD32F105RB'] = {'sram_1' : 64   ,  'sram_2' : 0}
ram_size_table['GD32F105RC'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F105RD'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F105RE'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F105RF'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F105RG'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F105V8'] = {'sram_1' : 64   ,  'sram_2' : 0}
ram_size_table['GD32F105VB'] = {'sram_1' : 64   ,  'sram_2' : 0}
ram_size_table['GD32F105VC'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F105VD'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F105VE'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F105VF'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F105VG'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F105ZC'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F105ZD'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F105ZE'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F105ZF'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F105ZG'] = {'sram_1' : 96   ,  'sram_2' : 0}

# F107
ram_size_table['GD32F107RB'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F107RC'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F107RD'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F107RE'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F107RF'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F107RG'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F107VB'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F107VC'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F107VD'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F107VE'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F107VF'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F107VG'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F107ZC'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F107ZD'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F107ZE'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F107ZF'] = {'sram_1' : 96   ,  'sram_2' : 0}
ram_size_table['GD32F107ZG'] = {'sram_1' : 96   ,  'sram_2' : 0}

# F205
ram_size_table['GD32F205RC'] = {'sram_1' : 28   ,  'sram_2' : 0}
ram_size_table['GD32F205RE'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F205RG'] = {'sram_1' : 256  ,  'sram_2' : 0}
ram_size_table['GD32F205RK'] = {'sram_1' : 256  ,  'sram_2' : 0}
ram_size_table['GD32F205VC'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F205VE'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F205VG'] = {'sram_1' : 256  ,  'sram_2' : 0}
ram_size_table['GD32F205VK'] = {'sram_1' : 256  ,  'sram_2' : 0}
ram_size_table['GD32F205ZC'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F205ZE'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F205ZG'] = {'sram_1' : 256  ,  'sram_2' : 0}
ram_size_table['GD32F205ZK'] = {'sram_1' : 256  ,  'sram_2' : 0}

# F207
ram_size_table['GD32F207RC'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F207RE'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F207RG'] = {'sram_1' : 256  ,  'sram_2' : 0}
ram_size_table['GD32F207RK'] = {'sram_1' : 256  ,  'sram_2' : 0}
ram_size_table['GD32F207VC'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F207VE'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F207VG'] = {'sram_1' : 256  ,  'sram_2' : 0}
ram_size_table['GD32F207VK'] = {'sram_1' : 256  ,  'sram_2' : 0}
ram_size_table['GD32F207ZC'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F207ZE'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F207ZG'] = {'sram_1' : 256  ,  'sram_2' : 0}
ram_size_table['GD32F207ZK'] = {'sram_1' : 256  ,  'sram_2' : 0}
ram_size_table['GD32F207IE'] = {'sram_1' : 128  ,  'sram_2' : 0}
ram_size_table['GD32F207IG'] = {'sram_1' : 256  ,  'sram_2' : 0}
ram_size_table['GD32F207IK'] = {'sram_1' : 256  ,  'sram_2' : 0}


def get_size_byte(soc, sram_idx):
    if soc in ram_size_table:
        sram = ram_size_table[soc]
        return sram[sram_idx] * 1024
    else:
        return None

def get_size_kb(soc, sram_idx):
    if soc in ram_size_table:
        sram = ram_size_table[soc]
        return sram[sram_idx]
    else:
        return None

def get_startaddr(soc, sram_idx):
    if sram_idx == 'sram_1':
        ret = '20000000'
    elif sram_idx == 'sram_2':
        ret = '10000000'
    else:
        ret = '0'
    return ret
        
