Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\suyama84\Documents\fpga\max10_10m08_top_q_18_0_std_project\nios2_system.qsys --block-symbol-file --output-directory=C:\Users\suyama84\Documents\fpga\max10_10m08_top_q_18_0_std_project\nios2_system --family="MAX 10" --part=10M08SAE144C8G
Progress: Loading max10_10m08_top_q_18_0_std_project/nios2_system.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_cpu
Progress: Adding onchip_flash [altera_onchip_flash 18.1]
Progress: Parameterizing module onchip_flash
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding uart [altera_avalon_uart 18.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios2_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\suyama84\Documents\fpga\max10_10m08_top_q_18_0_std_project\nios2_system.qsys --synthesis=VERILOG --output-directory=C:\Users\suyama84\Documents\fpga\max10_10m08_top_q_18_0_std_project\nios2_system\synthesis --family="MAX 10" --part=10M08SAE144C8G
Progress: Loading max10_10m08_top_q_18_0_std_project/nios2_system.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_cpu
Progress: Adding onchip_flash [altera_onchip_flash 18.1]
Progress: Parameterizing module onchip_flash
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding uart [altera_avalon_uart 18.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios2_system.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Info: nios2_system: Generating nios2_system "nios2_system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink1
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink4
Info: altpll_0: "nios2_system" instantiated altpll "altpll_0"
Info: jtag_uart: Starting RTL generation for module 'nios2_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_system_jtag_uart --dir=C:/Users/suyama84/AppData/Local/Temp/alt9914_2414889958778348313.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9914_2414889958778348313.dir/0004_jtag_uart_gen//nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'nios2_system_jtag_uart'
Info: jtag_uart: "nios2_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_cpu: "nios2_system" instantiated altera_nios2_gen2 "nios2_cpu"
Info: onchip_flash: Generating top-level entity altera_onchip_flash
Info: onchip_flash: "nios2_system" instantiated altera_onchip_flash "onchip_flash"
Info: onchip_memory: Starting RTL generation for module 'nios2_system_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios2_system_onchip_memory --dir=C:/Users/suyama84/AppData/Local/Temp/alt9914_2414889958778348313.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9914_2414889958778348313.dir/0006_onchip_memory_gen//nios2_system_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'nios2_system_onchip_memory'
Info: onchip_memory: "nios2_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: uart: Starting RTL generation for module 'nios2_system_uart'
Info: uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios2_system_uart --dir=C:/Users/suyama84/AppData/Local/Temp/alt9914_2414889958778348313.dir/0007_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9914_2414889958778348313.dir/0007_uart_gen//nios2_system_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'nios2_system_uart'
Info: uart: "nios2_system" instantiated altera_avalon_uart "uart"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios2_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios2_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios2_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios2_system_nios2_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_system_nios2_cpu_cpu --dir=C:/Users/suyama84/AppData/Local/Temp/alt9914_2414889958778348313.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/suyama84/AppData/Local/Temp/alt9914_2414889958778348313.dir/0010_cpu_gen//nios2_system_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.07.10 12:36:33 (*) Starting Nios II generation
Info: cpu: # 2024.07.10 12:36:33 (*)   Checking for plaintext license.
Info: cpu: # 2024.07.10 12:36:36 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.07.10 12:36:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.07.10 12:36:36 (*)   Plaintext license not found.
Info: cpu: # 2024.07.10 12:36:36 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.07.10 12:36:36 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.07.10 12:36:36 (*)   Creating all objects for CPU
Info: cpu: # 2024.07.10 12:36:39 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.07.10 12:36:39 (*)   Creating plain-text RTL
Info: cpu: # 2024.07.10 12:36:40 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios2_system_nios2_cpu_cpu'
Info: cpu: "nios2_cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/suyama84/Documents/fpga/max10_10m08_top_q_18_0_std_project/nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios2_system: Done "nios2_system" with 26 modules, 47 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
