Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d3123dfef6f04dcbbc6c65621ce30f84 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_12 -L xil_defaultlib -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_top_behav xil_defaultlib.Test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.ram_dist_mem_gen_0_0
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.ram_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture multiply_mult_gen_0_0_arch of entity xil_defaultlib.Multiply_mult_gen_0_0 [multiply_mult_gen_0_0_default]
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.Multiply_wrapper
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_flag_generator
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="z...
Compiling module xil_defaultlib.MCU_mem_dist_mem_gen_0_0
Compiling module xil_defaultlib.MCU_mem
Compiling module xil_defaultlib.MCU_mem_wrapper
Compiling module xil_defaultlib.MCU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_design
Compiling module xil_defaultlib.Test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_top_behav
