{"vcs1":{"timestamp_begin":1700301483.029111105, "rt":9.60, "ut":8.64, "st":0.50}}
{"vcselab":{"timestamp_begin":1700301492.691419995, "rt":1.28, "ut":0.34, "st":0.15}}
{"link":{"timestamp_begin":1700301494.062128959, "rt":0.42, "ut":0.11, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700301482.509859394}
{"VCS_COMP_START_TIME": 1700301482.509859394}
{"VCS_COMP_END_TIME": 1700301496.685600500}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370228}}
{"stitch_vcselab": {"peak_mem": 240016}}
