0.6
2016.4
Dec 14 2016
22:45:39
/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.sim/sim_4/behav/glbl.v,1481753704,verilog,,,,glbl,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sim_4/new/addsub_test.sv,1484882818,systemVerilog,,,,addsub_test,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sources_1/imports/new/fulladder.sv,1484876901,systemVerilog,,,,fulladder,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sources_1/new/add_sub_8bit.sv,1484882684,systemVerilog,,,,add_sub_8bit,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sources_1/new/adder4bit.sv,1484877872,systemVerilog,,,,adder4bit,,,,,,,,
/home/siqingxu/Desktop/Comp541/Comp541/Lab2/Lab2.srcs/sources_1/new/adder8bit.sv,1484881005,systemVerilog,,,,adder8bit,,,,,,,,
