Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:31:03 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision0_submodules/port_bus_1to0_1/post_route_timing.rpt
| Design       : port_bus_1to0_1
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
counter_out_tmp_reg[2]/C       v_corr_107_reg[0]/CE           6.643         
counter_out_tmp_reg[2]/C       v_corr_2013_reg[2]/CE          6.643         
counter_out_tmp_reg[2]/C       v_corr_201_reg[2]/CE           6.643         
counter_out_tmp_reg[2]/C       v_corr_2020_reg[0]/CE          6.643         
counter_out_tmp_reg[2]/C       v_corr_50_reg[2]/CE            6.643         
counter_out_tmp_reg[2]/C       v_corr_50_reg[3]/CE            6.643         
counter_out_tmp_reg[2]/C       v_corr_5_tmp0_reg[2]/CE        6.643         
counter_out_tmp_reg[2]/C       v_corr_5_tmp0_reg[3]/CE        6.643         
counter_out_tmp_reg[0]/C       v_corr_20_tmp13_reg[2]/CE      6.836         
counter_out_tmp_reg[0]/C       v_corr_20_tmp13_reg[3]/CE      6.836         
counter_out_tmp_reg[0]/C       v_corr_20_tmp14_reg[0]/CE      6.836         
counter_out_tmp_reg[2]/C       v_corr_100_reg[2]/CE           6.853         
counter_out_tmp_reg[2]/C       v_corr_100_reg[3]/CE           6.853         
counter_out_tmp_reg[2]/C       v_corr_101_reg[0]/CE           6.853         
counter_out_tmp_reg[2]/C       v_corr_2019_reg[2]/CE          6.853         
counter_out_tmp_reg[2]/C       v_corr_202_reg[0]/CE           6.853         
counter_out_tmp_reg[2]/C       v_corr_208_reg[0]/CE           6.853         
counter_out_tmp_reg[2]/C       v_corr_51_reg[0]/CE            6.853         
counter_out_tmp_reg[2]/C       v_corr_5_tmp1_reg[0]/CE        6.853         
counter_out_tmp_reg[2]/C       v_corr_105_reg[5]/CE           6.930         
counter_out_tmp_reg[2]/C       v_corr_55_reg[0]/CE            6.930         
counter_out_tmp_reg[2]/C       v_corr_55_reg[5]/CE            6.930         
counter_out_tmp_reg[2]/C       vidin_addr_reg_reg[16]/CE      6.930         
counter_out_tmp_reg[2]/C       vidin_addr_reg_tmp_reg[16]/CE  6.930         
counter_out_tmp_reg[0]/C       v_corr_20_tmp18_reg[3]/CE      6.934         
counter_out_tmp_reg[0]/C       v_corr_20_tmp20_reg[6]/CE      6.934         
counter_out_tmp_reg[2]/C       v_corr_1010_reg[3]/CE          6.940         
counter_out_tmp_reg[2]/C       v_corr_1010_reg[4]/CE          6.940         
counter_out_tmp_reg[2]/C       v_corr_104_reg[3]/CE           6.940         
counter_out_tmp_reg[2]/C       v_corr_104_reg[4]/CE           6.940         
counter_out_tmp_reg[2]/C       v_corr_201_reg[3]/CE           6.940         
counter_out_tmp_reg[2]/C       v_corr_54_reg[4]/CE            6.940         
counter_out_tmp_reg[2]/C       vidin_addr_reg_reg[12]/CE      6.940         
counter_out_tmp_reg[2]/C       vidin_addr_reg_tmp_reg[12]/CE  6.940         
counter_out_tmp_reg[2]/C       v_corr_2011_reg[3]/CE          6.941         
counter_out_tmp_reg[2]/C       v_corr_2011_reg[4]/CE          6.941         
counter_out_tmp_reg[2]/C       v_corr_2017_reg[3]/CE          6.941         
counter_out_tmp_reg[2]/C       v_corr_105_reg[1]/CE           6.945         
counter_out_tmp_reg[2]/C       v_corr_106_reg[6]/CE           6.945         
counter_out_tmp_reg[2]/C       v_corr_201_reg[6]/CE           6.945         
counter_out_tmp_reg[2]/C       v_corr_206_reg[0]/CE           6.945         
counter_out_tmp_reg[2]/C       v_corr_206_reg[2]/CE           6.945         
counter_out_tmp_reg[2]/C       v_corr_207_reg[6]/CE           6.945         
counter_out_tmp_reg[2]/C       v_corr_50_reg[6]/CE            6.945         
counter_out_tmp_reg[2]/C       v_corr_5_tmp0_reg[6]/CE        6.945         
counter_out_tmp_reg[2]/C       v_corr_105_reg[0]/CE           7.038         
counter_out_tmp_reg[2]/C       v_corr_2019_reg[5]/CE          7.038         
counter_out_tmp_reg[2]/C       v_corr_206_reg[1]/CE           7.038         
counter_out_tmp_reg[0]/C       v_corr_20_tmp18_reg[0]/CE      7.039         
counter_out_tmp_reg[0]/C       v_corr_20_tmp19_reg[6]/CE      7.039         
counter_out_tmp_reg[0]/C       v_corr_20_tmp20_reg[3]/CE      7.044         
counter_out_tmp_reg[2]/C       v_corr_1010_reg[7]/CE          7.053         
counter_out_tmp_reg[2]/C       v_corr_2011_reg[7]/CE          7.053         
counter_out_tmp_reg[2]/C       v_corr_2017_reg[4]/CE          7.053         
counter_out_tmp_reg[2]/C       v_corr_2017_reg[7]/CE          7.053         
counter_out_tmp_reg[2]/C       v_corr_2019_reg[3]/CE          7.053         
counter_out_tmp_reg[2]/C       v_corr_205_reg[4]/CE           7.053         
counter_out_tmp_reg[2]/C       vidin_addr_reg_reg[15]/CE      7.053         
counter_out_tmp_reg[2]/C       vidin_addr_reg_tmp_reg[15]/CE  7.053         
counter_out_tmp_reg[2]/C       v_corr_104_reg[7]/CE           7.082         
counter_out_tmp_reg[2]/C       v_corr_106_reg[3]/CE           7.082         
counter_out_tmp_reg[2]/C       v_corr_205_reg[7]/CE           7.082         
counter_out_tmp_reg[2]/C       v_corr_207_reg[3]/CE           7.082         
counter_out_tmp_reg[2]/C       v_corr_54_reg[7]/CE            7.082         
counter_out_tmp_reg[0]/C       v_corr_20_tmp12_reg[7]/CE      7.095         
counter_out_tmp_reg[0]/C       v_corr_20_tmp15_reg[7]/CE      7.095         
counter_out_tmp_reg[0]/C       v_corr_20_tmp11_reg[5]/CE      7.108         
counter_out_tmp_reg[0]/C       v_corr_20_tmp11_reg[7]/CE      7.129         
counter_out_tmp_reg[2]/C       v_corr_200_reg[1]/CE           7.170         
counter_out_tmp_reg[2]/C       v_corr_2012_reg[0]/CE          7.170         
counter_out_tmp_reg[2]/C       v_corr_2012_reg[1]/CE          7.170         
counter_out_tmp_reg[2]/C       v_corr_2012_reg[5]/CE          7.170         
counter_out_tmp_reg[2]/C       v_corr_2013_reg[5]/CE          7.170         
counter_out_tmp_reg[2]/C       v_corr_2018_reg[1]/CE          7.170         
counter_out_tmp_reg[2]/C       v_corr_2018_reg[5]/CE          7.170         
counter_out_tmp_reg[2]/C       v_corr_201_reg[5]/CE           7.170         
counter_out_tmp_reg[2]/C       v_corr_100_reg[5]/CE           7.184         
counter_out_tmp_reg[2]/C       v_corr_106_reg[5]/CE           7.184         
counter_out_tmp_reg[2]/C       v_corr_200_reg[5]/CE           7.184         
counter_out_tmp_reg[2]/C       v_corr_206_reg[5]/CE           7.184         
counter_out_tmp_reg[2]/C       v_corr_207_reg[5]/CE           7.184         
counter_out_tmp_reg[2]/C       v_corr_50_reg[5]/CE            7.184         
counter_out_tmp_reg[2]/C       v_corr_5_tmp0_reg[5]/CE        7.184         
counter_out_tmp_reg[0]/C       v_corr_20_tmp13_reg[1]/CE      7.197         
counter_out_tmp_reg[0]/C       v_corr_20_tmp14_reg[5]/CE      7.197         
counter_out_tmp_reg[0]/C       v_corr_20_tmp15_reg[1]/CE      7.201         
counter_out_tmp_reg[0]/C       v_corr_20_tmp15_reg[5]/CE      7.201         
counter_out_tmp_reg[0]/C       v_corr_20_tmp15_reg[2]/CE      7.220         
counter_out_tmp_reg[0]/C       v_corr_20_tmp11_reg[3]/CE      7.253         
counter_out_tmp_reg[0]/C       v_corr_20_tmp11_reg[4]/CE      7.253         
counter_out_tmp_reg[0]/C       v_corr_20_tmp18_reg[2]/CE      7.255         
counter_out_tmp_reg[0]/C       v_corr_20_tmp19_reg[2]/CE      7.284         
counter_out_tmp_reg[0]/C       v_corr_20_tmp20_reg[0]/CE      7.284         
counter_out_tmp_reg[0]/C       v_corr_20_tmp14_reg[3]/CE      7.285         
counter_out_tmp_reg[2]/C       v_corr_200_reg[0]/CE           7.287         
counter_out_tmp_reg[2]/C       v_corr_2012_reg[2]/CE          7.287         
counter_out_tmp_reg[2]/C       v_corr_2013_reg[6]/CE          7.287         
counter_out_tmp_reg[2]/C       v_corr_2018_reg[0]/CE          7.287         
counter_out_tmp_reg[2]/C       v_corr_2019_reg[6]/CE          7.287         
counter_out_tmp_reg[2]/C       v_corr_55_reg[1]/CE            7.287         



