{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1577270816265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1577270816266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 25 17:46:56 2019 " "Processing started: Wed Dec 25 17:46:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1577270816266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1577270816266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_DS18B20 -c FPGA_DS18B20 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_DS18B20 -c FPGA_DS18B20" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1577270816266 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1577270816794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tao_oe_dieu_khien_btn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tao_oe_dieu_khien_btn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TAO_OE_DIEU_KHIEN_BTN-behavioral " "Found design unit 1: TAO_OE_DIEU_KHIEN_BTN-behavioral" {  } { { "TAO_OE_DIEU_KHIEN_BTN.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/TAO_OE_DIEU_KHIEN_BTN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817453 ""} { "Info" "ISGN_ENTITY_NAME" "1 TAO_OE_DIEU_KHIEN_BTN " "Found entity 1: TAO_OE_DIEU_KHIEN_BTN" {  } { { "TAO_OE_DIEU_KHIEN_BTN.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/TAO_OE_DIEU_KHIEN_BTN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tao_10ena_1hz_1mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tao_10ena_1hz_1mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TAO_10ENA_1HZ_1MHZ-behaivioral " "Found design unit 1: TAO_10ENA_1HZ_1MHZ-behaivioral" {  } { { "TAO_10ENA_1HZ_1MHZ.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/TAO_10ENA_1HZ_1MHZ.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817458 ""} { "Info" "ISGN_ENTITY_NAME" "1 TAO_10ENA_1HZ_1MHZ " "Found entity 1: TAO_10ENA_1HZ_1MHZ" {  } { { "TAO_10ENA_1HZ_1MHZ.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/TAO_10ENA_1HZ_1MHZ.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_ds18b20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_ds18b20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 READ_DS18B20-Behavioral " "Found design unit 1: READ_DS18B20-Behavioral" {  } { { "READ_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/READ_DS18B20.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817463 ""} { "Info" "ISGN_ENTITY_NAME" "1 READ_DS18B20 " "Found entity 1: READ_DS18B20" {  } { { "READ_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/READ_DS18B20.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_tatdon_trai_sang_phai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_tatdon_trai_sang_phai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_TATDON_TRAI_SANG_PHAI-behavioral " "Found design unit 1: LED_TATDON_TRAI_SANG_PHAI-behavioral" {  } { { "LED_TATDON_TRAI_SANG_PHAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_TATDON_TRAI_SANG_PHAI.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817467 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_TATDON_TRAI_SANG_PHAI " "Found entity 1: LED_TATDON_TRAI_SANG_PHAI" {  } { { "LED_TATDON_TRAI_SANG_PHAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_TATDON_TRAI_SANG_PHAI.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_tatdon_phai_sang_trai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_tatdon_phai_sang_trai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_TATDON_PHAI_SANG_TRAI-behavioral " "Found design unit 1: LED_TATDON_PHAI_SANG_TRAI-behavioral" {  } { { "LED_TATDON_PHAI_SANG_TRAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_TATDON_PHAI_SANG_TRAI.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817471 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_TATDON_PHAI_SANG_TRAI " "Found entity 1: LED_TATDON_PHAI_SANG_TRAI" {  } { { "LED_TATDON_PHAI_SANG_TRAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_TATDON_PHAI_SANG_TRAI.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_std_trong_ra_ngoai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_std_trong_ra_ngoai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_STD_TRONG_RA_NGOAI-behavioral " "Found design unit 1: LED_STD_TRONG_RA_NGOAI-behavioral" {  } { { "LED_STD_TRONG_RA_NGOAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_TRONG_RA_NGOAI.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817476 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_STD_TRONG_RA_NGOAI " "Found entity 1: LED_STD_TRONG_RA_NGOAI" {  } { { "LED_STD_TRONG_RA_NGOAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_TRONG_RA_NGOAI.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_std_trai_sang_phai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_std_trai_sang_phai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_STD_TRAI_SANG_PHAI-behavioral " "Found design unit 1: LED_STD_TRAI_SANG_PHAI-behavioral" {  } { { "LED_STD_TRAI_SANG_PHAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_TRAI_SANG_PHAI.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817480 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_STD_TRAI_SANG_PHAI " "Found entity 1: LED_STD_TRAI_SANG_PHAI" {  } { { "LED_STD_TRAI_SANG_PHAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_TRAI_SANG_PHAI.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_std_phai_sang_trai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_std_phai_sang_trai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_STD_PHAI_SANG_TRAI-behavioral " "Found design unit 1: LED_STD_PHAI_SANG_TRAI-behavioral" {  } { { "LED_STD_PHAI_SANG_TRAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_PHAI_SANG_TRAI.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817484 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_STD_PHAI_SANG_TRAI " "Found entity 1: LED_STD_PHAI_SANG_TRAI" {  } { { "LED_STD_PHAI_SANG_TRAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_PHAI_SANG_TRAI.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_std_ngoai_vao_trong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_std_ngoai_vao_trong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_STD_NGOAI_VAO_TRONG-behavioral " "Found design unit 1: LED_STD_NGOAI_VAO_TRONG-behavioral" {  } { { "LED_STD_NGOAI_VAO_TRONG.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_NGOAI_VAO_TRONG.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817489 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_STD_NGOAI_VAO_TRONG " "Found entity 1: LED_STD_NGOAI_VAO_TRONG" {  } { { "LED_STD_NGOAI_VAO_TRONG.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_STD_NGOAI_VAO_TRONG.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_sangdon_trai_sang_phai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_sangdon_trai_sang_phai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_SANGDON_TRAI_SANG_PHAI-behavioral " "Found design unit 1: LED_SANGDON_TRAI_SANG_PHAI-behavioral" {  } { { "LED_SANGDON_TRAI_SANG_PHAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_SANGDON_TRAI_SANG_PHAI.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817494 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_SANGDON_TRAI_SANG_PHAI " "Found entity 1: LED_SANGDON_TRAI_SANG_PHAI" {  } { { "LED_SANGDON_TRAI_SANG_PHAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_SANGDON_TRAI_SANG_PHAI.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_sangdon_phai_sang_trai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_sangdon_phai_sang_trai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_SANGDON_PHAI_SANG_TRAI-behavioral " "Found design unit 1: LED_SANGDON_PHAI_SANG_TRAI-behavioral" {  } { { "LED_SANGDON_PHAI_SANG_TRAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_SANGDON_PHAI_SANG_TRAI.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817499 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_SANGDON_PHAI_SANG_TRAI " "Found entity 1: LED_SANGDON_PHAI_SANG_TRAI" {  } { { "LED_SANGDON_PHAI_SANG_TRAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_SANGDON_PHAI_SANG_TRAI.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_chay_trai_sang_phai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_chay_trai_sang_phai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_CHAY_TRAI_SANG_PHAI-behavioral " "Found design unit 1: LED_CHAY_TRAI_SANG_PHAI-behavioral" {  } { { "LED_CHAY_TRAI_SANG_PHAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_CHAY_TRAI_SANG_PHAI.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817504 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_CHAY_TRAI_SANG_PHAI " "Found entity 1: LED_CHAY_TRAI_SANG_PHAI" {  } { { "LED_CHAY_TRAI_SANG_PHAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_CHAY_TRAI_SANG_PHAI.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_chay_phai_sang_trai.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_chay_phai_sang_trai.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_CHAY_PHAI_SANG_TRAI-behavioral " "Found design unit 1: LED_CHAY_PHAI_SANG_TRAI-behavioral" {  } { { "LED_CHAY_PHAI_SANG_TRAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_CHAY_PHAI_SANG_TRAI.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817509 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_CHAY_PHAI_SANG_TRAI " "Found entity 1: LED_CHAY_PHAI_SANG_TRAI" {  } { { "LED_CHAY_PHAI_SANG_TRAI.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LED_CHAY_PHAI_SANG_TRAI.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_khoi_tao_hien_thi_cgram_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_khoi_tao_hien_thi_cgram_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL-Behavioral " "Found design unit 1: LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL-Behavioral" {  } { { "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817516 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL " "Found entity 1: LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL" {  } { { "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL.VHD" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_giai_ma_so_to.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_giai_ma_so_to.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_GIAI_MA_SO_TO-Behavioral " "Found design unit 1: LCD_GIAI_MA_SO_TO-Behavioral" {  } { { "LCD_GIAI_MA_SO_TO.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_GIAI_MA_SO_TO.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817521 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_GIAI_MA_SO_TO " "Found entity 1: LCD_GIAI_MA_SO_TO" {  } { { "LCD_GIAI_MA_SO_TO.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/LCD_GIAI_MA_SO_TO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "giai_ma_hex_bcd_sseg_4so_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file giai_ma_hex_bcd_sseg_4so_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GIAI_MA_HEX_BCD_SSEG_4SO_FULL-behavioral " "Found design unit 1: GIAI_MA_HEX_BCD_SSEG_4SO_FULL-behavioral" {  } { { "GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817527 ""} { "Info" "ISGN_ENTITY_NAME" "1 GIAI_MA_HEX_BCD_SSEG_4SO_FULL " "Found entity 1: GIAI_MA_HEX_BCD_SSEG_4SO_FULL" {  } { { "GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "giai_ma_hex_bcd_4so_full.vhd 2 1 " "Found 2 design units, including 1 entities, in source file giai_ma_hex_bcd_4so_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GIAI_MA_HEX_BCD_4SO_FULL-behavioral " "Found design unit 1: GIAI_MA_HEX_BCD_4SO_FULL-behavioral" {  } { { "GIAI_MA_HEX_BCD_4SO_FULL.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/GIAI_MA_HEX_BCD_4SO_FULL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817533 ""} { "Info" "ISGN_ENTITY_NAME" "1 GIAI_MA_HEX_BCD_4SO_FULL " "Found entity 1: GIAI_MA_HEX_BCD_4SO_FULL" {  } { { "GIAI_MA_HEX_BCD_4SO_FULL.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/GIAI_MA_HEX_BCD_4SO_FULL.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dieu_khien_hieu_ung_led_xung.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dieu_khien_hieu_ung_led_xung.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIEU_KHIEN_HIEU_UNG_LED_XUNG-behavioral " "Found design unit 1: DIEU_KHIEN_HIEU_UNG_LED_XUNG-behavioral" {  } { { "DIEU_KHIEN_HIEU_UNG_LED_XUNG.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DIEU_KHIEN_HIEU_UNG_LED_XUNG.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817539 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIEU_KHIEN_HIEU_UNG_LED_XUNG " "Found entity 1: DIEU_KHIEN_HIEU_UNG_LED_XUNG" {  } { { "DIEU_KHIEN_HIEU_UNG_LED_XUNG.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DIEU_KHIEN_HIEU_UNG_LED_XUNG.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dieu_khien_hieu_ung_led_btn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dieu_khien_hieu_ung_led_btn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIEU_KHIEN_HIEU_UNG_LED_BTN-behavioral " "Found design unit 1: DIEU_KHIEN_HIEU_UNG_LED_BTN-behavioral" {  } { { "DIEU_KHIEN_HIEU_UNG_LED_BTN.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DIEU_KHIEN_HIEU_UNG_LED_BTN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817546 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIEU_KHIEN_HIEU_UNG_LED_BTN " "Found entity 1: DIEU_KHIEN_HIEU_UNG_LED_BTN" {  } { { "DIEU_KHIEN_HIEU_UNG_LED_BTN.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DIEU_KHIEN_HIEU_UNG_LED_BTN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dem_gio_phut_giay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dem_gio_phut_giay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEM_GIO_PHUT_GIAY-behavioral " "Found design unit 1: DEM_GIO_PHUT_GIAY-behavioral" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817551 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEM_GIO_PHUT_GIAY " "Found entity 1: DEM_GIO_PHUT_GIAY" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dem_db_10bit_mode_up_down_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dem_db_10bit_mode_up_down_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEM_DB_10BIT_MODE_UP_DOWN_EXT-behavioral " "Found design unit 1: DEM_DB_10BIT_MODE_UP_DOWN_EXT-behavioral" {  } { { "DEM_DB_10BIT_MODE_UP_DOWN_EXT.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_DB_10BIT_MODE_UP_DOWN_EXT.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817556 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEM_DB_10BIT_MODE_UP_DOWN_EXT " "Found entity 1: DEM_DB_10BIT_MODE_UP_DOWN_EXT" {  } { { "DEM_DB_10BIT_MODE_UP_DOWN_EXT.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_DB_10BIT_MODE_UP_DOWN_EXT.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dem_db_10bit_mode_up_down.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dem_db_10bit_mode_up_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEM_DB_10BIT_MODE_UP_DOWN-behavioral " "Found design unit 1: DEM_DB_10BIT_MODE_UP_DOWN-behavioral" {  } { { "DEM_DB_10BIT_MODE_UP_DOWN.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_DB_10BIT_MODE_UP_DOWN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817561 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEM_DB_10BIT_MODE_UP_DOWN " "Found entity 1: DEM_DB_10BIT_MODE_UP_DOWN" {  } { { "DEM_DB_10BIT_MODE_UP_DOWN.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_DB_10BIT_MODE_UP_DOWN.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "da_hop_btn_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file da_hop_btn_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DA_HOP_BTN_SELECT-behavioral " "Found design unit 1: DA_HOP_BTN_SELECT-behavioral" {  } { { "DA_HOP_BTN_SELECT.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DA_HOP_BTN_SELECT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817566 ""} { "Info" "ISGN_ENTITY_NAME" "1 DA_HOP_BTN_SELECT " "Found entity 1: DA_HOP_BTN_SELECT" {  } { { "DA_HOP_BTN_SELECT.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DA_HOP_BTN_SELECT.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_chong_doi_lam_hep.vhd 2 1 " "Found 2 design units, including 1 entities, in source file btn_chong_doi_lam_hep.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BTN_CHONG_DOI_LAM_HEP-behavioral " "Found design unit 1: BTN_CHONG_DOI_LAM_HEP-behavioral" {  } { { "BTN_CHONG_DOI_LAM_HEP.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/BTN_CHONG_DOI_LAM_HEP.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817570 ""} { "Info" "ISGN_ENTITY_NAME" "1 BTN_CHONG_DOI_LAM_HEP " "Found entity 1: BTN_CHONG_DOI_LAM_HEP" {  } { { "BTN_CHONG_DOI_LAM_HEP.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/BTN_CHONG_DOI_LAM_HEP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_ds18b20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_ds18b20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_DS18B20-behavioral " "Found design unit 1: FPGA_DS18B20-behavioral" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1577270817575 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_DS18B20 " "Found entity 1: FPGA_DS18B20" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1577270817575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1577270817575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_DS18B20 " "Elaborating entity \"FPGA_DS18B20\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1577270817639 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena5hz FPGA_DS18B20.vhd(17) " "Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(17): object \"ena5hz\" assigned a value but never read" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1577270817643 "|FPGA_DS18B20"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena10hz FPGA_DS18B20.vhd(17) " "Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(17): object \"ena10hz\" assigned a value but never read" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1577270817643 "|FPGA_DS18B20"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena20hz FPGA_DS18B20.vhd(17) " "Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(17): object \"ena20hz\" assigned a value but never read" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1577270817643 "|FPGA_DS18B20"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena25hz FPGA_DS18B20.vhd(17) " "Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(17): object \"ena25hz\" assigned a value but never read" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1577270817644 "|FPGA_DS18B20"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena100hz FPGA_DS18B20.vhd(17) " "Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(17): object \"ena100hz\" assigned a value but never read" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1577270817644 "|FPGA_DS18B20"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ena2hz FPGA_DS18B20.vhd(17) " "Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(17): object \"ena2hz\" assigned a value but never read" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1577270817644 "|FPGA_DS18B20"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gio FPGA_DS18B20.vhd(19) " "Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(19): object \"gio\" assigned a value but never read" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1577270817644 "|FPGA_DS18B20"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ds_respond FPGA_DS18B20.vhd(21) " "Verilog HDL or VHDL warning at FPGA_DS18B20.vhd(21): object \"ds_respond\" assigned a value but never read" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1577270817644 "|FPGA_DS18B20"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "h1_9 FPGA_DS18B20.vhd(27) " "VHDL Signal Declaration warning at FPGA_DS18B20.vhd(27): used implicit default value for signal \"h1_9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1577270817644 "|FPGA_DS18B20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAO_10ENA_1HZ_1MHZ TAO_10ENA_1HZ_1MHZ:xung_ena " "Elaborating entity \"TAO_10ENA_1HZ_1MHZ\" for hierarchy \"TAO_10ENA_1HZ_1MHZ:xung_ena\"" {  } { { "FPGA_DS18B20.vhd" "xung_ena" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270817647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEM_GIO_PHUT_GIAY DEM_GIO_PHUT_GIAY:thoi_gian " "Elaborating entity \"DEM_GIO_PHUT_GIAY\" for hierarchy \"DEM_GIO_PHUT_GIAY:thoi_gian\"" {  } { { "FPGA_DS18B20.vhd" "thoi_gian" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270817655 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "time_org DEM_GIO_PHUT_GIAY.vhd(13) " "VHDL Signal Declaration warning at DEM_GIO_PHUT_GIAY.vhd(13): used explicit default value for signal \"time_org\" because signal was never assigned a value" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1577270817658 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_org DEM_GIO_PHUT_GIAY.vhd(21) " "VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(21): signal \"time_org\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270817658 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_org DEM_GIO_PHUT_GIAY.vhd(22) " "VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(22): signal \"time_org\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270817658 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "time_org DEM_GIO_PHUT_GIAY.vhd(23) " "VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(23): signal \"time_org\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270817658 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "up DEM_GIO_PHUT_GIAY.vhd(50) " "VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(50): signal \"up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270817659 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "down DEM_GIO_PHUT_GIAY.vhd(54) " "VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(54): signal \"down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270817659 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "up DEM_GIO_PHUT_GIAY.vhd(63) " "VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(63): signal \"up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270817659 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "down DEM_GIO_PHUT_GIAY.vhd(67) " "VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(67): signal \"down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270817659 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "up DEM_GIO_PHUT_GIAY.vhd(76) " "VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(76): signal \"up\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270817659 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "down DEM_GIO_PHUT_GIAY.vhd(80) " "VHDL Process Statement warning at DEM_GIO_PHUT_GIAY.vhd(80): signal \"down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DEM_GIO_PHUT_GIAY.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/DEM_GIO_PHUT_GIAY.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270817659 "|FPGA_DS18B20|DEM_GIO_PHUT_GIAY:thoi_gian"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTN_CHONG_DOI_LAM_HEP BTN_CHONG_DOI_LAM_HEP:chong_doi_up " "Elaborating entity \"BTN_CHONG_DOI_LAM_HEP\" for hierarchy \"BTN_CHONG_DOI_LAM_HEP:chong_doi_up\"" {  } { { "FPGA_DS18B20.vhd" "chong_doi_up" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270817661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READ_DS18B20 READ_DS18B20:doc_ds18b20 " "Elaborating entity \"READ_DS18B20\" for hierarchy \"READ_DS18B20:doc_ds18b20\"" {  } { { "FPGA_DS18B20.vhd" "doc_ds18b20" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270817686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GIAI_MA_HEX_BCD_4SO_FULL GIAI_MA_HEX_BCD_4SO_FULL:giai_ma_bcd_ds " "Elaborating entity \"GIAI_MA_HEX_BCD_4SO_FULL\" for hierarchy \"GIAI_MA_HEX_BCD_4SO_FULL:giai_ma_bcd_ds\"" {  } { { "FPGA_DS18B20.vhd" "giai_ma_bcd_ds" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270817693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_GIAI_MA_SO_TO LCD_GIAI_MA_SO_TO:giai_ma_soto_ds_chuc " "Elaborating entity \"LCD_GIAI_MA_SO_TO\" for hierarchy \"LCD_GIAI_MA_SO_TO:giai_ma_soto_ds_chuc\"" {  } { { "FPGA_DS18B20.vhd" "giai_ma_soto_ds_chuc" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270817698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full " "Elaborating entity \"LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL\" for hierarchy \"LCD_KHOI_TAO_HIEN_THI_CGRAM_FULL:lcd_full\"" {  } { { "FPGA_DS18B20.vhd" "lcd_full" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270817706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAO_OE_DIEU_KHIEN_BTN TAO_OE_DIEU_KHIEN_BTN:tao_gtc " "Elaborating entity \"TAO_OE_DIEU_KHIEN_BTN\" for hierarchy \"TAO_OE_DIEU_KHIEN_BTN:tao_gtc\"" {  } { { "FPGA_DS18B20.vhd" "tao_gtc" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270817712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GIAI_MA_HEX_BCD_SSEG_4SO_FULL GIAI_MA_HEX_BCD_SSEG_4SO_FULL:giai_ma_gtc " "Elaborating entity \"GIAI_MA_HEX_BCD_SSEG_4SO_FULL\" for hierarchy \"GIAI_MA_HEX_BCD_SSEG_4SO_FULL:giai_ma_gtc\"" {  } { { "FPGA_DS18B20.vhd" "giai_ma_gtc" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270817715 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oe GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd(49) " "VHDL Process Statement warning at GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd(49): signal \"oe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/GIAI_MA_HEX_BCD_SSEG_4SO_FULL.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1577270817717 "|FPGA_DS18B20|GIAI_MA_HEX_BCD_SSEG_4SO_FULL:giai_ma_gtc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEM_DB_10BIT_MODE_UP_DOWN DEM_DB_10BIT_MODE_UP_DOWN:dem_mode_10 " "Elaborating entity \"DEM_DB_10BIT_MODE_UP_DOWN\" for hierarchy \"DEM_DB_10BIT_MODE_UP_DOWN:dem_mode_10\"" {  } { { "FPGA_DS18B20.vhd" "dem_mode_10" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1577270817718 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "READ_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/READ_DS18B20.vhd" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1577270820578 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1577270820578 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_wr GND " "Pin \"lcd_wr\" is stuck at GND" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|lcd_wr"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg7\[0\] GND " "Pin \"sseg7\[0\]\" is stuck at GND" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg7\[1\] GND " "Pin \"sseg7\[1\]\" is stuck at GND" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg7\[3\] GND " "Pin \"sseg7\[3\]\" is stuck at GND" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg7\[5\] VCC " "Pin \"sseg7\[5\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg7\[6\] GND " "Pin \"sseg7\[6\]\" is stuck at GND" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg6\[1\] GND " "Pin \"sseg6\[1\]\" is stuck at GND" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg6\[2\] GND " "Pin \"sseg6\[2\]\" is stuck at GND" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg6\[4\] VCC " "Pin \"sseg6\[4\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg6\[5\] GND " "Pin \"sseg6\[5\]\" is stuck at GND" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg6\[6\] GND " "Pin \"sseg6\[6\]\" is stuck at GND" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg1\[3\] VCC " "Pin \"sseg1\[3\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg1\[4\] VCC " "Pin \"sseg1\[4\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg1\[5\] VCC " "Pin \"sseg1\[5\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg1\[6\] VCC " "Pin \"sseg1\[6\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg2\[0\] VCC " "Pin \"sseg2\[0\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg2\[3\] VCC " "Pin \"sseg2\[3\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg2\[4\] VCC " "Pin \"sseg2\[4\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg2\[5\] VCC " "Pin \"sseg2\[5\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg2\[6\] VCC " "Pin \"sseg2\[6\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg0\[1\] VCC " "Pin \"sseg0\[1\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sseg0\[4\] VCC " "Pin \"sseg0\[4\]\" is stuck at VCC" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1577270826110 "|FPGA_DS18B20|sseg0[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1577270826110 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "READ_DS18B20:doc_ds18b20\|WR_BYTE\[0\] High " "Register READ_DS18B20:doc_ds18b20\|WR_BYTE\[0\] will power up to High" {  } { { "READ_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/READ_DS18B20.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1 1577270826140 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1 1577270826140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1577270826351 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "50 " "50 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1577270830241 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1577270830684 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1577270830684 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_n\[2\] " "No output dependent on input pin \"btn_n\[2\]\"" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1577270830858 "|FPGA_DS18B20|btn_n[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_n\[3\] " "No output dependent on input pin \"btn_n\[3\]\"" {  } { { "FPGA_DS18B20.vhd" "" { Text "D:/Learing_Document/Document_1st_semmester_2019-2020/FPGA_Lab/Code/FPGA_Github/FPGA_DS18B20/FPGA_DS18B20.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1577270830858 "|FPGA_DS18B20|btn_n[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1577270830858 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "924 " "Implemented 924 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1577270830859 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1577270830859 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1577270830859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "845 " "Implemented 845 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1577270830859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1577270830859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1577270830945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 25 17:47:10 2019 " "Processing ended: Wed Dec 25 17:47:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1577270830945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1577270830945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1577270830945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1577270830945 ""}
