{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712356148724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712356148725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  6 05:29:08 2024 " "Processing started: Sat Apr  6 05:29:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712356148725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712356148725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filter -c filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off filter -c filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712356148725 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712356149567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712356149567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/octatune/modules/write_done_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/octatune/modules/write_done_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_done_capture " "Found entity 1: write_done_capture" {  } { { "../write_done_capture.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/write_done_capture.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712356167194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712356167194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/octatune/modules/phase_check.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/octatune/modules/phase_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_check " "Found entity 1: phase_check" {  } { { "../phase_check.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/phase_check.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712356167207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712356167207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/octatune/modules/input_register.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/octatune/modules/input_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_register " "Found entity 1: input_register" {  } { { "../input_register.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/input_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712356167217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712356167217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/octatune/modules/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/octatune/modules/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "../filter.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/filter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712356167228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712356167228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/octatune/modules/delay_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/octatune/modules/delay_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_pipeline " "Found entity 1: delay_pipeline" {  } { { "../delay_pipeline.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/delay_pipeline.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712356167240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712356167240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/octatune/modules/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/octatune/modules/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../counter.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712356167250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712356167250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/octatune/modules/compute.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/octatune/modules/compute.v" { { "Info" "ISGN_ENTITY_NAME" "1 compute " "Found entity 1: compute" {  } { { "../compute.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/compute.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712356167263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712356167263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/octatune/modules/coeffs_control.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/octatune/modules/coeffs_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 coeffs_control " "Found entity 1: coeffs_control" {  } { { "../coeffs_control.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/coeffs_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712356167292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712356167292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "filter " "Elaborating entity \"filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712356167357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_inst " "Elaborating entity \"counter\" for hierarchy \"counter:counter_inst\"" {  } { { "../filter.v" "counter_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/filter.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712356167448 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter.v(18) " "Verilog HDL assignment warning at counter.v(18): truncated value with size 32 to match size of target (6)" {  } { { "../counter.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/counter.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712356167453 "|filter|counter:counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_check phase_check:phase_check_inst " "Elaborating entity \"phase_check\" for hierarchy \"phase_check:phase_check_inst\"" {  } { { "../filter.v" "phase_check_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/filter.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712356167488 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 phase_check.v(13) " "Verilog HDL assignment warning at phase_check.v(13): truncated value with size 32 to match size of target (1)" {  } { { "../phase_check.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/phase_check.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712356167489 "|filter|phase_check:phase_check_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 phase_check.v(14) " "Verilog HDL assignment warning at phase_check.v(14): truncated value with size 32 to match size of target (1)" {  } { { "../phase_check.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/phase_check.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712356167489 "|filter|phase_check:phase_check_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_pipeline delay_pipeline:delay_pipeline_inst " "Elaborating entity \"delay_pipeline\" for hierarchy \"delay_pipeline:delay_pipeline_inst\"" {  } { { "../filter.v" "delay_pipeline_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/filter.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712356167512 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pipe_reset_index delay_pipeline.v(23) " "Verilog HDL Always Construct warning at delay_pipeline.v(23): inferring latch(es) for variable \"pipe_reset_index\", which holds its previous value in one or more paths through the always construct" {  } { { "../delay_pipeline.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/delay_pipeline.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712356167536 "|filter|delay_pipeline:delay_pipeline_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_register input_register:input_register_inst " "Elaborating entity \"input_register\" for hierarchy \"input_register:input_register_inst\"" {  } { { "../filter.v" "input_register_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/filter.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712356167762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_done_capture write_done_capture:write_done_capture_inst " "Elaborating entity \"write_done_capture\" for hierarchy \"write_done_capture:write_done_capture_inst\"" {  } { { "../filter.v" "write_done_capture_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/filter.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712356167784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coeffs_control coeffs_control:coeffs_control_inst " "Elaborating entity \"coeffs_control\" for hierarchy \"coeffs_control:coeffs_control_inst\"" {  } { { "../filter.v" "coeffs_control_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/filter.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712356167804 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeffs_regs_reset_index coeffs_control.v(41) " "Verilog HDL Always Construct warning at coeffs_control.v(41): inferring latch(es) for variable \"coeffs_regs_reset_index\", which holds its previous value in one or more paths through the always construct" {  } { { "../coeffs_control.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/coeffs_control.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712356167868 "|filter|coeffs_control:coeffs_control_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "coeffs_shadow_reset_index coeffs_control.v(71) " "Verilog HDL Always Construct warning at coeffs_control.v(71): inferring latch(es) for variable \"coeffs_shadow_reset_index\", which holds its previous value in one or more paths through the always construct" {  } { { "../coeffs_control.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/coeffs_control.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712356167891 "|filter|coeffs_control:coeffs_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute compute:compute_inst " "Elaborating entity \"compute\" for hierarchy \"compute:compute_inst\"" {  } { { "../filter.v" "compute_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/filter.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712356168191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "62 31 compute.v(23) " "Verilog HDL assignment warning at compute.v(23): truncated value with size 62 to match size of target (31)" {  } { { "../compute.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/OctaTune/Modules/compute.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712356168192 "|filter|compute:compute_inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712356172112 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712356173792 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712356173792 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4025 " "Implemented 4025 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712356174843 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712356174843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3965 " "Implemented 3965 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712356174843 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1712356174843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712356174843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13347 " "Peak virtual memory: 13347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712356174879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  6 05:29:34 2024 " "Processing ended: Sat Apr  6 05:29:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712356174879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712356174879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712356174879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712356174879 ""}
