// Seed: 3238784763
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_10;
  assign id_6 = 1'b0;
  wire id_11;
  wire module_0 = id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    input  tri   id_2,
    input  tri   id_3,
    output tri1  id_4
);
  id_6 :
  assert property (@(posedge id_3 == id_0) 1)
  else $display;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
