==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:5:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 993.074 ; gain = 896.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 993.074 ; gain = 896.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 993.074 ; gain = 896.770
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 993.074 ; gain = 896.770
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:35) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Operation' (inver_aug.cpp:48) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:70) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:37) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:41) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (inver_aug.cpp:53) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (inver_aug.cpp:58) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (inver_aug.cpp:61) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:72) in function 'inverse' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (inver_aug.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug' (inver_aug.cpp:31) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 993.074 ; gain = 896.770
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0]' (inver_aug.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[10]' (inver_aug.cpp:42:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0]' (inver_aug.cpp:54:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0]' (inver_aug.cpp:62:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 993.074 ; gain = 896.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Row_Operation'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_11_write_ln62', inver_aug.cpp:62) of variable 'tmp_3_9', inver_aug.cpp:62 on array 'aug[0]', inver_aug.cpp:31 and 'load' operation ('aug_0_load_19', inver_aug.cpp:60) on array 'aug[0]', inver_aug.cpp:31.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_11_write_ln62', inver_aug.cpp:62) of variable 'tmp_3_9', inver_aug.cpp:62 on array 'aug[0]', inver_aug.cpp:31 and 'load' operation ('aug_0_load_19', inver_aug.cpp:60) on array 'aug[0]', inver_aug.cpp:31.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_11_write_ln62', inver_aug.cpp:62) of variable 'tmp_3_9', inver_aug.cpp:62 on array 'aug[0]', inver_aug.cpp:31 and 'load' operation ('aug_0_load_19', inver_aug.cpp:60) on array 'aug[0]', inver_aug.cpp:31.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_11_write_ln62', inver_aug.cpp:62) of variable 'tmp_3_9', inver_aug.cpp:62 on array 'aug[0]', inver_aug.cpp:31 and 'load' operation ('aug_0_load_19', inver_aug.cpp:60) on array 'aug[0]', inver_aug.cpp:31.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_10_write_ln62', inver_aug.cpp:62) of variable 'tmp_3_8', inver_aug.cpp:62 on array 'aug[0]', inver_aug.cpp:31 and 'load' operation ('aug_0_load', inver_aug.cpp:52) on array 'aug[0]', inver_aug.cpp:31.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_10_write_ln62', inver_aug.cpp:62) of variable 'tmp_3_8', inver_aug.cpp:62 on array 'aug[0]', inver_aug.cpp:31 and 'load' operation ('aug_0_load', inver_aug.cpp:52) on array 'aug[0]', inver_aug.cpp:31.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 90, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_10_write_ln62', inver_aug.cpp:62) of variable 'tmp_3_8', inver_aug.cpp:62 on array 'aug[0]', inver_aug.cpp:31 and 'load' operation ('aug_0_load', inver_aug.cpp:52) on array 'aug[0]', inver_aug.cpp:31.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 92, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_10_write_ln62', inver_aug.cpp:62) of variable 'tmp_3_8', inver_aug.cpp:62 on array 'aug[0]', inver_aug.cpp:31 and 'load' operation ('aug_0_load', inver_aug.cpp:52) on array 'aug[0]', inver_aug.cpp:31.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 93, Depth = 103.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.119 seconds; current allocated memory: 392.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.855 seconds; current allocated memory: 399.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_fsub_32ns_32ns_32_4_full_dsp_1' to 'inverse_fsub_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_fmul_32ns_32ns_32_3_max_dsp_1' to 'inverse_fmul_32nscud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_fdiv_32ns_32ns_32_9_1' to 'inverse_fdiv_32nsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_sitofp_32ns_32_4_1' to 'inverse_sitofp_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_fdiv_32nsdEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_fmul_32nscud': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_fsub_32nsbkb': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_sitofp_32eOg': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 3.039 seconds; current allocated memory: 406.873 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 111.15 MHz
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:50 . Memory (MB): peak = 993.074 ; gain = 896.770
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 50.175 seconds; peak allocated memory: 406.873 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:5:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 992.184 ; gain = 895.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 992.184 ; gain = 895.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 992.184 ; gain = 895.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 992.184 ; gain = 895.961
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:35) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Operation' (inver_aug.cpp:48) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:70) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:37) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:41) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (inver_aug.cpp:53) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (inver_aug.cpp:58) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (inver_aug.cpp:61) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:72) in function 'inverse' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:31) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:35:28) to (inver_aug.cpp:35:22) in function 'inverse'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:60:5) in function 'inverse'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 992.184 ; gain = 895.961
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[10].V' (inver_aug.cpp:42:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:54:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:62:19)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i53.i1.i52' (inver_aug.cpp:42:4) in function 'inverse' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 992.184 ; gain = 895.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Operation'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_11_write_ln62', inver_aug.cpp:62) of variable 'trunc_ln708_179', inver_aug.cpp:62 on array 'aug[0].V', inver_aug.cpp:31 and 'load' operation ('aug_0_V_load_19', inver_aug.cpp:60) on array 'aug[0].V', inver_aug.cpp:31.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:60) on array 'aug[0].V', inver_aug.cpp:31 and 'store' operation ('aug_0_V_addr_1_write_ln54', inver_aug.cpp:54) of variable 'trunc_ln703', inver_aug.cpp:54 on array 'aug[0].V', inver_aug.cpp:31.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:60) on array 'aug[0].V', inver_aug.cpp:31 and 'store' operation ('aug_0_V_addr_1_write_ln54', inver_aug.cpp:54) of variable 'trunc_ln703', inver_aug.cpp:54 on array 'aug[0].V', inver_aug.cpp:31.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:60) on array 'aug[0].V', inver_aug.cpp:31 and 'store' operation ('aug_0_V_addr_1_write_ln54', inver_aug.cpp:54) of variable 'trunc_ln703', inver_aug.cpp:54 on array 'aug[0].V', inver_aug.cpp:31.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln62', inver_aug.cpp:62) of variable 'trunc_ln708_159', inver_aug.cpp:62 on array 'aug[0].V', inver_aug.cpp:31 and 'load' operation ('aug_0_V_load', inver_aug.cpp:52) on array 'aug[0].V', inver_aug.cpp:31.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln62', inver_aug.cpp:62) of variable 'trunc_ln708_159', inver_aug.cpp:62 on array 'aug[0].V', inver_aug.cpp:31 and 'load' operation ('aug_0_V_load', inver_aug.cpp:52) on array 'aug[0].V', inver_aug.cpp:31.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln62', inver_aug.cpp:62) of variable 'trunc_ln708_159', inver_aug.cpp:62 on array 'aug[0].V', inver_aug.cpp:31 and 'load' operation ('aug_0_V_load', inver_aug.cpp:52) on array 'aug[0].V', inver_aug.cpp:31.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln62', inver_aug.cpp:62) of variable 'trunc_ln708_159', inver_aug.cpp:62 on array 'aug[0].V', inver_aug.cpp:31 and 'load' operation ('aug_0_V_load', inver_aug.cpp:52) on array 'aug[0].V', inver_aug.cpp:31.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 58, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln62', inver_aug.cpp:62) of variable 'trunc_ln708_159', inver_aug.cpp:62 on array 'aug[0].V', inver_aug.cpp:31 and 'load' operation ('aug_0_V_load', inver_aug.cpp:52) on array 'aug[0].V', inver_aug.cpp:31.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 59, Depth = 62.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.372 seconds; current allocated memory: 420.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.185 seconds; current allocated memory: 428.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nsbkb': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 3.185 seconds; current allocated memory: 439.743 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.06 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:54 . Memory (MB): peak = 992.184 ; gain = 895.961
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 54.256 seconds; peak allocated memory: 439.743 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:5:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 992.059 ; gain = 895.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 992.059 ; gain = 895.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 992.059 ; gain = 895.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 992.059 ; gain = 895.855
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:34) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Operation' (inver_aug.cpp:47) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:69) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:36) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:40) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (inver_aug.cpp:52) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (inver_aug.cpp:57) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (inver_aug.cpp:60) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:71) in function 'inverse' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:30) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:34:28) to (inver_aug.cpp:34:22) in function 'inverse'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 992.059 ; gain = 895.855
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[10].V' (inver_aug.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:53:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:61:19)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i53.i1.i52' (inver_aug.cpp:41:4) in function 'inverse' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 992.059 ; gain = 895.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Operation'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_11_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_179', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load_19', inver_aug.cpp:59) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:59) on array 'aug[0].V', inver_aug.cpp:30 and 'store' operation ('aug_0_V_addr_1_write_ln53', inver_aug.cpp:53) of variable 'trunc_ln703', inver_aug.cpp:53 on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:59) on array 'aug[0].V', inver_aug.cpp:30 and 'store' operation ('aug_0_V_addr_1_write_ln53', inver_aug.cpp:53) of variable 'trunc_ln703', inver_aug.cpp:53 on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:59) on array 'aug[0].V', inver_aug.cpp:30 and 'store' operation ('aug_0_V_addr_1_write_ln53', inver_aug.cpp:53) of variable 'trunc_ln703', inver_aug.cpp:53 on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 58, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 59, Depth = 62.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.41 seconds; current allocated memory: 185.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.875 seconds; current allocated memory: 193.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nsbkb': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 2.975 seconds; current allocated memory: 205.243 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.06 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 992.059 ; gain = 895.855
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 46.331 seconds; peak allocated memory: 205.243 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:5:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 981.309 ; gain = 885.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 981.309 ; gain = 885.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 981.309 ; gain = 885.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 981.309 ; gain = 885.117
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:34) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Operation' (inver_aug.cpp:47) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:69) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:36) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:40) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (inver_aug.cpp:52) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (inver_aug.cpp:57) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (inver_aug.cpp:60) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:71) in function 'inverse' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:30) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:34:28) to (inver_aug.cpp:34:22) in function 'inverse'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 981.309 ; gain = 885.117
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[10].V' (inver_aug.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:53:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:61:19)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i53.i1.i52' (inver_aug.cpp:41:4) in function 'inverse' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 981.309 ; gain = 885.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Operation'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_11_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_179', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load_19', inver_aug.cpp:59) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:59) on array 'aug[0].V', inver_aug.cpp:30 and 'store' operation ('aug_0_V_addr_1_write_ln53', inver_aug.cpp:53) of variable 'trunc_ln703', inver_aug.cpp:53 on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:59) on array 'aug[0].V', inver_aug.cpp:30 and 'store' operation ('aug_0_V_addr_1_write_ln53', inver_aug.cpp:53) of variable 'trunc_ln703', inver_aug.cpp:53 on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:59) on array 'aug[0].V', inver_aug.cpp:30 and 'store' operation ('aug_0_V_addr_1_write_ln53', inver_aug.cpp:53) of variable 'trunc_ln703', inver_aug.cpp:53 on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 58, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 59, Depth = 62.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.236 seconds; current allocated memory: 185.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.848 seconds; current allocated memory: 193.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nsbkb': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 2.78 seconds; current allocated memory: 205.243 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.06 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:50 . Memory (MB): peak = 981.309 ; gain = 885.117
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 50.418 seconds; peak allocated memory: 205.243 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:5:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
ERROR: [HLS 200-70] pragma 'INTERFACE mode=axis port=&inStream' has unknown option 'mode'
ERROR: [HLS 200-70] '#pragma HLS INTERFACE mode=axis port=&inStream' is not a valid pragma.
ERROR: [HLS 200-70] pragma 'INTERFACE mode=axis port=&outStream' has unknown option 'mode'
ERROR: [HLS 200-70] '#pragma HLS INTERFACE mode=axis port=&outStream' is not a valid pragma.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:5:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 993.387 ; gain = 897.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 993.387 ; gain = 897.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 993.387 ; gain = 897.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 993.387 ; gain = 897.164
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:34) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Operation' (inver_aug.cpp:47) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:69) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:36) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:40) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (inver_aug.cpp:52) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (inver_aug.cpp:57) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (inver_aug.cpp:60) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:71) in function 'inverse' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:30) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:34:28) to (inver_aug.cpp:34:22) in function 'inverse'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 993.387 ; gain = 897.164
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[10].V' (inver_aug.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:53:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:61:19)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i53.i1.i52' (inver_aug.cpp:41:4) in function 'inverse' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 993.387 ; gain = 897.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Operation'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_11_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_179', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load_19', inver_aug.cpp:59) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:59) on array 'aug[0].V', inver_aug.cpp:30 and 'store' operation ('aug_0_V_addr_1_write_ln53', inver_aug.cpp:53) of variable 'trunc_ln703', inver_aug.cpp:53 on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:59) on array 'aug[0].V', inver_aug.cpp:30 and 'store' operation ('aug_0_V_addr_1_write_ln53', inver_aug.cpp:53) of variable 'trunc_ln703', inver_aug.cpp:53 on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:59) on array 'aug[0].V', inver_aug.cpp:30 and 'store' operation ('aug_0_V_addr_1_write_ln53', inver_aug.cpp:53) of variable 'trunc_ln703', inver_aug.cpp:53 on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 58, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 59, Depth = 62.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.079 seconds; current allocated memory: 185.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.325 seconds; current allocated memory: 193.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nsbkb': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 3.061 seconds; current allocated memory: 205.260 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.06 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:02 . Memory (MB): peak = 993.387 ; gain = 897.164
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 62.403 seconds; peak allocated memory: 205.260 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:5:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 993.004 ; gain = 899.453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 993.004 ; gain = 899.453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 993.004 ; gain = 899.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 993.004 ; gain = 899.453
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:34) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Operation' (inver_aug.cpp:47) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:69) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:36) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:40) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (inver_aug.cpp:52) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (inver_aug.cpp:57) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (inver_aug.cpp:60) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:71) in function 'inverse' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:30) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:34:28) to (inver_aug.cpp:34:22) in function 'inverse'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:59:5) in function 'inverse'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 993.004 ; gain = 899.453
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:37:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[10].V' (inver_aug.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:53:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:61:19)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i53.i1.i52' (inver_aug.cpp:41:4) in function 'inverse' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 993.004 ; gain = 899.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Operation'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_11_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_179', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load_19', inver_aug.cpp:59) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:59) on array 'aug[0].V', inver_aug.cpp:30 and 'store' operation ('aug_0_V_addr_1_write_ln53', inver_aug.cpp:53) of variable 'trunc_ln703', inver_aug.cpp:53 on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:59) on array 'aug[0].V', inver_aug.cpp:30 and 'store' operation ('aug_0_V_addr_1_write_ln53', inver_aug.cpp:53) of variable 'trunc_ln703', inver_aug.cpp:53 on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:59) on array 'aug[0].V', inver_aug.cpp:30 and 'store' operation ('aug_0_V_addr_1_write_ln53', inver_aug.cpp:53) of variable 'trunc_ln703', inver_aug.cpp:53 on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 58, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln61', inver_aug.cpp:61) of variable 'trunc_ln708_159', inver_aug.cpp:61 on array 'aug[0].V', inver_aug.cpp:30 and 'load' operation ('aug_0_V_load', inver_aug.cpp:51) on array 'aug[0].V', inver_aug.cpp:30.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 59, Depth = 62.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.41 seconds; current allocated memory: 185.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.751 seconds; current allocated memory: 193.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_0_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_1_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_2_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_3_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_4_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_5_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_6_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_7_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_8_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/B_9_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nsbkb': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 2.518 seconds; current allocated memory: 205.244 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.06 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:47 . Memory (MB): peak = 993.004 ; gain = 899.453
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 46.865 seconds; peak allocated memory: 205.244 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:5:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 979.125 ; gain = 885.297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 979.125 ; gain = 885.297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 979.125 ; gain = 885.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 979.125 ; gain = 885.297
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:71) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Operation' (inver_aug.cpp:84) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:106) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:73) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:77) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (inver_aug.cpp:89) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (inver_aug.cpp:94) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (inver_aug.cpp:97) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:108) in function 'inverse' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:48) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:49) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:67) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:71:28) to (inver_aug.cpp:71:22) in function 'inverse'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 979.125 ; gain = 885.297
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_row' (inver_aug.cpp:53:39) in function 'inverse'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_row' (inver_aug.cpp:115:39) in function 'inverse'.
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[10].V' (inver_aug.cpp:78:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:90:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:98:19)
INFO: [HLS 200-472] Inferring partial write operation for 'B[0].V' (inver_aug.cpp:109:4)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0]' (inver_aug.cpp:58:4)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i53.i1.i52' (inver_aug.cpp:78:4) in function 'inverse' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 979.125 ; gain = 885.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_row_loop_input_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Operation'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_11_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_179', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load_19', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67 and 'store' operation ('aug_0_V_addr_1_write_ln90', inver_aug.cpp:90) of variable 'trunc_ln703', inver_aug.cpp:90 on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67 and 'store' operation ('aug_0_V_addr_1_write_ln90', inver_aug.cpp:90) of variable 'trunc_ln703', inver_aug.cpp:90 on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67 and 'store' operation ('aug_0_V_addr_1_write_ln90', inver_aug.cpp:90) of variable 'trunc_ln703', inver_aug.cpp:90 on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 58, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 59, Depth = 62.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_row_loop_output_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.551 seconds; current allocated memory: 177.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.908 seconds; current allocated memory: 186.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/inStream_V_data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/inStream_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/outStream_V_data_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/outStream_V_last_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_mux_104_22_1_1' to 'inverse_mux_104_2cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_mux_104_2cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nsbkb': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 4.5 seconds; current allocated memory: 198.713 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.06 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_A_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'inverse_B_0_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:01:10 . Memory (MB): peak = 979.125 ; gain = 885.297
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 69.773 seconds; peak allocated memory: 198.713 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:5:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 934.617 ; gain = 840.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 934.617 ; gain = 840.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 934.617 ; gain = 840.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 934.617 ; gain = 840.637
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:71) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Operation' (inver_aug.cpp:84) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:106) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:73) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:77) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (inver_aug.cpp:89) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (inver_aug.cpp:94) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (inver_aug.cpp:97) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:108) in function 'inverse' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:48) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:49) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:67) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:71:28) to (inver_aug.cpp:71:22) in function 'inverse'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 934.617 ; gain = 840.637
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_row' (inver_aug.cpp:53:39) in function 'inverse'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_row' (inver_aug.cpp:115:39) in function 'inverse'.
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[10].V' (inver_aug.cpp:78:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:90:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:98:19)
INFO: [HLS 200-472] Inferring partial write operation for 'B[0].V' (inver_aug.cpp:109:4)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0]' (inver_aug.cpp:58:4)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i53.i1.i52' (inver_aug.cpp:78:4) in function 'inverse' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 934.617 ; gain = 840.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_row_loop_input_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Operation'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_11_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_179', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load_19', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67 and 'store' operation ('aug_0_V_addr_1_write_ln90', inver_aug.cpp:90) of variable 'trunc_ln703', inver_aug.cpp:90 on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67 and 'store' operation ('aug_0_V_addr_1_write_ln90', inver_aug.cpp:90) of variable 'trunc_ln703', inver_aug.cpp:90 on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67 and 'store' operation ('aug_0_V_addr_1_write_ln90', inver_aug.cpp:90) of variable 'trunc_ln703', inver_aug.cpp:90 on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 58, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 59, Depth = 62.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_row_loop_output_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.704 seconds; current allocated memory: 177.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.098 seconds; current allocated memory: 186.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/inStream_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_mux_104_22_1_1' to 'inverse_mux_104_2cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_mux_104_2cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nsbkb': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 5.014 seconds; current allocated memory: 198.891 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.06 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_A_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'inverse_B_0_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:01:12 . Memory (MB): peak = 934.617 ; gain = 840.637
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 71.786 seconds; peak allocated memory: 198.891 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:5:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 935.453 ; gain = 841.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 935.453 ; gain = 841.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 935.453 ; gain = 841.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 935.453 ; gain = 841.879
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:71) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Operation' (inver_aug.cpp:84) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:106) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:73) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:77) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (inver_aug.cpp:89) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (inver_aug.cpp:94) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (inver_aug.cpp:97) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:108) in function 'inverse' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A.V' (inver_aug.cpp:48) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:49) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:67) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:71:28) to (inver_aug.cpp:71:22) in function 'inverse'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 935.453 ; gain = 841.879
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_row' (inver_aug.cpp:53:39) in function 'inverse'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_row' (inver_aug.cpp:115:39) in function 'inverse'.
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[10].V' (inver_aug.cpp:78:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:90:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:98:19)
INFO: [HLS 200-472] Inferring partial write operation for 'B[0].V' (inver_aug.cpp:109:4)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0].V' (inver_aug.cpp:58:4)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i53.i1.i52' (inver_aug.cpp:78:4) in function 'inverse' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 935.453 ; gain = 841.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_row_loop_input_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Operation'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_11_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_179', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load_19', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67 and 'store' operation ('aug_0_V_addr_1_write_ln90', inver_aug.cpp:90) of variable 'trunc_ln703', inver_aug.cpp:90 on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67 and 'store' operation ('aug_0_V_addr_1_write_ln90', inver_aug.cpp:90) of variable 'trunc_ln703', inver_aug.cpp:90 on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67 and 'store' operation ('aug_0_V_addr_1_write_ln90', inver_aug.cpp:90) of variable 'trunc_ln703', inver_aug.cpp:90 on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 58, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 59, Depth = 62.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_row_loop_output_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.181 seconds; current allocated memory: 178.229 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.357 seconds; current allocated memory: 187.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_36ns_22s_22_40_1' to 'inverse_sdiv_36nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_mux_104_22_1_1' to 'inverse_mux_104_2cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_mux_104_2cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_36nsbkb': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 4.723 seconds; current allocated memory: 199.505 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.06 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_36nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_A_0_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'inverse_B_0_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:01:06 . Memory (MB): peak = 935.453 ; gain = 841.879
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 65.887 seconds; peak allocated memory: 199.505 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:5:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 934.598 ; gain = 839.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 934.598 ; gain = 839.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 934.598 ; gain = 839.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 934.598 ; gain = 839.699
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:71) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Operation' (inver_aug.cpp:84) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:106) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:73) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:77) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (inver_aug.cpp:89) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (inver_aug.cpp:94) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (inver_aug.cpp:97) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:108) in function 'inverse' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A.V' (inver_aug.cpp:48) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:49) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:67) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:71:28) to (inver_aug.cpp:71:22) in function 'inverse'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 934.598 ; gain = 839.699
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_row' (inver_aug.cpp:53:39) in function 'inverse'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_row' (inver_aug.cpp:115:39) in function 'inverse'.
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[10].V' (inver_aug.cpp:78:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:90:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:98:19)
INFO: [HLS 200-472] Inferring partial write operation for 'B[0].V' (inver_aug.cpp:109:4)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0].V' (inver_aug.cpp:58:4)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i53.i1.i52' (inver_aug.cpp:78:4) in function 'inverse' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 934.598 ; gain = 839.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_row_loop_input_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Operation'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_11_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_179', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load_19', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67 and 'store' operation ('aug_0_V_addr_1_write_ln90', inver_aug.cpp:90) of variable 'trunc_ln703', inver_aug.cpp:90 on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67 and 'store' operation ('aug_0_V_addr_1_write_ln90', inver_aug.cpp:90) of variable 'trunc_ln703', inver_aug.cpp:90 on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67 and 'store' operation ('aug_0_V_addr_1_write_ln90', inver_aug.cpp:90) of variable 'trunc_ln703', inver_aug.cpp:90 on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 75, Depth = 78.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_row_loop_output_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.384 seconds; current allocated memory: 178.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.469 seconds; current allocated memory: 188.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_52ns_30s_30_56_1' to 'inverse_sdiv_52nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_mux_104_30_1_1' to 'inverse_mux_104_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_mux_104_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_52nsbkb': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 4.792 seconds; current allocated memory: 200.555 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.36 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_52nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_A_0_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'inverse_B_0_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:01:08 . Memory (MB): peak = 934.598 ; gain = 839.699
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 67.785 seconds; peak allocated memory: 200.555 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:5:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 993.371 ; gain = 897.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 993.371 ; gain = 897.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 993.371 ; gain = 897.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 993.371 ; gain = 897.164
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:71) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Operation' (inver_aug.cpp:84) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:106) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:73) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:77) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (inver_aug.cpp:89) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (inver_aug.cpp:94) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (inver_aug.cpp:97) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:108) in function 'inverse' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A.V' (inver_aug.cpp:48) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V' (inver_aug.cpp:49) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug.V' (inver_aug.cpp:67) in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:71:28) to (inver_aug.cpp:71:22) in function 'inverse'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 993.371 ; gain = 897.164
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_row' (inver_aug.cpp:53:39) in function 'inverse'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_row' (inver_aug.cpp:115:39) in function 'inverse'.
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[10].V' (inver_aug.cpp:78:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:90:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0].V' (inver_aug.cpp:98:19)
INFO: [HLS 200-472] Inferring partial write operation for 'B[0].V' (inver_aug.cpp:109:4)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0].V' (inver_aug.cpp:58:4)
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function '_ssdm_op_BitConcatenate.i53.i1.i52' (inver_aug.cpp:78:4) in function 'inverse' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 993.371 ; gain = 897.164
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_row_loop_input_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Operation'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_11_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_179', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load_19', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67 and 'store' operation ('aug_0_V_addr_1_write_ln90', inver_aug.cpp:90) of variable 'trunc_ln703', inver_aug.cpp:90 on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67 and 'store' operation ('aug_0_V_addr_1_write_ln90', inver_aug.cpp:90) of variable 'trunc_ln703', inver_aug.cpp:90 on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_V_load_17', inver_aug.cpp:96) on array 'aug[0].V', inver_aug.cpp:67 and 'store' operation ('aug_0_V_addr_1_write_ln90', inver_aug.cpp:90) of variable 'trunc_ln703', inver_aug.cpp:90 on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 1)
   between 'store' operation ('aug_0_V_addr_10_write_ln98', inver_aug.cpp:98) of variable 'trunc_ln708_159', inver_aug.cpp:98 on array 'aug[0].V', inver_aug.cpp:67 and 'load' operation ('aug_0_V_load', inver_aug.cpp:88) on array 'aug[0].V', inver_aug.cpp:67.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 75, Depth = 78.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_row_loop_output_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.423 seconds; current allocated memory: 189.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.965 seconds; current allocated memory: 198.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/inStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/outStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_52ns_30s_30_56_1' to 'inverse_sdiv_52nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_mux_104_30_1_1' to 'inverse_mux_104_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_mux_104_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_52nsbkb': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 2.967 seconds; current allocated memory: 211.517 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.36 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_52nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_A_0_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'inverse_B_0_V_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:45 . Memory (MB): peak = 993.371 ; gain = 897.164
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 45.001 seconds; peak allocated memory: 211.517 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:5:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 966.387 ; gain = 871.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 966.387 ; gain = 871.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 966.387 ; gain = 871.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'inverse' (inver_aug.cpp:78) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 966.387 ; gain = 871.520
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:71) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Operation' (inver_aug.cpp:84) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:106) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:73) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:77) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (inver_aug.cpp:89) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (inver_aug.cpp:94) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (inver_aug.cpp:97) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:108) in function 'inverse' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:48) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (inver_aug.cpp:49) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug' (inver_aug.cpp:67) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 11 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 966.387 ; gain = 871.520
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_row' (inver_aug.cpp:53:39) in function 'inverse'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_row' (inver_aug.cpp:115:39) in function 'inverse'.
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_double_i32' to '__hls_fptosi_double_' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:56)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0]' (inver_aug.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[10]' (inver_aug.cpp:78:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0]' (inver_aug.cpp:90:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0]' (inver_aug.cpp:98:6)
INFO: [HLS 200-472] Inferring partial write operation for 'B[0]' (inver_aug.cpp:109:4)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0]' (inver_aug.cpp:58:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 966.387 ; gain = 871.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_' to 'p_hls_fptosi_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_double_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.499 seconds; current allocated memory: 276.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 277.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_row_loop_input_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Operation'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_11_write_ln98', inver_aug.cpp:98) of variable 'sub_ln98_180', inver_aug.cpp:98 on array 'aug[0]', inver_aug.cpp:67 and 'load' operation ('aug_0_load_19', inver_aug.cpp:96) on array 'aug[0]', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_11_write_ln98', inver_aug.cpp:98) of variable 'sub_ln98_180', inver_aug.cpp:98 on array 'aug[0]', inver_aug.cpp:67 and 'load' operation ('aug_0_load_19', inver_aug.cpp:96) on array 'aug[0]', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_load_17', inver_aug.cpp:96) on array 'aug[0]', inver_aug.cpp:67 and 'store' operation ('aug_0_addr_1_write_ln90', inver_aug.cpp:90) of variable 'sdiv_ln90', inver_aug.cpp:90 on array 'aug[0]', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_load_17', inver_aug.cpp:96) on array 'aug[0]', inver_aug.cpp:67 and 'store' operation ('aug_0_addr_1_write_ln90', inver_aug.cpp:90) of variable 'sdiv_ln90', inver_aug.cpp:90 on array 'aug[0]', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_10_write_ln98', inver_aug.cpp:98) of variable 'sub_ln98_160', inver_aug.cpp:98 on array 'aug[0]', inver_aug.cpp:67 and 'load' operation ('aug_0_load', inver_aug.cpp:88) on array 'aug[0]', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_10_write_ln98', inver_aug.cpp:98) of variable 'sub_ln98_160', inver_aug.cpp:98 on array 'aug[0]', inver_aug.cpp:67 and 'load' operation ('aug_0_load', inver_aug.cpp:88) on array 'aug[0]', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_10_write_ln98', inver_aug.cpp:98) of variable 'sub_ln98_160', inver_aug.cpp:98 on array 'aug[0]', inver_aug.cpp:67 and 'load' operation ('aug_0_load', inver_aug.cpp:88) on array 'aug[0]', inver_aug.cpp:67.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 56, Depth = 59.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_row_loop_output_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.113 seconds; current allocated memory: 282.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.529 seconds; current allocated memory: 289.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.847 seconds; current allocated memory: 290.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/inStream_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/outStream_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_32ns_32ns_32_36_1' to 'inverse_sdiv_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_mux_104_32_1_1' to 'inverse_mux_104_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_mux_104_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_32nsbkb': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
INFO: [HLS 200-111]  Elapsed time: 0.971 seconds; current allocated memory: 298.586 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 125.42 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_32nsbkb_div'
INFO: [RTMG 210-278] Implementing memory 'inverse_A_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 966.387 ; gain = 871.520
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
INFO: [HLS 200-112] Total elapsed time: 44.284 seconds; peak allocated memory: 298.586 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
