Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 15 01:01:57 2021
| Host         : shinr702 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file task_a_timing_summary_routed.rpt -pb task_a_timing_summary_routed.pb -rpx task_a_timing_summary_routed.rpx -warn_on_violation
| Design       : task_a
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: d0/nolabel_line29/f_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/nolabel_line29/f_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d2/nolabel_line29/f_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d3/nolabel_line29/f_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line213/f_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: nolabel_line39/f_reg/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: nolabel_line40/f_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line41/f_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line42/f_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 145 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.976        0.000                      0                  131        0.261        0.000                      0                  131        4.500        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.976        0.000                      0                  131        0.261        0.000                      0                  131        4.500        0.000                       0                   128  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.976ns  (required time - arrival time)
  Source:                 d0/nolabel_line29/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d0/nolabel_line29/f_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.704ns (25.617%)  route 2.044ns (74.383%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.557     5.078    d0/nolabel_line29/CLK
    SLICE_X37Y16         FDRE                                         r  d0/nolabel_line29/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  d0/nolabel_line29/count_reg[21]/Q
                         net (fo=2, routed)           0.809     6.344    d0/nolabel_line29/d3/nolabel_line29/count_reg[21]
    SLICE_X36Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.468 r  d0/nolabel_line29/f_i_6/O
                         net (fo=1, routed)           0.723     7.190    d0/nolabel_line29/f_i_6_n_0
    SLICE_X36Y12         LUT4 (Prop_lut4_I3_O)        0.124     7.314 r  d0/nolabel_line29/f_i_1/O
                         net (fo=4, routed)           0.512     7.826    d0/nolabel_line29/f_reg_0
    SLICE_X40Y14         FDRE                                         r  d0/nolabel_line29/f_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.442    14.783    d0/nolabel_line29/CLK
    SLICE_X40Y14         FDRE                                         r  d0/nolabel_line29/f_reg/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X40Y14         FDRE (Setup_fdre_C_CE)      -0.205    14.803    d0/nolabel_line29/f_reg
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -7.826    
  -------------------------------------------------------------------
                         slack                                  6.976    

Slack (MET) :             7.134ns  (required time - arrival time)
  Source:                 d0/nolabel_line29/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/nolabel_line29/f_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.704ns (27.044%)  route 1.899ns (72.956%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.557     5.078    d0/nolabel_line29/CLK
    SLICE_X37Y16         FDRE                                         r  d0/nolabel_line29/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  d0/nolabel_line29/count_reg[21]/Q
                         net (fo=2, routed)           0.809     6.344    d0/nolabel_line29/d3/nolabel_line29/count_reg[21]
    SLICE_X36Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.468 r  d0/nolabel_line29/f_i_6/O
                         net (fo=1, routed)           0.723     7.190    d0/nolabel_line29/f_i_6_n_0
    SLICE_X36Y12         LUT4 (Prop_lut4_I3_O)        0.124     7.314 r  d0/nolabel_line29/f_i_1/O
                         net (fo=4, routed)           0.367     7.681    d3/nolabel_line29/count_reg[12]
    SLICE_X36Y14         FDRE                                         r  d3/nolabel_line29/f_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.440    14.781    d3/nolabel_line29/CLK
    SLICE_X36Y14         FDRE                                         r  d3/nolabel_line29/f_reg/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X36Y14         FDRE (Setup_fdre_C_CE)      -0.205    14.816    d3/nolabel_line29/f_reg
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  7.134    

Slack (MET) :             7.155ns  (required time - arrival time)
  Source:                 d0/nolabel_line29/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/nolabel_line29/f_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.584ns  (logic 0.704ns (27.246%)  route 1.880ns (72.754%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.557     5.078    d0/nolabel_line29/CLK
    SLICE_X37Y16         FDRE                                         r  d0/nolabel_line29/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  d0/nolabel_line29/count_reg[21]/Q
                         net (fo=2, routed)           0.809     6.344    d0/nolabel_line29/d3/nolabel_line29/count_reg[21]
    SLICE_X36Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.468 r  d0/nolabel_line29/f_i_6/O
                         net (fo=1, routed)           0.723     7.190    d0/nolabel_line29/f_i_6_n_0
    SLICE_X36Y12         LUT4 (Prop_lut4_I3_O)        0.124     7.314 r  d0/nolabel_line29/f_i_1/O
                         net (fo=4, routed)           0.348     7.662    d2/nolabel_line29/count_reg[12]
    SLICE_X39Y12         FDRE                                         r  d2/nolabel_line29/f_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.441    14.782    d2/nolabel_line29/CLK
    SLICE_X39Y12         FDRE                                         r  d2/nolabel_line29/f_reg/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X39Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.817    d2/nolabel_line29/f_reg
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                  7.155    

Slack (MET) :             7.224ns  (required time - arrival time)
  Source:                 nolabel_line39/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/f_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.704ns (25.615%)  route 2.044ns (74.385%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.551     5.072    nolabel_line39/CLK
    SLICE_X36Y21         FDRE                                         r  nolabel_line39/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  nolabel_line39/count_reg[22]/Q
                         net (fo=2, routed)           1.097     6.626    nolabel_line39/count_reg[22]
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.750 r  nolabel_line39/f_i_2/O
                         net (fo=1, routed)           0.947     7.697    nolabel_line39/f_i_2_n_0
    SLICE_X37Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.821 r  nolabel_line39/f_i_1__3/O
                         net (fo=1, routed)           0.000     7.821    nolabel_line39/f_i_1__3_n_0
    SLICE_X37Y18         FDRE                                         r  nolabel_line39/f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.435    14.776    nolabel_line39/CLK
    SLICE_X37Y18         FDRE                                         r  nolabel_line39/f_reg/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X37Y18         FDRE (Setup_fdre_C_D)        0.029    15.045    nolabel_line39/f_reg
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  7.224    

Slack (MET) :             7.288ns  (required time - arrival time)
  Source:                 d0/nolabel_line29/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/nolabel_line29/f_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.704ns (28.723%)  route 1.747ns (71.277%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.557     5.078    d0/nolabel_line29/CLK
    SLICE_X37Y16         FDRE                                         r  d0/nolabel_line29/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  d0/nolabel_line29/count_reg[21]/Q
                         net (fo=2, routed)           0.809     6.344    d0/nolabel_line29/d3/nolabel_line29/count_reg[21]
    SLICE_X36Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.468 r  d0/nolabel_line29/f_i_6/O
                         net (fo=1, routed)           0.723     7.190    d0/nolabel_line29/f_i_6_n_0
    SLICE_X36Y12         LUT4 (Prop_lut4_I3_O)        0.124     7.314 r  d0/nolabel_line29/f_i_1/O
                         net (fo=4, routed)           0.215     7.529    d1/nolabel_line29/count_reg[12]
    SLICE_X36Y12         FDRE                                         r  d1/nolabel_line29/f_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.441    14.782    d1/nolabel_line29/CLK
    SLICE_X36Y12         FDRE                                         r  d1/nolabel_line29/f_reg/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X36Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.817    d1/nolabel_line29/f_reg
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                  7.288    

Slack (MET) :             7.320ns  (required time - arrival time)
  Source:                 nolabel_line213/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line213/f_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.766ns (28.910%)  route 1.884ns (71.090%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.561     5.082    nolabel_line213/CLK
    SLICE_X38Y12         FDRE                                         r  nolabel_line213/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.518     5.600 f  nolabel_line213/count_reg[8]/Q
                         net (fo=2, routed)           1.007     6.607    nolabel_line213/count_reg[8]
    SLICE_X39Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.731 r  nolabel_line213/f_i_5__1/O
                         net (fo=1, routed)           0.877     7.608    nolabel_line213/f_i_5__1_n_0
    SLICE_X39Y11         LUT6 (Prop_lut6_I3_O)        0.124     7.732 r  nolabel_line213/f_i_1__4/O
                         net (fo=1, routed)           0.000     7.732    nolabel_line213/f_i_1__4_n_0
    SLICE_X39Y11         FDRE                                         r  nolabel_line213/f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.442    14.783    nolabel_line213/CLK
    SLICE_X39Y11         FDRE                                         r  nolabel_line213/f_reg/C
                         clock pessimism              0.275    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X39Y11         FDRE (Setup_fdre_C_D)        0.029    15.052    nolabel_line213/f_reg
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  7.320    

Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 nolabel_line41/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/f_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.704ns (26.571%)  route 1.945ns (73.429%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.561     5.082    nolabel_line41/CLK
    SLICE_X43Y14         FDRE                                         r  nolabel_line41/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  nolabel_line41/count_reg[3]/Q
                         net (fo=2, routed)           0.833     6.372    nolabel_line41/count_reg[3]
    SLICE_X42Y15         LUT6 (Prop_lut6_I3_O)        0.124     6.496 r  nolabel_line41/f_i_6__1/O
                         net (fo=1, routed)           1.112     7.608    nolabel_line41/f_i_6__1_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124     7.732 r  nolabel_line41/f_i_1__6/O
                         net (fo=1, routed)           0.000     7.732    nolabel_line41/f_i_1__6_n_0
    SLICE_X42Y18         FDRE                                         r  nolabel_line41/f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.437    14.778    nolabel_line41/CLK
    SLICE_X42Y18         FDRE                                         r  nolabel_line41/f_reg/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X42Y18         FDRE (Setup_fdre_C_D)        0.077    15.094    nolabel_line41/f_reg
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  7.362    

Slack (MET) :             7.409ns  (required time - arrival time)
  Source:                 nolabel_line213/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line213/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 2.083ns (79.059%)  route 0.552ns (20.941%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.563     5.084    nolabel_line213/CLK
    SLICE_X38Y10         FDRE                                         r  nolabel_line213/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y10         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  nolabel_line213/count_reg[1]/Q
                         net (fo=2, routed)           0.552     6.154    nolabel_line213/count_reg[1]
    SLICE_X38Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.811 r  nolabel_line213/count_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.811    nolabel_line213/count_reg[0]_i_1__1_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.928 r  nolabel_line213/count_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     6.928    nolabel_line213/count_reg[4]_i_1__1_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.045 r  nolabel_line213/count_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.045    nolabel_line213/count_reg[8]_i_1__1_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.162 r  nolabel_line213/count_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.162    nolabel_line213/count_reg[12]_i_1__1_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  nolabel_line213/count_reg[16]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.279    nolabel_line213/count_reg[16]_i_1__1_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  nolabel_line213/count_reg[20]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.396    nolabel_line213/count_reg[20]_i_1__1_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.719 r  nolabel_line213/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.719    nolabel_line213/count_reg[24]_i_1_n_6
    SLICE_X38Y16         FDRE                                         r  nolabel_line213/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.438    14.779    nolabel_line213/CLK
    SLICE_X38Y16         FDRE                                         r  nolabel_line213/count_reg[25]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X38Y16         FDRE (Setup_fdre_C_D)        0.109    15.128    nolabel_line213/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  7.409    

Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 nolabel_line41/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 2.034ns (80.536%)  route 0.492ns (19.464%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.561     5.082    nolabel_line41/CLK
    SLICE_X43Y14         FDRE                                         r  nolabel_line41/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  nolabel_line41/count_reg[1]/Q
                         net (fo=2, routed)           0.492     6.030    nolabel_line41/count_reg[1]
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.704 r  nolabel_line41/count_reg[0]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.704    nolabel_line41/count_reg[0]_i_1__3_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.818 r  nolabel_line41/count_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.818    nolabel_line41/count_reg[4]_i_1__3_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.932 r  nolabel_line41/count_reg[8]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     6.932    nolabel_line41/count_reg[8]_i_1__3_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.046 r  nolabel_line41/count_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.046    nolabel_line41/count_reg[12]_i_1__3_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.160 r  nolabel_line41/count_reg[16]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.160    nolabel_line41/count_reg[16]_i_1__3_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.274 r  nolabel_line41/count_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.274    nolabel_line41/count_reg[20]_i_1__2_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.608 r  nolabel_line41/count_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.608    nolabel_line41/count_reg[24]_i_1__0_n_6
    SLICE_X43Y20         FDRE                                         r  nolabel_line41/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.436    14.777    nolabel_line41/CLK
    SLICE_X43Y20         FDRE                                         r  nolabel_line41/count_reg[25]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X43Y20         FDRE (Setup_fdre_C_D)        0.062    15.078    nolabel_line41/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  7.470    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 nolabel_line39/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line39/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 1.920ns (76.061%)  route 0.604ns (23.939%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.557     5.078    nolabel_line39/CLK
    SLICE_X36Y16         FDRE                                         r  nolabel_line39/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  nolabel_line39/count_reg[1]/Q
                         net (fo=2, routed)           0.604     6.139    nolabel_line39/count_reg[1]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.813 r  nolabel_line39/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.813    nolabel_line39/count_reg[0]_i_1__0_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.927 r  nolabel_line39/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.927    nolabel_line39/count_reg[4]_i_1__0_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.041 r  nolabel_line39/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.041    nolabel_line39/count_reg[8]_i_1__0_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.155 r  nolabel_line39/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.155    nolabel_line39/count_reg[12]_i_1__0_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.269 r  nolabel_line39/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    nolabel_line39/count_reg[16]_i_1__0_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.603 r  nolabel_line39/count_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.603    nolabel_line39/count_reg[20]_i_1__0_n_6
    SLICE_X36Y21         FDRE                                         r  nolabel_line39/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         1.433    14.774    nolabel_line39/CLK
    SLICE_X36Y21         FDRE                                         r  nolabel_line39/count_reg[21]/C
                         clock pessimism              0.275    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)        0.062    15.076    nolabel_line39/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                  7.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 d0/nolabel_line29/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d0/nolabel_line29/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.559     1.442    d0/nolabel_line29/CLK
    SLICE_X37Y14         FDRE                                         r  d0/nolabel_line29/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  d0/nolabel_line29/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.700    d0/nolabel_line29/d3/nolabel_line29/count_reg[15]
    SLICE_X37Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  d0/nolabel_line29/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    d0/nolabel_line29/count_reg[12]_i_1_n_4
    SLICE_X37Y14         FDRE                                         r  d0/nolabel_line29/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.827     1.954    d0/nolabel_line29/CLK
    SLICE_X37Y14         FDRE                                         r  d0/nolabel_line29/count_reg[15]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    d0/nolabel_line29/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 d0/nolabel_line29/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d0/nolabel_line29/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.560     1.443    d0/nolabel_line29/CLK
    SLICE_X37Y12         FDRE                                         r  d0/nolabel_line29/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  d0/nolabel_line29/count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.701    d0/nolabel_line29/d3/nolabel_line29/count_reg[7]
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  d0/nolabel_line29/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    d0/nolabel_line29/count_reg[4]_i_1_n_4
    SLICE_X37Y12         FDRE                                         r  d0/nolabel_line29/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.828     1.955    d0/nolabel_line29/CLK
    SLICE_X37Y12         FDRE                                         r  d0/nolabel_line29/count_reg[7]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X37Y12         FDRE (Hold_fdre_C_D)         0.105     1.548    d0/nolabel_line29/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line41/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.558     1.441    nolabel_line41/CLK
    SLICE_X43Y16         FDRE                                         r  nolabel_line41/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  nolabel_line41/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.699    nolabel_line41/count_reg[11]
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  nolabel_line41/count_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.807    nolabel_line41/count_reg[8]_i_1__3_n_4
    SLICE_X43Y16         FDRE                                         r  nolabel_line41/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.826     1.953    nolabel_line41/CLK
    SLICE_X43Y16         FDRE                                         r  nolabel_line41/count_reg[11]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X43Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    nolabel_line41/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line41/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.556     1.439    nolabel_line41/CLK
    SLICE_X43Y18         FDRE                                         r  nolabel_line41/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  nolabel_line41/count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.697    nolabel_line41/count_reg[19]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  nolabel_line41/count_reg[16]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.805    nolabel_line41/count_reg[16]_i_1__3_n_4
    SLICE_X43Y18         FDRE                                         r  nolabel_line41/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.824     1.951    nolabel_line41/CLK
    SLICE_X43Y18         FDRE                                         r  nolabel_line41/count_reg[19]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X43Y18         FDRE (Hold_fdre_C_D)         0.105     1.544    nolabel_line41/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line41/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.555     1.438    nolabel_line41/CLK
    SLICE_X43Y19         FDRE                                         r  nolabel_line41/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  nolabel_line41/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.696    nolabel_line41/count_reg[23]
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  nolabel_line41/count_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.804    nolabel_line41/count_reg[20]_i_1__2_n_4
    SLICE_X43Y19         FDRE                                         r  nolabel_line41/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.823     1.950    nolabel_line41/CLK
    SLICE_X43Y19         FDRE                                         r  nolabel_line41/count_reg[23]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X43Y19         FDRE (Hold_fdre_C_D)         0.105     1.543    nolabel_line41/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line41/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line41/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.559     1.442    nolabel_line41/CLK
    SLICE_X43Y15         FDRE                                         r  nolabel_line41/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  nolabel_line41/count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.700    nolabel_line41/count_reg[7]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  nolabel_line41/count_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.808    nolabel_line41/count_reg[4]_i_1__3_n_4
    SLICE_X43Y15         FDRE                                         r  nolabel_line41/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.827     1.954    nolabel_line41/CLK
    SLICE_X43Y15         FDRE                                         r  nolabel_line41/count_reg[7]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    nolabel_line41/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line42/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.561     1.444    nolabel_line42/CLK
    SLICE_X47Y12         FDRE                                         r  nolabel_line42/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line42/count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.702    nolabel_line42/count_reg[7]
    SLICE_X47Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  nolabel_line42/count_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.810    nolabel_line42/count_reg[4]_i_1__2_n_4
    SLICE_X47Y12         FDRE                                         r  nolabel_line42/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.830     1.957    nolabel_line42/CLK
    SLICE_X47Y12         FDRE                                         r  nolabel_line42/count_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X47Y12         FDRE (Hold_fdre_C_D)         0.105     1.549    nolabel_line42/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line213/f_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line213/f_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.561     1.444    nolabel_line213/CLK
    SLICE_X39Y11         FDRE                                         r  nolabel_line213/f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line213/f_reg/Q
                         net (fo=2, routed)           0.168     1.753    nolabel_line213/count4_reg
    SLICE_X39Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  nolabel_line213/f_i_1__4/O
                         net (fo=1, routed)           0.000     1.798    nolabel_line213/f_i_1__4_n_0
    SLICE_X39Y11         FDRE                                         r  nolabel_line213/f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.830     1.957    nolabel_line213/CLK
    SLICE_X39Y11         FDRE                                         r  nolabel_line213/f_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X39Y11         FDRE (Hold_fdre_C_D)         0.091     1.535    nolabel_line213/f_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d0/nolabel_line29/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d0/nolabel_line29/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.559     1.442    d0/nolabel_line29/CLK
    SLICE_X37Y15         FDRE                                         r  d0/nolabel_line29/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  d0/nolabel_line29/count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.702    d0/nolabel_line29/d3/nolabel_line29/count_reg[19]
    SLICE_X37Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  d0/nolabel_line29/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    d0/nolabel_line29/count_reg[16]_i_1_n_4
    SLICE_X37Y15         FDRE                                         r  d0/nolabel_line29/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.826     1.953    d0/nolabel_line29/CLK
    SLICE_X37Y15         FDRE                                         r  d0/nolabel_line29/count_reg[19]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    d0/nolabel_line29/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line42/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.562     1.445    nolabel_line42/CLK
    SLICE_X47Y11         FDRE                                         r  nolabel_line42/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line42/count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.705    nolabel_line42/count_reg[3]
    SLICE_X47Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  nolabel_line42/count_reg[0]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.813    nolabel_line42/count_reg[0]_i_1__2_n_4
    SLICE_X47Y11         FDRE                                         r  nolabel_line42/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=127, routed)         0.832     1.959    nolabel_line42/CLK
    SLICE_X47Y11         FDRE                                         r  nolabel_line42/count_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X47Y11         FDRE (Hold_fdre_C_D)         0.105     1.550    nolabel_line42/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y11   d0/nolabel_line29/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y13   d0/nolabel_line29/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y13   d0/nolabel_line29/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y14   d0/nolabel_line29/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y15   d0/nolabel_line29/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y11   d0/nolabel_line29/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y16   d0/nolabel_line29/count_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y16   d0/nolabel_line29/count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y11   d0/nolabel_line29/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   nolabel_line40/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   nolabel_line40/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   nolabel_line40/f_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y11   d0/nolabel_line29/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y11   d0/nolabel_line29/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y11   d0/nolabel_line29/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y11   d0/nolabel_line29/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y10   nolabel_line213/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y10   nolabel_line213/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y10   nolabel_line213/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y13   d0/nolabel_line29/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y13   d0/nolabel_line29/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   d0/nolabel_line29/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y15   d0/nolabel_line29/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   d0/nolabel_line29/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y16   d0/nolabel_line29/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y13   d0/nolabel_line29/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y14   nolabel_line213/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y14   nolabel_line213/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y14   nolabel_line213/count_reg[19]/C



