0.6
2018.2
Jun 14 2018
20:07:38
/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.sim/sim_1/behav/xsim/glbl.v,1627395778,verilog,,,,glbl,,,,,,,,
/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sim_1/new/Test_ALU.vhd,1685375533,vhdl,,,,test_alu,,,,,,,,
/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sim_1/new/Test_Banc_de_registre.vhd,1684237516,vhdl,,,,test_banc_de_registre,,,,,,,,
/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sim_1/new/Test_Data_mem.vhd,1684226066,vhdl,,,,test_data_mem,,,,,,,,
/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sim_1/new/Test_Ins_mem.vhd,1684237747,vhdl,,,,test_ins_mem,,,,,,,,
/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sim_1/new/Test_MicroProc.vhd,1685451078,vhdl,,,,test_microproc,,,,,,,,
/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/ALU.vhd,1685375341,vhdl,,,,alu,,,,,,,,
/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Banc_De_Registre.vhd,1685450690,vhdl,,,,banc_de_registre,,,,,,,,
/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Data_mem.vhd,1684225999,vhdl,,,,data_mem,,,,,,,,
/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Instruction_mem.vhd,1685474793,vhdl,,,,instruction_mem,,,,,,,,
/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/My_processor.vhd,1685474671,vhdl,,,,my_processor,,,,,,,,
/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Pipeline3Op.vhd,1685472287,vhdl,,,,pipeline3op,,,,,,,,
/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/Pipline4op.vhd,1685461115,vhdl,,,,pipline4op,,,,,,,,
/home/kanane/Bureau/4A/ProjetSI/project_1/MicroProc/project_1.srcs/sources_1/new/my_processor.v,1684239986,verilog,,,,,,,,,,,,
