============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 21 2019  07:15:54 pm
  Module:                 MultBlock
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

            Pin                    Type      Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                       launch                                  0 R 
(MultBlock.sdc_line_11_27_1)      ext delay                    +100     100 R 
X[4]                              in port         5 79.1    0    +0     100 R 
add_41_22_g1334__7765/B                                          +0     100   
add_41_22_g1334__7765/COUT        ADDF_E          1 19.8  108  +237     337 R 
add_41_22_g1333__7547/CIN                                        +0     337   
add_41_22_g1333__7547/COUT        ADDF_E          1 19.8  109  +152     489 R 
add_41_22_g1332__2833/CIN                                        +0     489   
add_41_22_g1332__2833/COUT        ADDF_E          1 19.8  109  +152     641 R 
add_41_22_g1331__2006/CIN                                        +0     641   
add_41_22_g1331__2006/COUT        ADDF_E          1 19.8  109  +152     794 R 
add_41_22_g1330__1297/CIN                                        +0     794   
add_41_22_g1330__1297/COUT        ADDF_E          1 19.8  109  +152     946 R 
add_41_22_g1329__1237/CIN                                        +0     946   
add_41_22_g1329__1237/COUT        ADDF_E          1 19.8  109  +152    1098 R 
add_41_22_g1328__2007/CIN                                        +0    1098   
add_41_22_g1328__2007/COUT        ADDF_E          1 19.8  109  +152    1250 R 
add_41_22_g1327__3779/CIN                                        +0    1250   
add_41_22_g1327__3779/COUT        ADDF_E          1 19.8  109  +152    1402 R 
add_41_22_g1326__4599/CIN                                        +0    1402   
add_41_22_g1326__4599/COUT        ADDF_E          1 19.8  109  +152    1554 R 
add_41_22_g1325__3717/CIN                                        +0    1554   
add_41_22_g1325__3717/COUT        ADDF_E          1 19.8  109  +152    1707 R 
add_41_22_g1324__1377/CIN                                        +0    1707   
add_41_22_g1324__1377/COUT        ADDF_E          1 19.8  109  +152    1859 R 
add_41_22_g1323__8867/CIN                                        +0    1859   
add_41_22_g1323__8867/COUT        ADDF_E          1 19.8  109  +152    2011 R 
add_41_22_g1322__7654/CIN                                        +0    2011   
add_41_22_g1322__7654/COUT        ADDF_E          1 19.8  109  +152    2163 R 
add_41_22_g1321__7557/CIN                                        +0    2163   
add_41_22_g1321__7557/COUT        ADDF_E          1 19.8  109  +152    2316 R 
add_41_22_g1320__7837/CIN                                        +0    2316   
add_41_22_g1320__7837/COUT        ADDF_E          1 19.8  109  +152    2468 R 
add_41_22_g1319__6179/CIN                                        +0    2468   
add_41_22_g1319__6179/COUT        ADDF_E          1 19.8  109  +152    2620 R 
add_41_22_g1318__1279/CIN                                        +0    2620   
add_41_22_g1318__1279/COUT        ADDF_E          1 19.8  109  +152    2772 R 
add_41_22_g1317__3457/CIN                                        +0    2772   
add_41_22_g1317__3457/COUT        ADDF_E          1 19.8  109  +152    2924 R 
add_41_22_g1316__9771/CIN                                        +0    2924   
add_41_22_g1316__9771/COUT        ADDF_E          1 19.8  109  +152    3076 R 
add_41_22_g1315__2005/CIN                                        +0    3076   
add_41_22_g1315__2005/COUT        ADDF_E          1 19.8  109  +152    3229 R 
add_41_22_g1314__1122/CIN                                        +0    3229   
add_41_22_g1314__1122/COUT        ADDF_E          1 19.8  109  +152    3381 R 
add_41_22_g1313__2001/CIN                                        +0    3381   
add_41_22_g1313__2001/COUT        ADDF_E          1 19.8  109  +152    3533 R 
add_41_22_g1312__5927/CIN                                        +0    3533   
add_41_22_g1312__5927/COUT        ADDF_E          1 19.8  109  +152    3685 R 
add_41_22_g1311__6789/CIN                                        +0    3685   
add_41_22_g1311__6789/COUT        ADDF_E          1 19.8  109  +152    3838 R 
add_41_22_g1310__1591/CIN                                        +0    3838   
add_41_22_g1310__1591/COUT        ADDF_E          1 19.8  109  +152    3990 R 
add_41_22_g1309__9719/CIN                                        +0    3990   
add_41_22_g1309__9719/COUT        ADDF_E          1 19.8  109  +152    4142 R 
add_41_22_g1308__3377/CIN                                        +0    4142   
add_41_22_g1308__3377/COUT        ADDF_E          1 18.5  104  +150    4292 R 
add_41_22_g1307__9867/B                                          +0    4292   
add_41_22_g1307__9867/Z           XOR2_C          1  8.8  140   +88    4379 R 
Y[31]                        <<<  out port                       +0    4379 R 
(MultBlock.sdc_line_12)           ext delay                    +200    4579 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                       capture                             20000 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   15421ps 
Start-point  : X[4]
End-point    : Y[31]
