{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 11:50:40 2013 " "Info: Processing started: Fri Nov 29 11:50:40 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab12 -c lab12 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab12 -c lab12" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/usr/aluno/my documents/fdiv.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /usr/aluno/my documents/fdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 fdiv " "Info: Found entity 1: fdiv" {  } { { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab12c.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab12c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab12c " "Info: Found entity 1: Lab12c" {  } { { "Lab12c.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12c.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab12.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab12.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab12 " "Info: Found entity 1: Lab12" {  } { { "Lab12.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab12b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab12b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab12b " "Info: Found entity 1: Lab12b" {  } { { "Lab12b.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12b.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab12 " "Info: Elaborating entity \"Lab12\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst9 " "Info: Elaborating entity \"74161\" for hierarchy \"74161:inst9\"" {  } { { "Lab12.bdf" "inst9" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 336 56 176 520 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst9 " "Info: Elaborated megafunction instantiation \"74161:inst9\"" {  } { { "Lab12.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 336 56 176 520 "inst9" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst9\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"74161:inst9\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/prg/altera/91/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst9\|f74161:sub 74161:inst9 " "Info: Elaborated megafunction instantiation \"74161:inst9\|f74161:sub\", which is child of megafunction instantiation \"74161:inst9\"" {  } { { "74161.tdf" "" { Text "c:/prg/altera/91/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "Lab12.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 336 56 176 520 "inst9" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74195 74195:inst " "Info: Elaborating entity \"74195\" for hierarchy \"74195:inst\"" {  } { { "Lab12.bdf" "inst" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 24 48 152 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74195:inst " "Info: Elaborated megafunction instantiation \"74195:inst\"" {  } { { "Lab12.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 24 48 152 200 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fdiv fdiv:inst2 " "Info: Elaborating entity \"fdiv\" for hierarchy \"fdiv:inst2\"" {  } { { "Lab12.bdf" "inst2" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 200 -272 -176 296 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "3 " "Info: Ignored 3 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "3 " "Info: Ignored 3 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Info: Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Info: Implemented 68 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 11:50:41 2013 " "Info: Processing ended: Fri Nov 29 11:50:41 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 11:50:42 2013 " "Info: Processing started: Fri Nov 29 11:50:42 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab12 -c lab12 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab12 -c lab12" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab12 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"lab12\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/prg/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/prg/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/USR/aluno/Desktop/lab/" 0 { } { { 0 { 0 ""} 0 603 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/prg/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/prg/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/USR/aluno/Desktop/lab/" 0 { } { { 0 { 0 ""} 0 604 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/prg/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/prg/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/USR/aluno/Desktop/lab/" 0 { } { { 0 { 0 ""} 0 605 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fdiv:inst2\|clkout " "Info: Destination node fdiv:inst2\|clkout" {  } { { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 3 -1 0 } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdiv:inst2|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/USR/aluno/Desktop/lab/" 0 { } { { 0 { 0 ""} 0 40 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/prg/altera/91/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Lab12.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 224 -504 -336 240 "CLOCK_50" "" } } } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/USR/aluno/Desktop/lab/" 0 { } { { 0 { 0 ""} 0 62 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fdiv:inst2\|clkout  " "Info: Automatically promoted node fdiv:inst2\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fdiv:inst2\|clkout~0 " "Info: Destination node fdiv:inst2\|clkout~0" {  } { { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 3 -1 0 } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdiv:inst2|clkout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/USR/aluno/Desktop/lab/" 0 { } { { 0 { 0 ""} 0 521 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 3 -1 0 } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdiv:inst2|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/USR/aluno/Desktop/lab/" 0 { } { { 0 { 0 ""} 0 40 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst10  " "Info: Automatically promoted node inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Lab12.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 72 624 688 152 "inst10" "" } } } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/USR/aluno/Desktop/lab/" 0 { } { { 0 { 0 ""} 0 61 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Warning: Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning: Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning: Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning: Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning: Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning: Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning: Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning: Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning: Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning: Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning: Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning: Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning: Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning: Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning: Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning: Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning: Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning: Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning: Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning: Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning: Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning: Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning: Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning: Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning: Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning: Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning: Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning: Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning: Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning: Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning: Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning: Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning: Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning: Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning: Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning: Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning: Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning: Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning: Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning: Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning: Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning: Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning: Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning: Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning: Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning: Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning: Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning: Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning: Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning: Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning: Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning: Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning: Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Warning: Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Warning: Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Warning: Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Warning: Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning: Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning: Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning: Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning: Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning: Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning: Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning: Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning: Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning: Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning: Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning: Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning: Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning: Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning: Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning: Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning: Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning: Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning: Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning: Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning: Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning: Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning: Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning: Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning: Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning: Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning: Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning: Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning: Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning: Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning: Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning: Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning: Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Warning: Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Warning: Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Warning: Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Warning: Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning: Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning: Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning: Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning: Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning: Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning: Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning: Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Warning: Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Warning: Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Warning: Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Warning: Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Warning: Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Warning: Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Warning: Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Warning: Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Warning: Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Warning: Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Warning: Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Warning: Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Warning: Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Warning: Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Warning: Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Warning: Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Warning: Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Warning: Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Warning: Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Warning: Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Warning: Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Warning: Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Warning: Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Warning: Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Warning: Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Warning: Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Warning: Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Warning: Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Warning: Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Warning: Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Warning: Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Warning: Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Warning: Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Warning: Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Warning: Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Warning: Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Warning: Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Warning: Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Warning: Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Warning: Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Warning: Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Warning: Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Warning: Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Warning: Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Warning: Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Warning: Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Warning: Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Warning: Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Warning: Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Warning: Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Warning: Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Warning: Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Warning: Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Warning: Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Warning: Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Warning: Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning: Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Warning: Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Warning: Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Warning: Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Warning: Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning: Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning: Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning: Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Warning: Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Warning: Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Warning: Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Warning: Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Warning: Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Warning: Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Warning: Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Warning: Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Warning: Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Warning: Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Warning: Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Warning: Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Warning: Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Warning: Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Warning: Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Warning: Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Warning: Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Warning: Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Warning: Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Warning: Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Warning: Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Warning: Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Warning: Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Warning: Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Warning: Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Warning: Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Warning: Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Warning: Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Warning: Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning: Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning: Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning: Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Warning: Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Warning: Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Warning: Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Warning: Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Warning: Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Warning: Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Warning: Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Warning: Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Warning: Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Warning: Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Warning: Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Warning: Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Warning: Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Warning: Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Warning: Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Warning: Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning: Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning: Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning: Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning: Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Warning: Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Warning: Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Warning: Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Warning: Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Warning: Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Warning: Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Warning: Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning: Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning: Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning: Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning: Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Warning: Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Warning: Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Warning: Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Warning: Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Warning: Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Warning: Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning: Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning: Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning: Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning: Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning: Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Warning: Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Warning: Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Warning: Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Warning: Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Warning: Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Warning: Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Warning: Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning: Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.318 ns register register " "Info: Estimated most critical path is register to register delay of 4.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fdiv:inst2\|cont\[0\] 1 REG LAB_X2_Y27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y27; Fanout = 3; REG Node = 'fdiv:inst2\|cont\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdiv:inst2|cont[0] } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.414 ns) 1.059 ns fdiv:inst2\|Add0~1 2 COMB LAB_X3_Y27 2 " "Info: 2: + IC(0.645 ns) + CELL(0.414 ns) = 1.059 ns; Loc. = LAB_X3_Y27; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { fdiv:inst2|cont[0] fdiv:inst2|Add0~1 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.130 ns fdiv:inst2\|Add0~3 3 COMB LAB_X3_Y27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.130 ns; Loc. = LAB_X3_Y27; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~3'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~1 fdiv:inst2|Add0~3 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.201 ns fdiv:inst2\|Add0~5 4 COMB LAB_X3_Y27 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.201 ns; Loc. = LAB_X3_Y27; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~5'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~3 fdiv:inst2|Add0~5 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.272 ns fdiv:inst2\|Add0~7 5 COMB LAB_X3_Y27 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.272 ns; Loc. = LAB_X3_Y27; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~7'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~5 fdiv:inst2|Add0~7 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.343 ns fdiv:inst2\|Add0~9 6 COMB LAB_X3_Y27 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.343 ns; Loc. = LAB_X3_Y27; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~9'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~7 fdiv:inst2|Add0~9 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.414 ns fdiv:inst2\|Add0~11 7 COMB LAB_X3_Y27 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.414 ns; Loc. = LAB_X3_Y27; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~11'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~9 fdiv:inst2|Add0~11 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.485 ns fdiv:inst2\|Add0~13 8 COMB LAB_X3_Y27 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.485 ns; Loc. = LAB_X3_Y27; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~13'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~11 fdiv:inst2|Add0~13 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.556 ns fdiv:inst2\|Add0~15 9 COMB LAB_X3_Y27 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.556 ns; Loc. = LAB_X3_Y27; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~15'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~13 fdiv:inst2|Add0~15 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.627 ns fdiv:inst2\|Add0~17 10 COMB LAB_X3_Y27 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.627 ns; Loc. = LAB_X3_Y27; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~17'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~15 fdiv:inst2|Add0~17 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.698 ns fdiv:inst2\|Add0~19 11 COMB LAB_X3_Y27 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.698 ns; Loc. = LAB_X3_Y27; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~19'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~17 fdiv:inst2|Add0~19 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.769 ns fdiv:inst2\|Add0~21 12 COMB LAB_X3_Y27 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.769 ns; Loc. = LAB_X3_Y27; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~21'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~19 fdiv:inst2|Add0~21 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.840 ns fdiv:inst2\|Add0~23 13 COMB LAB_X3_Y27 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.840 ns; Loc. = LAB_X3_Y27; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~23'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~21 fdiv:inst2|Add0~23 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.911 ns fdiv:inst2\|Add0~25 14 COMB LAB_X3_Y27 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.911 ns; Loc. = LAB_X3_Y27; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~25'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~23 fdiv:inst2|Add0~25 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.982 ns fdiv:inst2\|Add0~27 15 COMB LAB_X3_Y27 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.982 ns; Loc. = LAB_X3_Y27; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~27'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~25 fdiv:inst2|Add0~27 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.053 ns fdiv:inst2\|Add0~29 16 COMB LAB_X3_Y27 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.053 ns; Loc. = LAB_X3_Y27; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~29'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~27 fdiv:inst2|Add0~29 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.124 ns fdiv:inst2\|Add0~31 17 COMB LAB_X3_Y27 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.124 ns; Loc. = LAB_X3_Y27; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~31'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~29 fdiv:inst2|Add0~31 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 2.285 ns fdiv:inst2\|Add0~33 18 COMB LAB_X3_Y26 2 " "Info: 18: + IC(0.090 ns) + CELL(0.071 ns) = 2.285 ns; Loc. = LAB_X3_Y26; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~33'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { fdiv:inst2|Add0~31 fdiv:inst2|Add0~33 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.356 ns fdiv:inst2\|Add0~35 19 COMB LAB_X3_Y26 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.356 ns; Loc. = LAB_X3_Y26; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~35'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~33 fdiv:inst2|Add0~35 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.427 ns fdiv:inst2\|Add0~37 20 COMB LAB_X3_Y26 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.427 ns; Loc. = LAB_X3_Y26; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~37'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~35 fdiv:inst2|Add0~37 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.498 ns fdiv:inst2\|Add0~39 21 COMB LAB_X3_Y26 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.498 ns; Loc. = LAB_X3_Y26; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~39'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~37 fdiv:inst2|Add0~39 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.569 ns fdiv:inst2\|Add0~41 22 COMB LAB_X3_Y26 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.569 ns; Loc. = LAB_X3_Y26; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~41'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~39 fdiv:inst2|Add0~41 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.640 ns fdiv:inst2\|Add0~43 23 COMB LAB_X3_Y26 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.640 ns; Loc. = LAB_X3_Y26; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~43'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~41 fdiv:inst2|Add0~43 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.711 ns fdiv:inst2\|Add0~45 24 COMB LAB_X3_Y26 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.711 ns; Loc. = LAB_X3_Y26; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~45'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~43 fdiv:inst2|Add0~45 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.782 ns fdiv:inst2\|Add0~47 25 COMB LAB_X3_Y26 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.782 ns; Loc. = LAB_X3_Y26; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~47'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~45 fdiv:inst2|Add0~47 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.192 ns fdiv:inst2\|Add0~48 26 COMB LAB_X3_Y26 1 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.192 ns; Loc. = LAB_X3_Y26; Fanout = 1; COMB Node = 'fdiv:inst2\|Add0~48'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { fdiv:inst2|Add0~47 fdiv:inst2|Add0~48 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.604 ns) + CELL(0.438 ns) 4.234 ns fdiv:inst2\|cont~12 27 COMB LAB_X2_Y27 1 " "Info: 27: + IC(0.604 ns) + CELL(0.438 ns) = 4.234 ns; Loc. = LAB_X2_Y27; Fanout = 1; COMB Node = 'fdiv:inst2\|cont~12'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { fdiv:inst2|Add0~48 fdiv:inst2|cont~12 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.318 ns fdiv:inst2\|cont\[24\] 28 REG LAB_X2_Y27 3 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 4.318 ns; Loc. = LAB_X2_Y27; Fanout = 3; REG Node = 'fdiv:inst2\|cont\[24\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { fdiv:inst2|cont~12 fdiv:inst2|cont[24] } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.979 ns ( 68.99 % ) " "Info: Total cell delay = 2.979 ns ( 68.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.339 ns ( 31.01 % ) " "Info: Total interconnect delay = 1.339 ns ( 31.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.318 ns" { fdiv:inst2|cont[0] fdiv:inst2|Add0~1 fdiv:inst2|Add0~3 fdiv:inst2|Add0~5 fdiv:inst2|Add0~7 fdiv:inst2|Add0~9 fdiv:inst2|Add0~11 fdiv:inst2|Add0~13 fdiv:inst2|Add0~15 fdiv:inst2|Add0~17 fdiv:inst2|Add0~19 fdiv:inst2|Add0~21 fdiv:inst2|Add0~23 fdiv:inst2|Add0~25 fdiv:inst2|Add0~27 fdiv:inst2|Add0~29 fdiv:inst2|Add0~31 fdiv:inst2|Add0~33 fdiv:inst2|Add0~35 fdiv:inst2|Add0~37 fdiv:inst2|Add0~39 fdiv:inst2|Add0~41 fdiv:inst2|Add0~43 fdiv:inst2|Add0~45 fdiv:inst2|Add0~47 fdiv:inst2|Add0~48 fdiv:inst2|cont~12 fdiv:inst2|cont[24] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 421 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 421 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 11:50:48 2013 " "Info: Processing ended: Fri Nov 29 11:50:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 11:50:49 2013 " "Info: Processing started: Fri Nov 29 11:50:49 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab12 -c lab12 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab12 -c lab12" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 11:50:52 2013 " "Info: Processing ended: Fri Nov 29 11:50:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 11:50:53 2013 " "Info: Processing started: Fri Nov 29 11:50:53 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab12 -c lab12 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab12 -c lab12 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "Lab12.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 224 -504 -336 240 "CLOCK_50" "" } } } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fdiv:inst2\|clkout " "Info: Detected ripple clock \"fdiv:inst2\|clkout\" as buffer" {  } { { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 3 -1 0 } } { "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/prg/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fdiv:inst2\|clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register fdiv:inst2\|cont\[0\] register fdiv:inst2\|cont\[24\] 223.26 MHz 4.479 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 223.26 MHz between source register \"fdiv:inst2\|cont\[0\]\" and destination register \"fdiv:inst2\|cont\[24\]\" (period= 4.479 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.265 ns + Longest register register " "Info: + Longest register to register delay is 4.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fdiv:inst2\|cont\[0\] 1 REG LCFF_X2_Y27_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y27_N5; Fanout = 3; REG Node = 'fdiv:inst2\|cont\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fdiv:inst2|cont[0] } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.393 ns) 0.883 ns fdiv:inst2\|Add0~1 2 COMB LCCOMB_X3_Y27_N0 2 " "Info: 2: + IC(0.490 ns) + CELL(0.393 ns) = 0.883 ns; Loc. = LCCOMB_X3_Y27_N0; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~1'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { fdiv:inst2|cont[0] fdiv:inst2|Add0~1 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.954 ns fdiv:inst2\|Add0~3 3 COMB LCCOMB_X3_Y27_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.954 ns; Loc. = LCCOMB_X3_Y27_N2; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~3'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~1 fdiv:inst2|Add0~3 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.025 ns fdiv:inst2\|Add0~5 4 COMB LCCOMB_X3_Y27_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.025 ns; Loc. = LCCOMB_X3_Y27_N4; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~5'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~3 fdiv:inst2|Add0~5 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.096 ns fdiv:inst2\|Add0~7 5 COMB LCCOMB_X3_Y27_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.096 ns; Loc. = LCCOMB_X3_Y27_N6; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~7'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~5 fdiv:inst2|Add0~7 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.167 ns fdiv:inst2\|Add0~9 6 COMB LCCOMB_X3_Y27_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.167 ns; Loc. = LCCOMB_X3_Y27_N8; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~9'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~7 fdiv:inst2|Add0~9 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.238 ns fdiv:inst2\|Add0~11 7 COMB LCCOMB_X3_Y27_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.238 ns; Loc. = LCCOMB_X3_Y27_N10; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~11'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~9 fdiv:inst2|Add0~11 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.309 ns fdiv:inst2\|Add0~13 8 COMB LCCOMB_X3_Y27_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.309 ns; Loc. = LCCOMB_X3_Y27_N12; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~13'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~11 fdiv:inst2|Add0~13 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.468 ns fdiv:inst2\|Add0~15 9 COMB LCCOMB_X3_Y27_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.468 ns; Loc. = LCCOMB_X3_Y27_N14; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~15'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { fdiv:inst2|Add0~13 fdiv:inst2|Add0~15 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.539 ns fdiv:inst2\|Add0~17 10 COMB LCCOMB_X3_Y27_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.539 ns; Loc. = LCCOMB_X3_Y27_N16; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~17'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~15 fdiv:inst2|Add0~17 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.610 ns fdiv:inst2\|Add0~19 11 COMB LCCOMB_X3_Y27_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.610 ns; Loc. = LCCOMB_X3_Y27_N18; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~19'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~17 fdiv:inst2|Add0~19 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.681 ns fdiv:inst2\|Add0~21 12 COMB LCCOMB_X3_Y27_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.681 ns; Loc. = LCCOMB_X3_Y27_N20; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~21'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~19 fdiv:inst2|Add0~21 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.752 ns fdiv:inst2\|Add0~23 13 COMB LCCOMB_X3_Y27_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.752 ns; Loc. = LCCOMB_X3_Y27_N22; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~23'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~21 fdiv:inst2|Add0~23 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.823 ns fdiv:inst2\|Add0~25 14 COMB LCCOMB_X3_Y27_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.823 ns; Loc. = LCCOMB_X3_Y27_N24; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~25'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~23 fdiv:inst2|Add0~25 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.894 ns fdiv:inst2\|Add0~27 15 COMB LCCOMB_X3_Y27_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.894 ns; Loc. = LCCOMB_X3_Y27_N26; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~27'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~25 fdiv:inst2|Add0~27 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.965 ns fdiv:inst2\|Add0~29 16 COMB LCCOMB_X3_Y27_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.965 ns; Loc. = LCCOMB_X3_Y27_N28; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~29'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~27 fdiv:inst2|Add0~29 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.111 ns fdiv:inst2\|Add0~31 17 COMB LCCOMB_X3_Y27_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.111 ns; Loc. = LCCOMB_X3_Y27_N30; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~31'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { fdiv:inst2|Add0~29 fdiv:inst2|Add0~31 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.182 ns fdiv:inst2\|Add0~33 18 COMB LCCOMB_X3_Y26_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.182 ns; Loc. = LCCOMB_X3_Y26_N0; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~33'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~31 fdiv:inst2|Add0~33 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.253 ns fdiv:inst2\|Add0~35 19 COMB LCCOMB_X3_Y26_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.253 ns; Loc. = LCCOMB_X3_Y26_N2; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~35'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~33 fdiv:inst2|Add0~35 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.324 ns fdiv:inst2\|Add0~37 20 COMB LCCOMB_X3_Y26_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.324 ns; Loc. = LCCOMB_X3_Y26_N4; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~37'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~35 fdiv:inst2|Add0~37 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.395 ns fdiv:inst2\|Add0~39 21 COMB LCCOMB_X3_Y26_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.395 ns; Loc. = LCCOMB_X3_Y26_N6; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~39'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~37 fdiv:inst2|Add0~39 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.466 ns fdiv:inst2\|Add0~41 22 COMB LCCOMB_X3_Y26_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.466 ns; Loc. = LCCOMB_X3_Y26_N8; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~41'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~39 fdiv:inst2|Add0~41 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.537 ns fdiv:inst2\|Add0~43 23 COMB LCCOMB_X3_Y26_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.537 ns; Loc. = LCCOMB_X3_Y26_N10; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~43'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~41 fdiv:inst2|Add0~43 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.608 ns fdiv:inst2\|Add0~45 24 COMB LCCOMB_X3_Y26_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.608 ns; Loc. = LCCOMB_X3_Y26_N12; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~45'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fdiv:inst2|Add0~43 fdiv:inst2|Add0~45 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.767 ns fdiv:inst2\|Add0~47 25 COMB LCCOMB_X3_Y26_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.767 ns; Loc. = LCCOMB_X3_Y26_N14; Fanout = 2; COMB Node = 'fdiv:inst2\|Add0~47'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { fdiv:inst2|Add0~45 fdiv:inst2|Add0~47 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.177 ns fdiv:inst2\|Add0~48 26 COMB LCCOMB_X3_Y26_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.177 ns; Loc. = LCCOMB_X3_Y26_N16; Fanout = 1; COMB Node = 'fdiv:inst2\|Add0~48'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { fdiv:inst2|Add0~47 fdiv:inst2|Add0~48 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.275 ns) 4.181 ns fdiv:inst2\|cont~12 27 COMB LCCOMB_X2_Y27_N20 1 " "Info: 27: + IC(0.729 ns) + CELL(0.275 ns) = 4.181 ns; Loc. = LCCOMB_X2_Y27_N20; Fanout = 1; COMB Node = 'fdiv:inst2\|cont~12'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { fdiv:inst2|Add0~48 fdiv:inst2|cont~12 } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.265 ns fdiv:inst2\|cont\[24\] 28 REG LCFF_X2_Y27_N21 3 " "Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 4.265 ns; Loc. = LCFF_X2_Y27_N21; Fanout = 3; REG Node = 'fdiv:inst2\|cont\[24\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { fdiv:inst2|cont~12 fdiv:inst2|cont[24] } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.046 ns ( 71.42 % ) " "Info: Total cell delay = 3.046 ns ( 71.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 28.58 % ) " "Info: Total interconnect delay = 1.219 ns ( 28.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.265 ns" { fdiv:inst2|cont[0] fdiv:inst2|Add0~1 fdiv:inst2|Add0~3 fdiv:inst2|Add0~5 fdiv:inst2|Add0~7 fdiv:inst2|Add0~9 fdiv:inst2|Add0~11 fdiv:inst2|Add0~13 fdiv:inst2|Add0~15 fdiv:inst2|Add0~17 fdiv:inst2|Add0~19 fdiv:inst2|Add0~21 fdiv:inst2|Add0~23 fdiv:inst2|Add0~25 fdiv:inst2|Add0~27 fdiv:inst2|Add0~29 fdiv:inst2|Add0~31 fdiv:inst2|Add0~33 fdiv:inst2|Add0~35 fdiv:inst2|Add0~37 fdiv:inst2|Add0~39 fdiv:inst2|Add0~41 fdiv:inst2|Add0~43 fdiv:inst2|Add0~45 fdiv:inst2|Add0~47 fdiv:inst2|Add0~48 fdiv:inst2|cont~12 fdiv:inst2|cont[24] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "4.265 ns" { fdiv:inst2|cont[0] {} fdiv:inst2|Add0~1 {} fdiv:inst2|Add0~3 {} fdiv:inst2|Add0~5 {} fdiv:inst2|Add0~7 {} fdiv:inst2|Add0~9 {} fdiv:inst2|Add0~11 {} fdiv:inst2|Add0~13 {} fdiv:inst2|Add0~15 {} fdiv:inst2|Add0~17 {} fdiv:inst2|Add0~19 {} fdiv:inst2|Add0~21 {} fdiv:inst2|Add0~23 {} fdiv:inst2|Add0~25 {} fdiv:inst2|Add0~27 {} fdiv:inst2|Add0~29 {} fdiv:inst2|Add0~31 {} fdiv:inst2|Add0~33 {} fdiv:inst2|Add0~35 {} fdiv:inst2|Add0~37 {} fdiv:inst2|Add0~39 {} fdiv:inst2|Add0~41 {} fdiv:inst2|Add0~43 {} fdiv:inst2|Add0~45 {} fdiv:inst2|Add0~47 {} fdiv:inst2|Add0~48 {} fdiv:inst2|cont~12 {} fdiv:inst2|cont[24] {} } { 0.000ns 0.490ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.729ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.641 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab12.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 224 -504 -336 240 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Lab12.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 224 -504 -336 240 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.537 ns) 2.641 ns fdiv:inst2\|cont\[24\] 3 REG LCFF_X2_Y27_N21 3 " "Info: 3: + IC(0.987 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X2_Y27_N21; Fanout = 3; REG Node = 'fdiv:inst2\|cont\[24\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { CLOCK_50~clkctrl fdiv:inst2|cont[24] } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.16 % ) " "Info: Total cell delay = 1.536 ns ( 58.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.105 ns ( 41.84 % ) " "Info: Total interconnect delay = 1.105 ns ( 41.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { CLOCK_50 CLOCK_50~clkctrl fdiv:inst2|cont[24] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} fdiv:inst2|cont[24] {} } { 0.000ns 0.000ns 0.118ns 0.987ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.641 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab12.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 224 -504 -336 240 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 32 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "Lab12.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 224 -504 -336 240 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.537 ns) 2.641 ns fdiv:inst2\|cont\[0\] 3 REG LCFF_X2_Y27_N5 3 " "Info: 3: + IC(0.987 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X2_Y27_N5; Fanout = 3; REG Node = 'fdiv:inst2\|cont\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { CLOCK_50~clkctrl fdiv:inst2|cont[0] } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.16 % ) " "Info: Total cell delay = 1.536 ns ( 58.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.105 ns ( 41.84 % ) " "Info: Total interconnect delay = 1.105 ns ( 41.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { CLOCK_50 CLOCK_50~clkctrl fdiv:inst2|cont[0] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} fdiv:inst2|cont[0] {} } { 0.000ns 0.000ns 0.118ns 0.987ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { CLOCK_50 CLOCK_50~clkctrl fdiv:inst2|cont[24] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} fdiv:inst2|cont[24] {} } { 0.000ns 0.000ns 0.118ns 0.987ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { CLOCK_50 CLOCK_50~clkctrl fdiv:inst2|cont[0] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} fdiv:inst2|cont[0] {} } { 0.000ns 0.000ns 0.118ns 0.987ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.265 ns" { fdiv:inst2|cont[0] fdiv:inst2|Add0~1 fdiv:inst2|Add0~3 fdiv:inst2|Add0~5 fdiv:inst2|Add0~7 fdiv:inst2|Add0~9 fdiv:inst2|Add0~11 fdiv:inst2|Add0~13 fdiv:inst2|Add0~15 fdiv:inst2|Add0~17 fdiv:inst2|Add0~19 fdiv:inst2|Add0~21 fdiv:inst2|Add0~23 fdiv:inst2|Add0~25 fdiv:inst2|Add0~27 fdiv:inst2|Add0~29 fdiv:inst2|Add0~31 fdiv:inst2|Add0~33 fdiv:inst2|Add0~35 fdiv:inst2|Add0~37 fdiv:inst2|Add0~39 fdiv:inst2|Add0~41 fdiv:inst2|Add0~43 fdiv:inst2|Add0~45 fdiv:inst2|Add0~47 fdiv:inst2|Add0~48 fdiv:inst2|cont~12 fdiv:inst2|cont[24] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "4.265 ns" { fdiv:inst2|cont[0] {} fdiv:inst2|Add0~1 {} fdiv:inst2|Add0~3 {} fdiv:inst2|Add0~5 {} fdiv:inst2|Add0~7 {} fdiv:inst2|Add0~9 {} fdiv:inst2|Add0~11 {} fdiv:inst2|Add0~13 {} fdiv:inst2|Add0~15 {} fdiv:inst2|Add0~17 {} fdiv:inst2|Add0~19 {} fdiv:inst2|Add0~21 {} fdiv:inst2|Add0~23 {} fdiv:inst2|Add0~25 {} fdiv:inst2|Add0~27 {} fdiv:inst2|Add0~29 {} fdiv:inst2|Add0~31 {} fdiv:inst2|Add0~33 {} fdiv:inst2|Add0~35 {} fdiv:inst2|Add0~37 {} fdiv:inst2|Add0~39 {} fdiv:inst2|Add0~41 {} fdiv:inst2|Add0~43 {} fdiv:inst2|Add0~45 {} fdiv:inst2|Add0~47 {} fdiv:inst2|Add0~48 {} fdiv:inst2|cont~12 {} fdiv:inst2|cont[24] {} } { 0.000ns 0.490ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.729ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { CLOCK_50 CLOCK_50~clkctrl fdiv:inst2|cont[24] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} fdiv:inst2|cont[24] {} } { 0.000ns 0.000ns 0.118ns 0.987ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { CLOCK_50 CLOCK_50~clkctrl fdiv:inst2|cont[0] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} fdiv:inst2|cont[0] {} } { 0.000ns 0.000ns 0.118ns 0.987ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74195:inst\|17 SW\[2\] CLOCK_50 -3.045 ns register " "Info: tsu for register \"74195:inst\|17\" (data pin = \"SW\[2\]\", clock pin = \"CLOCK_50\") is -3.045 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.037 ns + Longest pin register " "Info: + Longest pin to register delay is 3.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'SW\[2\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "Lab12.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 96 -336 -168 112 "SW\[0\]" "" } { 112 -336 -168 128 "SW\[1\]" "" } { 128 -336 -168 144 "SW\[2\]" "" } { 144 -336 -168 160 "SW\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.672 ns) + CELL(0.366 ns) 3.037 ns 74195:inst\|17 2 REG LCFF_X59_Y3_N7 1 " "Info: 2: + IC(1.672 ns) + CELL(0.366 ns) = 3.037 ns; Loc. = LCFF_X59_Y3_N7; Fanout = 1; REG Node = '74195:inst\|17'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.038 ns" { SW[2] 74195:inst|17 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.365 ns ( 44.95 % ) " "Info: Total cell delay = 1.365 ns ( 44.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.672 ns ( 55.05 % ) " "Info: Total interconnect delay = 1.672 ns ( 55.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { SW[2] 74195:inst|17 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { SW[2] {} SW[2]~combout {} 74195:inst|17 {} } { 0.000ns 0.000ns 1.672ns } { 0.000ns 0.999ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "74195.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.046 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 6.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab12.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 224 -504 -336 240 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.787 ns) 3.113 ns fdiv:inst2\|clkout 2 REG LCFF_X2_Y26_N13 2 " "Info: 2: + IC(1.327 ns) + CELL(0.787 ns) = 3.113 ns; Loc. = LCFF_X2_Y26_N13; Fanout = 2; REG Node = 'fdiv:inst2\|clkout'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { CLOCK_50 fdiv:inst2|clkout } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.000 ns) 4.464 ns fdiv:inst2\|clkout~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(1.351 ns) + CELL(0.000 ns) = 4.464 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'fdiv:inst2\|clkout~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { fdiv:inst2|clkout fdiv:inst2|clkout~clkctrl } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 6.046 ns 74195:inst\|17 4 REG LCFF_X59_Y3_N7 1 " "Info: 4: + IC(1.045 ns) + CELL(0.537 ns) = 6.046 ns; Loc. = LCFF_X59_Y3_N7; Fanout = 1; REG Node = '74195:inst\|17'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { fdiv:inst2|clkout~clkctrl 74195:inst|17 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/74195.bdf" { { 384 624 688 464 "17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.42 % ) " "Info: Total cell delay = 2.323 ns ( 38.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.723 ns ( 61.58 % ) " "Info: Total interconnect delay = 3.723 ns ( 61.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.046 ns" { CLOCK_50 fdiv:inst2|clkout fdiv:inst2|clkout~clkctrl 74195:inst|17 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.046 ns" { CLOCK_50 {} CLOCK_50~combout {} fdiv:inst2|clkout {} fdiv:inst2|clkout~clkctrl {} 74195:inst|17 {} } { 0.000ns 0.000ns 1.327ns 1.351ns 1.045ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.037 ns" { SW[2] 74195:inst|17 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "3.037 ns" { SW[2] {} SW[2]~combout {} 74195:inst|17 {} } { 0.000ns 0.000ns 1.672ns } { 0.000ns 0.999ns 0.366ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.046 ns" { CLOCK_50 fdiv:inst2|clkout fdiv:inst2|clkout~clkctrl 74195:inst|17 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.046 ns" { CLOCK_50 {} CLOCK_50~combout {} fdiv:inst2|clkout {} fdiv:inst2|clkout~clkctrl {} 74195:inst|17 {} } { 0.000ns 0.000ns 1.327ns 1.351ns 1.045ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDG\[0\] 74161:inst9\|f74161:sub\|9 10.015 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDG\[0\]\" through register \"74161:inst9\|f74161:sub\|9\" is 10.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.046 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab12.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 224 -504 -336 240 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.787 ns) 3.113 ns fdiv:inst2\|clkout 2 REG LCFF_X2_Y26_N13 2 " "Info: 2: + IC(1.327 ns) + CELL(0.787 ns) = 3.113 ns; Loc. = LCFF_X2_Y26_N13; Fanout = 2; REG Node = 'fdiv:inst2\|clkout'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { CLOCK_50 fdiv:inst2|clkout } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.000 ns) 4.464 ns fdiv:inst2\|clkout~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(1.351 ns) + CELL(0.000 ns) = 4.464 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'fdiv:inst2\|clkout~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { fdiv:inst2|clkout fdiv:inst2|clkout~clkctrl } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 6.046 ns 74161:inst9\|f74161:sub\|9 4 REG LCFF_X59_Y3_N23 6 " "Info: 4: + IC(1.045 ns) + CELL(0.537 ns) = 6.046 ns; Loc. = LCFF_X59_Y3_N23; Fanout = 6; REG Node = '74161:inst9\|f74161:sub\|9'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { fdiv:inst2|clkout~clkctrl 74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.42 % ) " "Info: Total cell delay = 2.323 ns ( 38.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.723 ns ( 61.58 % ) " "Info: Total interconnect delay = 3.723 ns ( 61.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.046 ns" { CLOCK_50 fdiv:inst2|clkout fdiv:inst2|clkout~clkctrl 74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.046 ns" { CLOCK_50 {} CLOCK_50~combout {} fdiv:inst2|clkout {} fdiv:inst2|clkout~clkctrl {} 74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 1.327ns 1.351ns 1.045ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.719 ns + Longest register pin " "Info: + Longest register to pin delay is 3.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst9\|f74161:sub\|9 1 REG LCFF_X59_Y3_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y3_N23; Fanout = 6; REG Node = '74161:inst9\|f74161:sub\|9'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(2.808 ns) 3.719 ns LEDG\[0\] 2 PIN PIN_AE22 0 " "Info: 2: + IC(0.911 ns) + CELL(2.808 ns) = 3.719 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'LEDG\[0\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { 74161:inst9|f74161:sub|9 LEDG[0] } "NODE_NAME" } } { "Lab12.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 384 400 576 400 "LEDG\[0\]" "" } { 400 400 576 416 "LEDG\[1\]" "" } { 416 400 576 432 "LEDG\[2\]" "" } { 432 400 576 448 "LEDG\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 75.50 % ) " "Info: Total cell delay = 2.808 ns ( 75.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.911 ns ( 24.50 % ) " "Info: Total interconnect delay = 0.911 ns ( 24.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { 74161:inst9|f74161:sub|9 LEDG[0] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "3.719 ns" { 74161:inst9|f74161:sub|9 {} LEDG[0] {} } { 0.000ns 0.911ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.046 ns" { CLOCK_50 fdiv:inst2|clkout fdiv:inst2|clkout~clkctrl 74161:inst9|f74161:sub|9 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.046 ns" { CLOCK_50 {} CLOCK_50~combout {} fdiv:inst2|clkout {} fdiv:inst2|clkout~clkctrl {} 74161:inst9|f74161:sub|9 {} } { 0.000ns 0.000ns 1.327ns 1.351ns 1.045ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { 74161:inst9|f74161:sub|9 LEDG[0] } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "3.719 ns" { 74161:inst9|f74161:sub|9 {} LEDG[0] {} } { 0.000ns 0.911ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74195:inst\|18 SW\[3\] CLOCK_50 3.679 ns register " "Info: th for register \"74195:inst\|18\" (data pin = \"SW\[3\]\", clock pin = \"CLOCK_50\") is 3.679 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.046 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "Lab12.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 224 -504 -336 240 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.787 ns) 3.113 ns fdiv:inst2\|clkout 2 REG LCFF_X2_Y26_N13 2 " "Info: 2: + IC(1.327 ns) + CELL(0.787 ns) = 3.113 ns; Loc. = LCFF_X2_Y26_N13; Fanout = 2; REG Node = 'fdiv:inst2\|clkout'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { CLOCK_50 fdiv:inst2|clkout } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.000 ns) 4.464 ns fdiv:inst2\|clkout~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(1.351 ns) + CELL(0.000 ns) = 4.464 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'fdiv:inst2\|clkout~clkctrl'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { fdiv:inst2|clkout fdiv:inst2|clkout~clkctrl } "NODE_NAME" } } { "../../My Documents/fdiv.v" "" { Text "C:/USR/aluno/My Documents/fdiv.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 6.046 ns 74195:inst\|18 4 REG LCFF_X59_Y3_N19 1 " "Info: 4: + IC(1.045 ns) + CELL(0.537 ns) = 6.046 ns; Loc. = LCFF_X59_Y3_N19; Fanout = 1; REG Node = '74195:inst\|18'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { fdiv:inst2|clkout~clkctrl 74195:inst|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.42 % ) " "Info: Total cell delay = 2.323 ns ( 38.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.723 ns ( 61.58 % ) " "Info: Total interconnect delay = 3.723 ns ( 61.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.046 ns" { CLOCK_50 fdiv:inst2|clkout fdiv:inst2|clkout~clkctrl 74195:inst|18 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.046 ns" { CLOCK_50 {} CLOCK_50~combout {} fdiv:inst2|clkout {} fdiv:inst2|clkout~clkctrl {} 74195:inst|18 {} } { 0.000ns 0.000ns 1.327ns 1.351ns 1.045ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "74195.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.633 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 PIN PIN_AE14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 1; PIN Node = 'SW\[3\]'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "Lab12.bdf" "" { Schematic "C:/USR/aluno/Desktop/lab/Lab12.bdf" { { 96 -336 -168 112 "SW\[0\]" "" } { 112 -336 -168 128 "SW\[1\]" "" } { 128 -336 -168 144 "SW\[2\]" "" } { 144 -336 -168 160 "SW\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.401 ns) + CELL(0.149 ns) 2.549 ns 74195:inst\|18~feeder 2 COMB LCCOMB_X59_Y3_N18 1 " "Info: 2: + IC(1.401 ns) + CELL(0.149 ns) = 2.549 ns; Loc. = LCCOMB_X59_Y3_N18; Fanout = 1; COMB Node = '74195:inst\|18~feeder'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { SW[3] 74195:inst|18~feeder } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.633 ns 74195:inst\|18 3 REG LCFF_X59_Y3_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.633 ns; Loc. = LCFF_X59_Y3_N19; Fanout = 1; REG Node = '74195:inst\|18'" {  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74195:inst|18~feeder 74195:inst|18 } "NODE_NAME" } } { "74195.bdf" "" { Schematic "c:/prg/altera/91/quartus/libraries/others/maxplus2/74195.bdf" { { 512 624 688 592 "18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.232 ns ( 46.79 % ) " "Info: Total cell delay = 1.232 ns ( 46.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.401 ns ( 53.21 % ) " "Info: Total interconnect delay = 1.401 ns ( 53.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { SW[3] 74195:inst|18~feeder 74195:inst|18 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { SW[3] {} SW[3]~combout {} 74195:inst|18~feeder {} 74195:inst|18 {} } { 0.000ns 0.000ns 1.401ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.046 ns" { CLOCK_50 fdiv:inst2|clkout fdiv:inst2|clkout~clkctrl 74195:inst|18 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "6.046 ns" { CLOCK_50 {} CLOCK_50~combout {} fdiv:inst2|clkout {} fdiv:inst2|clkout~clkctrl {} 74195:inst|18 {} } { 0.000ns 0.000ns 1.327ns 1.351ns 1.045ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/prg/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.633 ns" { SW[3] 74195:inst|18~feeder 74195:inst|18 } "NODE_NAME" } } { "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/prg/altera/91/quartus/bin/Technology_Viewer.qrui" "2.633 ns" { SW[3] {} SW[3]~combout {} 74195:inst|18~feeder {} 74195:inst|18 {} } { 0.000ns 0.000ns 1.401ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "130 " "Info: Peak virtual memory: 130 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 11:50:53 2013 " "Info: Processing ended: Fri Nov 29 11:50:53 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 423 s " "Info: Quartus II Full Compilation was successful. 0 errors, 423 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
