 #  参考文献
 论文列表：

1、An FPGA-Based Neural Network Overlay for ADAS Supporting Multi-Model and Multi-Mode
（https://ieeexploreieee.53yu.com/abstract/document/9401751）

2、Vis-TOP: Visual Transformer Overlay Processor
 （https://arxiv.53yu.com/abs/2110.10957）
 
 
3、A Unified FPGA Virtualization Framework for General-Purpose Deep Neural Networks in the Cloud
（https://dl.acm.org/doi/full/10.1145/3480170）

4、FPGA-Based Edge-Computing Acceleration
   （https://www.proquest.com/openview/11fe02a14beca043c5160e105608569f/1?pq-origsite=gscholar&cbl=18750&diss=y）
   
5、Simplification Of Deep Neural Networks For Efficient Inference
 （https://ses.library.usyd.edu.au/handle/2123/25846）
 
6、E3NE: An End-to-End Framework for Accelerating Spiking Neural Networks with Emerging Neural Encoding on FPGAs
（https://ieeexploreieee.53yu.com/abstract/document/9619972）

7、Accelerating DNNs from local to virtualized FPGA in the Cloud: A survey of trends
（https://sciencedirect.53yu.com/science/article/abs/pii/S1383762121001752）

8、FPGA Overlay Processor for Deep Neural Networks
（https://www.proquest.com/openview/1f49e43438bf460ca736541bfc7ef7d3/1?pq-origsite=gscholar&cbl=51922&diss=y）

9、Optimization of Compiler-Generated OpenCL CNN Kernels and Runtime for FPGAs
（https://www.proquest.com/openview/b87b5b81d6ce40278b1a4596cc90508d/1?cbl=18750&diss=y&parentSessionId=t9T0xGxwf83ekJuc6xt1nOga3RUKz6QtQZxFW67YtB0%3D&pq-origsite=gscholar&accountid=17142）

10、A Compiler Design for a Programmable CNN Accelerator
（https://ieeexploreieee.53yu.com/abstract/document/9282548）

11、AI Accelerator Survey and Trends
（https://ieeexploreieee.53yu.com/abstract/document/9622867）

12、Programming and Synthesis for Software-defined FPGA Acceleration: Status and Future Prospects
（https://dl.acm.org/doi/fullHtml/10.1145/3469660）

13、Enabling Efficient and Flexible FPGA Virtualization for Deep Learning in the Cloud
（https://ieeexploreieee.53yu.com/abstract/document/9114855）

14、Ordering Chaos: Memory-Aware Scheduling of Irregularly Wired Neural Networks for Edge Devices
（https://arxiv.53yu.com/abs/2003.02369）

15、OPU: An FPGA-Based Overlay Processor for Convolutional Neural Networks
（https://ieeexploreieee.53yu.com/abstract/document/8863128）

16、DLA: Compiler and FPGA Overlay for Neural Network Inference Acceleration
（https://ieeexploreieee.53yu.com/abstract/document/8533533）


