#ifndef _BIAS_REG_VRH_
#define _BIAS_REG_VRH_

#define BIAS_BIAS_SEL_ADDRESS                    'h00000000
#define BIAS_BIAS_SEL_PADON_MSB                  31
#define BIAS_BIAS_SEL_PADON_LSB                  31
#define BIAS_BIAS_SEL_PADON_MASK                 'h80000000
#define BIAS_BIAS_SEL_PADON_GET(x)               (((x) & BIAS_BIAS_SEL_PADON_MASK) >> BIAS_BIAS_SEL_PADON_LSB)
#define BIAS_BIAS_SEL_PADON_SET(x)               (((32'd0 | (x)) << BIAS_BIAS_SEL_PADON_LSB) & BIAS_BIAS_SEL_PADON_MASK)
#define BIAS_BIAS_SEL_PADON_RESET                1'h0
#define BIAS_BIAS_SEL_SEL_BIAS_MSB               30
#define BIAS_BIAS_SEL_SEL_BIAS_LSB               25
#define BIAS_BIAS_SEL_SEL_BIAS_MASK              'h7e000000
#define BIAS_BIAS_SEL_SEL_BIAS_GET(x)            (((x) & BIAS_BIAS_SEL_SEL_BIAS_MASK) >> BIAS_BIAS_SEL_SEL_BIAS_LSB)
#define BIAS_BIAS_SEL_SEL_BIAS_SET(x)            (((32'd0 | (x)) << BIAS_BIAS_SEL_SEL_BIAS_LSB) & BIAS_BIAS_SEL_SEL_BIAS_MASK)
#define BIAS_BIAS_SEL_SEL_BIAS_RESET             6'h0
#define BIAS_BIAS_SEL_SEL_SPARE_MSB              24
#define BIAS_BIAS_SEL_SEL_SPARE_LSB              21
#define BIAS_BIAS_SEL_SEL_SPARE_MASK             'h01e00000
#define BIAS_BIAS_SEL_SEL_SPARE_GET(x)           (((x) & BIAS_BIAS_SEL_SEL_SPARE_MASK) >> BIAS_BIAS_SEL_SEL_SPARE_LSB)
#define BIAS_BIAS_SEL_SEL_SPARE_SET(x)           (((32'd0 | (x)) << BIAS_BIAS_SEL_SEL_SPARE_LSB) & BIAS_BIAS_SEL_SEL_SPARE_MASK)
#define BIAS_BIAS_SEL_SEL_SPARE_RESET            4'h0
#define BIAS_BIAS_SEL_SPARE_MSB                  20
#define BIAS_BIAS_SEL_SPARE_LSB                  20
#define BIAS_BIAS_SEL_SPARE_MASK                 'h00100000
#define BIAS_BIAS_SEL_SPARE_GET(x)               (((x) & BIAS_BIAS_SEL_SPARE_MASK) >> BIAS_BIAS_SEL_SPARE_LSB)
#define BIAS_BIAS_SEL_SPARE_SET(x)               (((32'd0 | (x)) << BIAS_BIAS_SEL_SPARE_LSB) & BIAS_BIAS_SEL_SPARE_MASK)
#define BIAS_BIAS_SEL_SPARE_RESET                1'h0
#define BIAS_BIAS_SEL_PWD_ICREFBUFBIAS12P5_MSB   19
#define BIAS_BIAS_SEL_PWD_ICREFBUFBIAS12P5_LSB   17
#define BIAS_BIAS_SEL_PWD_ICREFBUFBIAS12P5_MASK  'h000e0000
#define BIAS_BIAS_SEL_PWD_ICREFBUFBIAS12P5_GET(x) (((x) & BIAS_BIAS_SEL_PWD_ICREFBUFBIAS12P5_MASK) >> BIAS_BIAS_SEL_PWD_ICREFBUFBIAS12P5_LSB)
#define BIAS_BIAS_SEL_PWD_ICREFBUFBIAS12P5_SET(x) (((32'd0 | (x)) << BIAS_BIAS_SEL_PWD_ICREFBUFBIAS12P5_LSB) & BIAS_BIAS_SEL_PWD_ICREFBUFBIAS12P5_MASK)
#define BIAS_BIAS_SEL_PWD_ICREFBUFBIAS12P5_RESET 3'h6
#define BIAS_BIAS_SEL_PWD_IRDACREGREF12P5_MSB    16
#define BIAS_BIAS_SEL_PWD_IRDACREGREF12P5_LSB    16
#define BIAS_BIAS_SEL_PWD_IRDACREGREF12P5_MASK   'h00010000
#define BIAS_BIAS_SEL_PWD_IRDACREGREF12P5_GET(x) (((x) & BIAS_BIAS_SEL_PWD_IRDACREGREF12P5_MASK) >> BIAS_BIAS_SEL_PWD_IRDACREGREF12P5_LSB)
#define BIAS_BIAS_SEL_PWD_IRDACREGREF12P5_SET(x) (((32'd0 | (x)) << BIAS_BIAS_SEL_PWD_IRDACREGREF12P5_LSB) & BIAS_BIAS_SEL_PWD_IRDACREGREF12P5_MASK)
#define BIAS_BIAS_SEL_PWD_IRDACREGREF12P5_RESET  1'h0
#define BIAS_BIAS_SEL_PWD_IRREFMASTERBIAS12P5_MSB 15
#define BIAS_BIAS_SEL_PWD_IRREFMASTERBIAS12P5_LSB 15
#define BIAS_BIAS_SEL_PWD_IRREFMASTERBIAS12P5_MASK 'h00008000
#define BIAS_BIAS_SEL_PWD_IRREFMASTERBIAS12P5_GET(x) (((x) & BIAS_BIAS_SEL_PWD_IRREFMASTERBIAS12P5_MASK) >> BIAS_BIAS_SEL_PWD_IRREFMASTERBIAS12P5_LSB)
#define BIAS_BIAS_SEL_PWD_IRREFMASTERBIAS12P5_SET(x) (((32'd0 | (x)) << BIAS_BIAS_SEL_PWD_IRREFMASTERBIAS12P5_LSB) & BIAS_BIAS_SEL_PWD_IRREFMASTERBIAS12P5_MASK)
#define BIAS_BIAS_SEL_PWD_IRREFMASTERBIAS12P5_RESET 1'h0
#define BIAS_BIAS_SEL_PWD_ICREFOPAMPBIAS25_MSB   14
#define BIAS_BIAS_SEL_PWD_ICREFOPAMPBIAS25_LSB   14
#define BIAS_BIAS_SEL_PWD_ICREFOPAMPBIAS25_MASK  'h00004000
#define BIAS_BIAS_SEL_PWD_ICREFOPAMPBIAS25_GET(x) (((x) & BIAS_BIAS_SEL_PWD_ICREFOPAMPBIAS25_MASK) >> BIAS_BIAS_SEL_PWD_ICREFOPAMPBIAS25_LSB)
#define BIAS_BIAS_SEL_PWD_ICREFOPAMPBIAS25_SET(x) (((32'd0 | (x)) << BIAS_BIAS_SEL_PWD_ICREFOPAMPBIAS25_LSB) & BIAS_BIAS_SEL_PWD_ICREFOPAMPBIAS25_MASK)
#define BIAS_BIAS_SEL_PWD_ICREFOPAMPBIAS25_RESET 1'h0
#define BIAS_BIAS_SEL_PWD_ICCPLL25_MSB           13
#define BIAS_BIAS_SEL_PWD_ICCPLL25_LSB           13
#define BIAS_BIAS_SEL_PWD_ICCPLL25_MASK          'h00002000
#define BIAS_BIAS_SEL_PWD_ICCPLL25_GET(x)        (((x) & BIAS_BIAS_SEL_PWD_ICCPLL25_MASK) >> BIAS_BIAS_SEL_PWD_ICCPLL25_LSB)
#define BIAS_BIAS_SEL_PWD_ICCPLL25_SET(x)        (((32'd0 | (x)) << BIAS_BIAS_SEL_PWD_ICCPLL25_LSB) & BIAS_BIAS_SEL_PWD_ICCPLL25_MASK)
#define BIAS_BIAS_SEL_PWD_ICCPLL25_RESET         1'h0
#define BIAS_BIAS_SEL_PWD_ICCOMPBIAS25_MSB       12
#define BIAS_BIAS_SEL_PWD_ICCOMPBIAS25_LSB       10
#define BIAS_BIAS_SEL_PWD_ICCOMPBIAS25_MASK      'h00001c00
#define BIAS_BIAS_SEL_PWD_ICCOMPBIAS25_GET(x)    (((x) & BIAS_BIAS_SEL_PWD_ICCOMPBIAS25_MASK) >> BIAS_BIAS_SEL_PWD_ICCOMPBIAS25_LSB)
#define BIAS_BIAS_SEL_PWD_ICCOMPBIAS25_SET(x)    (((32'd0 | (x)) << BIAS_BIAS_SEL_PWD_ICCOMPBIAS25_LSB) & BIAS_BIAS_SEL_PWD_ICCOMPBIAS25_MASK)
#define BIAS_BIAS_SEL_PWD_ICCOMPBIAS25_RESET     3'h3
#define BIAS_BIAS_SEL_PWD_ICXTAL25_MSB           9
#define BIAS_BIAS_SEL_PWD_ICXTAL25_LSB           7
#define BIAS_BIAS_SEL_PWD_ICXTAL25_MASK          'h00000380
#define BIAS_BIAS_SEL_PWD_ICXTAL25_GET(x)        (((x) & BIAS_BIAS_SEL_PWD_ICXTAL25_MASK) >> BIAS_BIAS_SEL_PWD_ICXTAL25_LSB)
#define BIAS_BIAS_SEL_PWD_ICXTAL25_SET(x)        (((32'd0 | (x)) << BIAS_BIAS_SEL_PWD_ICXTAL25_LSB) & BIAS_BIAS_SEL_PWD_ICXTAL25_MASK)
#define BIAS_BIAS_SEL_PWD_ICXTAL25_RESET         3'h3
#define BIAS_BIAS_SEL_PWD_ICTSENS25_MSB          6
#define BIAS_BIAS_SEL_PWD_ICTSENS25_LSB          4
#define BIAS_BIAS_SEL_PWD_ICTSENS25_MASK         'h00000070
#define BIAS_BIAS_SEL_PWD_ICTSENS25_GET(x)       (((x) & BIAS_BIAS_SEL_PWD_ICTSENS25_MASK) >> BIAS_BIAS_SEL_PWD_ICTSENS25_LSB)
#define BIAS_BIAS_SEL_PWD_ICTSENS25_SET(x)       (((32'd0 | (x)) << BIAS_BIAS_SEL_PWD_ICTSENS25_LSB) & BIAS_BIAS_SEL_PWD_ICTSENS25_MASK)
#define BIAS_BIAS_SEL_PWD_ICTSENS25_RESET        3'h3
#define BIAS_BIAS_SEL_PWD_ICTXPC25_MSB           3
#define BIAS_BIAS_SEL_PWD_ICTXPC25_LSB           1
#define BIAS_BIAS_SEL_PWD_ICTXPC25_MASK          'h0000000e
#define BIAS_BIAS_SEL_PWD_ICTXPC25_GET(x)        (((x) & BIAS_BIAS_SEL_PWD_ICTXPC25_MASK) >> BIAS_BIAS_SEL_PWD_ICTXPC25_LSB)
#define BIAS_BIAS_SEL_PWD_ICTXPC25_SET(x)        (((32'd0 | (x)) << BIAS_BIAS_SEL_PWD_ICTXPC25_LSB) & BIAS_BIAS_SEL_PWD_ICTXPC25_MASK)
#define BIAS_BIAS_SEL_PWD_ICTXPC25_RESET         3'h3
#define BIAS_BIAS_SEL_PWD_ICLDO25_MSB            0
#define BIAS_BIAS_SEL_PWD_ICLDO25_LSB            0
#define BIAS_BIAS_SEL_PWD_ICLDO25_MASK           'h00000001
#define BIAS_BIAS_SEL_PWD_ICLDO25_GET(x)         (((x) & BIAS_BIAS_SEL_PWD_ICLDO25_MASK) >> BIAS_BIAS_SEL_PWD_ICLDO25_LSB)
#define BIAS_BIAS_SEL_PWD_ICLDO25_SET(x)         (((32'd0 | (x)) << BIAS_BIAS_SEL_PWD_ICLDO25_LSB) & BIAS_BIAS_SEL_PWD_ICLDO25_MASK)
#define BIAS_BIAS_SEL_PWD_ICLDO25_RESET          1'h0
#define BIAS_BIAS_SEL_RESET                      (32'h0 | \
                                                  BIAS_BIAS_SEL_PADON_SET(BIAS_BIAS_SEL_PADON_RESET) | \
                                                  BIAS_BIAS_SEL_SEL_BIAS_SET(BIAS_BIAS_SEL_SEL_BIAS_RESET) | \
                                                  BIAS_BIAS_SEL_SEL_SPARE_SET(BIAS_BIAS_SEL_SEL_SPARE_RESET) | \
                                                  BIAS_BIAS_SEL_SPARE_SET(BIAS_BIAS_SEL_SPARE_RESET) | \
                                                  BIAS_BIAS_SEL_PWD_ICREFBUFBIAS12P5_SET(BIAS_BIAS_SEL_PWD_ICREFBUFBIAS12P5_RESET) | \
                                                  BIAS_BIAS_SEL_PWD_IRDACREGREF12P5_SET(BIAS_BIAS_SEL_PWD_IRDACREGREF12P5_RESET) | \
                                                  BIAS_BIAS_SEL_PWD_IRREFMASTERBIAS12P5_SET(BIAS_BIAS_SEL_PWD_IRREFMASTERBIAS12P5_RESET) | \
                                                  BIAS_BIAS_SEL_PWD_ICREFOPAMPBIAS25_SET(BIAS_BIAS_SEL_PWD_ICREFOPAMPBIAS25_RESET) | \
                                                  BIAS_BIAS_SEL_PWD_ICCPLL25_SET(BIAS_BIAS_SEL_PWD_ICCPLL25_RESET) | \
                                                  BIAS_BIAS_SEL_PWD_ICCOMPBIAS25_SET(BIAS_BIAS_SEL_PWD_ICCOMPBIAS25_RESET) | \
                                                  BIAS_BIAS_SEL_PWD_ICXTAL25_SET(BIAS_BIAS_SEL_PWD_ICXTAL25_RESET) | \
                                                  BIAS_BIAS_SEL_PWD_ICTSENS25_SET(BIAS_BIAS_SEL_PWD_ICTSENS25_RESET) | \
                                                  BIAS_BIAS_SEL_PWD_ICTXPC25_SET(BIAS_BIAS_SEL_PWD_ICTXPC25_RESET) | \
                                                  BIAS_BIAS_SEL_PWD_ICLDO25_SET(BIAS_BIAS_SEL_PWD_ICLDO25_RESET))
#define BIAS_BIAS_SEL_HW_MASK                    (32'h0)
#define BIAS_BIAS_SEL_SW_MASK                    (32'h0 | \
                                                  BIAS_BIAS_SEL_PADON_MASK | \
                                                  BIAS_BIAS_SEL_SEL_BIAS_MASK | \
                                                  BIAS_BIAS_SEL_SEL_SPARE_MASK | \
                                                  BIAS_BIAS_SEL_SPARE_MASK | \
                                                  BIAS_BIAS_SEL_PWD_ICREFBUFBIAS12P5_MASK | \
                                                  BIAS_BIAS_SEL_PWD_IRDACREGREF12P5_MASK | \
                                                  BIAS_BIAS_SEL_PWD_IRREFMASTERBIAS12P5_MASK | \
                                                  BIAS_BIAS_SEL_PWD_ICREFOPAMPBIAS25_MASK | \
                                                  BIAS_BIAS_SEL_PWD_ICCPLL25_MASK | \
                                                  BIAS_BIAS_SEL_PWD_ICCOMPBIAS25_MASK | \
                                                  BIAS_BIAS_SEL_PWD_ICXTAL25_MASK | \
                                                  BIAS_BIAS_SEL_PWD_ICTSENS25_MASK | \
                                                  BIAS_BIAS_SEL_PWD_ICTXPC25_MASK | \
                                                  BIAS_BIAS_SEL_PWD_ICLDO25_MASK)

#define BIAS_BIAS1_ADDRESS                       'h00000004
#define BIAS_BIAS1_PWD_ICDAC2BB25_MSB            31
#define BIAS_BIAS1_PWD_ICDAC2BB25_LSB            29
#define BIAS_BIAS1_PWD_ICDAC2BB25_MASK           'he0000000
#define BIAS_BIAS1_PWD_ICDAC2BB25_GET(x)         (((x) & BIAS_BIAS1_PWD_ICDAC2BB25_MASK) >> BIAS_BIAS1_PWD_ICDAC2BB25_LSB)
#define BIAS_BIAS1_PWD_ICDAC2BB25_SET(x)         (((32'd0 | (x)) << BIAS_BIAS1_PWD_ICDAC2BB25_LSB) & BIAS_BIAS1_PWD_ICDAC2BB25_MASK)
#define BIAS_BIAS1_PWD_ICDAC2BB25_RESET          3'h3
#define BIAS_BIAS1_PWD_IC2GVGM25_MSB             28
#define BIAS_BIAS1_PWD_IC2GVGM25_LSB             26
#define BIAS_BIAS1_PWD_IC2GVGM25_MASK            'h1c000000
#define BIAS_BIAS1_PWD_IC2GVGM25_GET(x)          (((x) & BIAS_BIAS1_PWD_IC2GVGM25_MASK) >> BIAS_BIAS1_PWD_IC2GVGM25_LSB)
#define BIAS_BIAS1_PWD_IC2GVGM25_SET(x)          (((32'd0 | (x)) << BIAS_BIAS1_PWD_IC2GVGM25_LSB) & BIAS_BIAS1_PWD_IC2GVGM25_MASK)
#define BIAS_BIAS1_PWD_IC2GVGM25_RESET           3'h3
#define BIAS_BIAS1_PWD_IC2GRFFE25_MSB            25
#define BIAS_BIAS1_PWD_IC2GRFFE25_LSB            23
#define BIAS_BIAS1_PWD_IC2GRFFE25_MASK           'h03800000
#define BIAS_BIAS1_PWD_IC2GRFFE25_GET(x)         (((x) & BIAS_BIAS1_PWD_IC2GRFFE25_MASK) >> BIAS_BIAS1_PWD_IC2GRFFE25_LSB)
#define BIAS_BIAS1_PWD_IC2GRFFE25_SET(x)         (((32'd0 | (x)) << BIAS_BIAS1_PWD_IC2GRFFE25_LSB) & BIAS_BIAS1_PWD_IC2GRFFE25_MASK)
#define BIAS_BIAS1_PWD_IC2GRFFE25_RESET          3'h3
#define BIAS_BIAS1_PWD_IC2GLOREG25_MSB           22
#define BIAS_BIAS1_PWD_IC2GLOREG25_LSB           20
#define BIAS_BIAS1_PWD_IC2GLOREG25_MASK          'h00700000
#define BIAS_BIAS1_PWD_IC2GLOREG25_GET(x)        (((x) & BIAS_BIAS1_PWD_IC2GLOREG25_MASK) >> BIAS_BIAS1_PWD_IC2GLOREG25_LSB)
#define BIAS_BIAS1_PWD_IC2GLOREG25_SET(x)        (((32'd0 | (x)) << BIAS_BIAS1_PWD_IC2GLOREG25_LSB) & BIAS_BIAS1_PWD_IC2GLOREG25_MASK)
#define BIAS_BIAS1_PWD_IC2GLOREG25_RESET         3'h3
#define BIAS_BIAS1_PWD_IC2GLNAREG25_MSB          19
#define BIAS_BIAS1_PWD_IC2GLNAREG25_LSB          17
#define BIAS_BIAS1_PWD_IC2GLNAREG25_MASK         'h000e0000
#define BIAS_BIAS1_PWD_IC2GLNAREG25_GET(x)       (((x) & BIAS_BIAS1_PWD_IC2GLNAREG25_MASK) >> BIAS_BIAS1_PWD_IC2GLNAREG25_LSB)
#define BIAS_BIAS1_PWD_IC2GLNAREG25_SET(x)       (((32'd0 | (x)) << BIAS_BIAS1_PWD_IC2GLNAREG25_LSB) & BIAS_BIAS1_PWD_IC2GLNAREG25_MASK)
#define BIAS_BIAS1_PWD_IC2GLNAREG25_RESET        3'h3
#define BIAS_BIAS1_PWD_ICDETECTORB25_MSB         16
#define BIAS_BIAS1_PWD_ICDETECTORB25_LSB         16
#define BIAS_BIAS1_PWD_ICDETECTORB25_MASK        'h00010000
#define BIAS_BIAS1_PWD_ICDETECTORB25_GET(x)      (((x) & BIAS_BIAS1_PWD_ICDETECTORB25_MASK) >> BIAS_BIAS1_PWD_ICDETECTORB25_LSB)
#define BIAS_BIAS1_PWD_ICDETECTORB25_SET(x)      (((32'd0 | (x)) << BIAS_BIAS1_PWD_ICDETECTORB25_LSB) & BIAS_BIAS1_PWD_ICDETECTORB25_MASK)
#define BIAS_BIAS1_PWD_ICDETECTORB25_RESET       1'h0
#define BIAS_BIAS1_PWD_ICDETECTORA25_MSB         15
#define BIAS_BIAS1_PWD_ICDETECTORA25_LSB         15
#define BIAS_BIAS1_PWD_ICDETECTORA25_MASK        'h00008000
#define BIAS_BIAS1_PWD_ICDETECTORA25_GET(x)      (((x) & BIAS_BIAS1_PWD_ICDETECTORA25_MASK) >> BIAS_BIAS1_PWD_ICDETECTORA25_LSB)
#define BIAS_BIAS1_PWD_ICDETECTORA25_SET(x)      (((32'd0 | (x)) << BIAS_BIAS1_PWD_ICDETECTORA25_LSB) & BIAS_BIAS1_PWD_ICDETECTORA25_MASK)
#define BIAS_BIAS1_PWD_ICDETECTORA25_RESET       1'h0
#define BIAS_BIAS1_PWD_IC5GRXRF25_MSB            14
#define BIAS_BIAS1_PWD_IC5GRXRF25_LSB            14
#define BIAS_BIAS1_PWD_IC5GRXRF25_MASK           'h00004000
#define BIAS_BIAS1_PWD_IC5GRXRF25_GET(x)         (((x) & BIAS_BIAS1_PWD_IC5GRXRF25_MASK) >> BIAS_BIAS1_PWD_IC5GRXRF25_LSB)
#define BIAS_BIAS1_PWD_IC5GRXRF25_SET(x)         (((32'd0 | (x)) << BIAS_BIAS1_PWD_IC5GRXRF25_LSB) & BIAS_BIAS1_PWD_IC5GRXRF25_MASK)
#define BIAS_BIAS1_PWD_IC5GRXRF25_RESET          1'h0
#define BIAS_BIAS1_PWD_IC5GTXPA25_MSB            13
#define BIAS_BIAS1_PWD_IC5GTXPA25_LSB            11
#define BIAS_BIAS1_PWD_IC5GTXPA25_MASK           'h00003800
#define BIAS_BIAS1_PWD_IC5GTXPA25_GET(x)         (((x) & BIAS_BIAS1_PWD_IC5GTXPA25_MASK) >> BIAS_BIAS1_PWD_IC5GTXPA25_LSB)
#define BIAS_BIAS1_PWD_IC5GTXPA25_SET(x)         (((32'd0 | (x)) << BIAS_BIAS1_PWD_IC5GTXPA25_LSB) & BIAS_BIAS1_PWD_IC5GTXPA25_MASK)
#define BIAS_BIAS1_PWD_IC5GTXPA25_RESET          3'h3
#define BIAS_BIAS1_PWD_IC5GTXBUF25_MSB           10
#define BIAS_BIAS1_PWD_IC5GTXBUF25_LSB           8
#define BIAS_BIAS1_PWD_IC5GTXBUF25_MASK          'h00000700
#define BIAS_BIAS1_PWD_IC5GTXBUF25_GET(x)        (((x) & BIAS_BIAS1_PWD_IC5GTXBUF25_MASK) >> BIAS_BIAS1_PWD_IC5GTXBUF25_LSB)
#define BIAS_BIAS1_PWD_IC5GTXBUF25_SET(x)        (((32'd0 | (x)) << BIAS_BIAS1_PWD_IC5GTXBUF25_LSB) & BIAS_BIAS1_PWD_IC5GTXBUF25_MASK)
#define BIAS_BIAS1_PWD_IC5GTXBUF25_RESET         3'h3
#define BIAS_BIAS1_PWD_IC5GQB25_MSB              7
#define BIAS_BIAS1_PWD_IC5GQB25_LSB              5
#define BIAS_BIAS1_PWD_IC5GQB25_MASK             'h000000e0
#define BIAS_BIAS1_PWD_IC5GQB25_GET(x)           (((x) & BIAS_BIAS1_PWD_IC5GQB25_MASK) >> BIAS_BIAS1_PWD_IC5GQB25_LSB)
#define BIAS_BIAS1_PWD_IC5GQB25_SET(x)           (((32'd0 | (x)) << BIAS_BIAS1_PWD_IC5GQB25_LSB) & BIAS_BIAS1_PWD_IC5GQB25_MASK)
#define BIAS_BIAS1_PWD_IC5GQB25_RESET            3'h3
#define BIAS_BIAS1_PWD_IC5GMIXQ25_MSB            4
#define BIAS_BIAS1_PWD_IC5GMIXQ25_LSB            2
#define BIAS_BIAS1_PWD_IC5GMIXQ25_MASK           'h0000001c
#define BIAS_BIAS1_PWD_IC5GMIXQ25_GET(x)         (((x) & BIAS_BIAS1_PWD_IC5GMIXQ25_MASK) >> BIAS_BIAS1_PWD_IC5GMIXQ25_LSB)
#define BIAS_BIAS1_PWD_IC5GMIXQ25_SET(x)         (((32'd0 | (x)) << BIAS_BIAS1_PWD_IC5GMIXQ25_LSB) & BIAS_BIAS1_PWD_IC5GMIXQ25_MASK)
#define BIAS_BIAS1_PWD_IC5GMIXQ25_RESET          3'h3
#define BIAS_BIAS1_SPARE_MSB                     1
#define BIAS_BIAS1_SPARE_LSB                     0
#define BIAS_BIAS1_SPARE_MASK                    'h00000003
#define BIAS_BIAS1_SPARE_GET(x)                  (((x) & BIAS_BIAS1_SPARE_MASK) >> BIAS_BIAS1_SPARE_LSB)
#define BIAS_BIAS1_SPARE_SET(x)                  (((32'd0 | (x)) << BIAS_BIAS1_SPARE_LSB) & BIAS_BIAS1_SPARE_MASK)
#define BIAS_BIAS1_SPARE_RESET                   2'h3
#define BIAS_BIAS1_RESET                         (32'h0 | \
                                                  BIAS_BIAS1_PWD_ICDAC2BB25_SET(BIAS_BIAS1_PWD_ICDAC2BB25_RESET) | \
                                                  BIAS_BIAS1_PWD_IC2GVGM25_SET(BIAS_BIAS1_PWD_IC2GVGM25_RESET) | \
                                                  BIAS_BIAS1_PWD_IC2GRFFE25_SET(BIAS_BIAS1_PWD_IC2GRFFE25_RESET) | \
                                                  BIAS_BIAS1_PWD_IC2GLOREG25_SET(BIAS_BIAS1_PWD_IC2GLOREG25_RESET) | \
                                                  BIAS_BIAS1_PWD_IC2GLNAREG25_SET(BIAS_BIAS1_PWD_IC2GLNAREG25_RESET) | \
                                                  BIAS_BIAS1_PWD_ICDETECTORB25_SET(BIAS_BIAS1_PWD_ICDETECTORB25_RESET) | \
                                                  BIAS_BIAS1_PWD_ICDETECTORA25_SET(BIAS_BIAS1_PWD_ICDETECTORA25_RESET) | \
                                                  BIAS_BIAS1_PWD_IC5GRXRF25_SET(BIAS_BIAS1_PWD_IC5GRXRF25_RESET) | \
                                                  BIAS_BIAS1_PWD_IC5GTXPA25_SET(BIAS_BIAS1_PWD_IC5GTXPA25_RESET) | \
                                                  BIAS_BIAS1_PWD_IC5GTXBUF25_SET(BIAS_BIAS1_PWD_IC5GTXBUF25_RESET) | \
                                                  BIAS_BIAS1_PWD_IC5GQB25_SET(BIAS_BIAS1_PWD_IC5GQB25_RESET) | \
                                                  BIAS_BIAS1_PWD_IC5GMIXQ25_SET(BIAS_BIAS1_PWD_IC5GMIXQ25_RESET) | \
                                                  BIAS_BIAS1_SPARE_SET(BIAS_BIAS1_SPARE_RESET))
#define BIAS_BIAS1_HW_MASK                       (32'h0)
#define BIAS_BIAS1_SW_MASK                       (32'h0 | \
                                                  BIAS_BIAS1_PWD_ICDAC2BB25_MASK | \
                                                  BIAS_BIAS1_PWD_IC2GVGM25_MASK | \
                                                  BIAS_BIAS1_PWD_IC2GRFFE25_MASK | \
                                                  BIAS_BIAS1_PWD_IC2GLOREG25_MASK | \
                                                  BIAS_BIAS1_PWD_IC2GLNAREG25_MASK | \
                                                  BIAS_BIAS1_PWD_ICDETECTORB25_MASK | \
                                                  BIAS_BIAS1_PWD_ICDETECTORA25_MASK | \
                                                  BIAS_BIAS1_PWD_IC5GRXRF25_MASK | \
                                                  BIAS_BIAS1_PWD_IC5GTXPA25_MASK | \
                                                  BIAS_BIAS1_PWD_IC5GTXBUF25_MASK | \
                                                  BIAS_BIAS1_PWD_IC5GQB25_MASK | \
                                                  BIAS_BIAS1_PWD_IC5GMIXQ25_MASK | \
                                                  BIAS_BIAS1_SPARE_MASK)

#define BIAS_BIAS2_ADDRESS                       'h00000008
#define BIAS_BIAS2_PWD_IC5GMIXI25_MSB            31
#define BIAS_BIAS2_PWD_IC5GMIXI25_LSB            29
#define BIAS_BIAS2_PWD_IC5GMIXI25_MASK           'he0000000
#define BIAS_BIAS2_PWD_IC5GMIXI25_GET(x)         (((x) & BIAS_BIAS2_PWD_IC5GMIXI25_MASK) >> BIAS_BIAS2_PWD_IC5GMIXI25_LSB)
#define BIAS_BIAS2_PWD_IC5GMIXI25_SET(x)         (((32'd0 | (x)) << BIAS_BIAS2_PWD_IC5GMIXI25_LSB) & BIAS_BIAS2_PWD_IC5GMIXI25_MASK)
#define BIAS_BIAS2_PWD_IC5GMIXI25_RESET          3'h3
#define BIAS_BIAS2_PWD_IC5GDIV25_MSB             28
#define BIAS_BIAS2_PWD_IC5GDIV25_LSB             26
#define BIAS_BIAS2_PWD_IC5GDIV25_MASK            'h1c000000
#define BIAS_BIAS2_PWD_IC5GDIV25_GET(x)          (((x) & BIAS_BIAS2_PWD_IC5GDIV25_MASK) >> BIAS_BIAS2_PWD_IC5GDIV25_LSB)
#define BIAS_BIAS2_PWD_IC5GDIV25_SET(x)          (((32'd0 | (x)) << BIAS_BIAS2_PWD_IC5GDIV25_LSB) & BIAS_BIAS2_PWD_IC5GDIV25_MASK)
#define BIAS_BIAS2_PWD_IC5GDIV25_RESET           3'h3
#define BIAS_BIAS2_PWD_IC5GLOREG25_MSB           25
#define BIAS_BIAS2_PWD_IC5GLOREG25_LSB           23
#define BIAS_BIAS2_PWD_IC5GLOREG25_MASK          'h03800000
#define BIAS_BIAS2_PWD_IC5GLOREG25_GET(x)        (((x) & BIAS_BIAS2_PWD_IC5GLOREG25_MASK) >> BIAS_BIAS2_PWD_IC5GLOREG25_LSB)
#define BIAS_BIAS2_PWD_IC5GLOREG25_SET(x)        (((32'd0 | (x)) << BIAS_BIAS2_PWD_IC5GLOREG25_LSB) & BIAS_BIAS2_PWD_IC5GLOREG25_MASK)
#define BIAS_BIAS2_PWD_IC5GLOREG25_RESET         3'h3
#define BIAS_BIAS2_PWD_IRPLL25_MSB               22
#define BIAS_BIAS2_PWD_IRPLL25_LSB               22
#define BIAS_BIAS2_PWD_IRPLL25_MASK              'h00400000
#define BIAS_BIAS2_PWD_IRPLL25_GET(x)            (((x) & BIAS_BIAS2_PWD_IRPLL25_MASK) >> BIAS_BIAS2_PWD_IRPLL25_LSB)
#define BIAS_BIAS2_PWD_IRPLL25_SET(x)            (((32'd0 | (x)) << BIAS_BIAS2_PWD_IRPLL25_LSB) & BIAS_BIAS2_PWD_IRPLL25_MASK)
#define BIAS_BIAS2_PWD_IRPLL25_RESET             1'h0
#define BIAS_BIAS2_PWD_IRXTAL25_MSB              21
#define BIAS_BIAS2_PWD_IRXTAL25_LSB              19
#define BIAS_BIAS2_PWD_IRXTAL25_MASK             'h00380000
#define BIAS_BIAS2_PWD_IRXTAL25_GET(x)           (((x) & BIAS_BIAS2_PWD_IRXTAL25_MASK) >> BIAS_BIAS2_PWD_IRXTAL25_LSB)
#define BIAS_BIAS2_PWD_IRXTAL25_SET(x)           (((32'd0 | (x)) << BIAS_BIAS2_PWD_IRXTAL25_LSB) & BIAS_BIAS2_PWD_IRXTAL25_MASK)
#define BIAS_BIAS2_PWD_IRXTAL25_RESET            3'h3
#define BIAS_BIAS2_PWD_IRTSENS25_MSB             18
#define BIAS_BIAS2_PWD_IRTSENS25_LSB             16
#define BIAS_BIAS2_PWD_IRTSENS25_MASK            'h00070000
#define BIAS_BIAS2_PWD_IRTSENS25_GET(x)          (((x) & BIAS_BIAS2_PWD_IRTSENS25_MASK) >> BIAS_BIAS2_PWD_IRTSENS25_LSB)
#define BIAS_BIAS2_PWD_IRTSENS25_SET(x)          (((32'd0 | (x)) << BIAS_BIAS2_PWD_IRTSENS25_LSB) & BIAS_BIAS2_PWD_IRTSENS25_MASK)
#define BIAS_BIAS2_PWD_IRTSENS25_RESET           3'h3
#define BIAS_BIAS2_PWD_IRTXPC25_MSB              15
#define BIAS_BIAS2_PWD_IRTXPC25_LSB              13
#define BIAS_BIAS2_PWD_IRTXPC25_MASK             'h0000e000
#define BIAS_BIAS2_PWD_IRTXPC25_GET(x)           (((x) & BIAS_BIAS2_PWD_IRTXPC25_MASK) >> BIAS_BIAS2_PWD_IRTXPC25_LSB)
#define BIAS_BIAS2_PWD_IRTXPC25_SET(x)           (((32'd0 | (x)) << BIAS_BIAS2_PWD_IRTXPC25_LSB) & BIAS_BIAS2_PWD_IRTXPC25_MASK)
#define BIAS_BIAS2_PWD_IRTXPC25_RESET            3'h3
#define BIAS_BIAS2_PWD_IRLDO25_MSB               12
#define BIAS_BIAS2_PWD_IRLDO25_LSB               12
#define BIAS_BIAS2_PWD_IRLDO25_MASK              'h00001000
#define BIAS_BIAS2_PWD_IRLDO25_GET(x)            (((x) & BIAS_BIAS2_PWD_IRLDO25_MASK) >> BIAS_BIAS2_PWD_IRLDO25_LSB)
#define BIAS_BIAS2_PWD_IRLDO25_SET(x)            (((32'd0 | (x)) << BIAS_BIAS2_PWD_IRLDO25_LSB) & BIAS_BIAS2_PWD_IRLDO25_MASK)
#define BIAS_BIAS2_PWD_IRLDO25_RESET             1'h0
#define BIAS_BIAS2_PWD_IR2GTXMIX25_MSB           11
#define BIAS_BIAS2_PWD_IR2GTXMIX25_LSB           9
#define BIAS_BIAS2_PWD_IR2GTXMIX25_MASK          'h00000e00
#define BIAS_BIAS2_PWD_IR2GTXMIX25_GET(x)        (((x) & BIAS_BIAS2_PWD_IR2GTXMIX25_MASK) >> BIAS_BIAS2_PWD_IR2GTXMIX25_LSB)
#define BIAS_BIAS2_PWD_IR2GTXMIX25_SET(x)        (((32'd0 | (x)) << BIAS_BIAS2_PWD_IR2GTXMIX25_LSB) & BIAS_BIAS2_PWD_IR2GTXMIX25_MASK)
#define BIAS_BIAS2_PWD_IR2GTXMIX25_RESET         3'h3
#define BIAS_BIAS2_PWD_IR2GLOREG25_MSB           8
#define BIAS_BIAS2_PWD_IR2GLOREG25_LSB           6
#define BIAS_BIAS2_PWD_IR2GLOREG25_MASK          'h000001c0
#define BIAS_BIAS2_PWD_IR2GLOREG25_GET(x)        (((x) & BIAS_BIAS2_PWD_IR2GLOREG25_MASK) >> BIAS_BIAS2_PWD_IR2GLOREG25_LSB)
#define BIAS_BIAS2_PWD_IR2GLOREG25_SET(x)        (((32'd0 | (x)) << BIAS_BIAS2_PWD_IR2GLOREG25_LSB) & BIAS_BIAS2_PWD_IR2GLOREG25_MASK)
#define BIAS_BIAS2_PWD_IR2GLOREG25_RESET         3'h3
#define BIAS_BIAS2_PWD_IR2GLNAREG25_MSB          5
#define BIAS_BIAS2_PWD_IR2GLNAREG25_LSB          3
#define BIAS_BIAS2_PWD_IR2GLNAREG25_MASK         'h00000038
#define BIAS_BIAS2_PWD_IR2GLNAREG25_GET(x)       (((x) & BIAS_BIAS2_PWD_IR2GLNAREG25_MASK) >> BIAS_BIAS2_PWD_IR2GLNAREG25_LSB)
#define BIAS_BIAS2_PWD_IR2GLNAREG25_SET(x)       (((32'd0 | (x)) << BIAS_BIAS2_PWD_IR2GLNAREG25_LSB) & BIAS_BIAS2_PWD_IR2GLNAREG25_MASK)
#define BIAS_BIAS2_PWD_IR2GLNAREG25_RESET        3'h3
#define BIAS_BIAS2_PWD_IR5GRFVREF2525_MSB        2
#define BIAS_BIAS2_PWD_IR5GRFVREF2525_LSB        0
#define BIAS_BIAS2_PWD_IR5GRFVREF2525_MASK       'h00000007
#define BIAS_BIAS2_PWD_IR5GRFVREF2525_GET(x)     (((x) & BIAS_BIAS2_PWD_IR5GRFVREF2525_MASK) >> BIAS_BIAS2_PWD_IR5GRFVREF2525_LSB)
#define BIAS_BIAS2_PWD_IR5GRFVREF2525_SET(x)     (((32'd0 | (x)) << BIAS_BIAS2_PWD_IR5GRFVREF2525_LSB) & BIAS_BIAS2_PWD_IR5GRFVREF2525_MASK)
#define BIAS_BIAS2_PWD_IR5GRFVREF2525_RESET      3'h3
#define BIAS_BIAS2_RESET                         (32'h0 | \
                                                  BIAS_BIAS2_PWD_IC5GMIXI25_SET(BIAS_BIAS2_PWD_IC5GMIXI25_RESET) | \
                                                  BIAS_BIAS2_PWD_IC5GDIV25_SET(BIAS_BIAS2_PWD_IC5GDIV25_RESET) | \
                                                  BIAS_BIAS2_PWD_IC5GLOREG25_SET(BIAS_BIAS2_PWD_IC5GLOREG25_RESET) | \
                                                  BIAS_BIAS2_PWD_IRPLL25_SET(BIAS_BIAS2_PWD_IRPLL25_RESET) | \
                                                  BIAS_BIAS2_PWD_IRXTAL25_SET(BIAS_BIAS2_PWD_IRXTAL25_RESET) | \
                                                  BIAS_BIAS2_PWD_IRTSENS25_SET(BIAS_BIAS2_PWD_IRTSENS25_RESET) | \
                                                  BIAS_BIAS2_PWD_IRTXPC25_SET(BIAS_BIAS2_PWD_IRTXPC25_RESET) | \
                                                  BIAS_BIAS2_PWD_IRLDO25_SET(BIAS_BIAS2_PWD_IRLDO25_RESET) | \
                                                  BIAS_BIAS2_PWD_IR2GTXMIX25_SET(BIAS_BIAS2_PWD_IR2GTXMIX25_RESET) | \
                                                  BIAS_BIAS2_PWD_IR2GLOREG25_SET(BIAS_BIAS2_PWD_IR2GLOREG25_RESET) | \
                                                  BIAS_BIAS2_PWD_IR2GLNAREG25_SET(BIAS_BIAS2_PWD_IR2GLNAREG25_RESET) | \
                                                  BIAS_BIAS2_PWD_IR5GRFVREF2525_SET(BIAS_BIAS2_PWD_IR5GRFVREF2525_RESET))
#define BIAS_BIAS2_HW_MASK                       (32'h0)
#define BIAS_BIAS2_SW_MASK                       (32'h0 | \
                                                  BIAS_BIAS2_PWD_IC5GMIXI25_MASK | \
                                                  BIAS_BIAS2_PWD_IC5GDIV25_MASK | \
                                                  BIAS_BIAS2_PWD_IC5GLOREG25_MASK | \
                                                  BIAS_BIAS2_PWD_IRPLL25_MASK | \
                                                  BIAS_BIAS2_PWD_IRXTAL25_MASK | \
                                                  BIAS_BIAS2_PWD_IRTSENS25_MASK | \
                                                  BIAS_BIAS2_PWD_IRTXPC25_MASK | \
                                                  BIAS_BIAS2_PWD_IRLDO25_MASK | \
                                                  BIAS_BIAS2_PWD_IR2GTXMIX25_MASK | \
                                                  BIAS_BIAS2_PWD_IR2GLOREG25_MASK | \
                                                  BIAS_BIAS2_PWD_IR2GLNAREG25_MASK | \
                                                  BIAS_BIAS2_PWD_IR5GRFVREF2525_MASK)

#define BIAS_BIAS3_ADDRESS                       'h0000000c
#define BIAS_BIAS3_PWD_IR5GTXMIX25_MSB           31
#define BIAS_BIAS3_PWD_IR5GTXMIX25_LSB           29
#define BIAS_BIAS3_PWD_IR5GTXMIX25_MASK          'he0000000
#define BIAS_BIAS3_PWD_IR5GTXMIX25_GET(x)        (((x) & BIAS_BIAS3_PWD_IR5GTXMIX25_MASK) >> BIAS_BIAS3_PWD_IR5GTXMIX25_LSB)
#define BIAS_BIAS3_PWD_IR5GTXMIX25_SET(x)        (((32'd0 | (x)) << BIAS_BIAS3_PWD_IR5GTXMIX25_LSB) & BIAS_BIAS3_PWD_IR5GTXMIX25_MASK)
#define BIAS_BIAS3_PWD_IR5GTXMIX25_RESET         3'h3
#define BIAS_BIAS3_PWD_IR5GAGC25_MSB             28
#define BIAS_BIAS3_PWD_IR5GAGC25_LSB             26
#define BIAS_BIAS3_PWD_IR5GAGC25_MASK            'h1c000000
#define BIAS_BIAS3_PWD_IR5GAGC25_GET(x)          (((x) & BIAS_BIAS3_PWD_IR5GAGC25_MASK) >> BIAS_BIAS3_PWD_IR5GAGC25_LSB)
#define BIAS_BIAS3_PWD_IR5GAGC25_SET(x)          (((32'd0 | (x)) << BIAS_BIAS3_PWD_IR5GAGC25_LSB) & BIAS_BIAS3_PWD_IR5GAGC25_MASK)
#define BIAS_BIAS3_PWD_IR5GAGC25_RESET           3'h3
#define BIAS_BIAS3_PWD_ICDAC50_MSB               25
#define BIAS_BIAS3_PWD_ICDAC50_LSB               23
#define BIAS_BIAS3_PWD_ICDAC50_MASK              'h03800000
#define BIAS_BIAS3_PWD_ICDAC50_GET(x)            (((x) & BIAS_BIAS3_PWD_ICDAC50_MASK) >> BIAS_BIAS3_PWD_ICDAC50_LSB)
#define BIAS_BIAS3_PWD_ICDAC50_SET(x)            (((32'd0 | (x)) << BIAS_BIAS3_PWD_ICDAC50_LSB) & BIAS_BIAS3_PWD_ICDAC50_MASK)
#define BIAS_BIAS3_PWD_ICDAC50_RESET             3'h3
#define BIAS_BIAS3_PWD_ICSYNTH50_MSB             22
#define BIAS_BIAS3_PWD_ICSYNTH50_LSB             22
#define BIAS_BIAS3_PWD_ICSYNTH50_MASK            'h00400000
#define BIAS_BIAS3_PWD_ICSYNTH50_GET(x)          (((x) & BIAS_BIAS3_PWD_ICSYNTH50_MASK) >> BIAS_BIAS3_PWD_ICSYNTH50_LSB)
#define BIAS_BIAS3_PWD_ICSYNTH50_SET(x)          (((32'd0 | (x)) << BIAS_BIAS3_PWD_ICSYNTH50_LSB) & BIAS_BIAS3_PWD_ICSYNTH50_MASK)
#define BIAS_BIAS3_PWD_ICSYNTH50_RESET           1'h0
#define BIAS_BIAS3_PWD_ICBB50_MSB                21
#define BIAS_BIAS3_PWD_ICBB50_LSB                21
#define BIAS_BIAS3_PWD_ICBB50_MASK               'h00200000
#define BIAS_BIAS3_PWD_ICBB50_GET(x)             (((x) & BIAS_BIAS3_PWD_ICBB50_MASK) >> BIAS_BIAS3_PWD_ICBB50_LSB)
#define BIAS_BIAS3_PWD_ICBB50_SET(x)             (((32'd0 | (x)) << BIAS_BIAS3_PWD_ICBB50_LSB) & BIAS_BIAS3_PWD_ICBB50_MASK)
#define BIAS_BIAS3_PWD_ICBB50_RESET              1'h0
#define BIAS_BIAS3_PWD_IC2GDIV50_MSB             20
#define BIAS_BIAS3_PWD_IC2GDIV50_LSB             18
#define BIAS_BIAS3_PWD_IC2GDIV50_MASK            'h001c0000
#define BIAS_BIAS3_PWD_IC2GDIV50_GET(x)          (((x) & BIAS_BIAS3_PWD_IC2GDIV50_MASK) >> BIAS_BIAS3_PWD_IC2GDIV50_LSB)
#define BIAS_BIAS3_PWD_IC2GDIV50_SET(x)          (((32'd0 | (x)) << BIAS_BIAS3_PWD_IC2GDIV50_LSB) & BIAS_BIAS3_PWD_IC2GDIV50_MASK)
#define BIAS_BIAS3_PWD_IC2GDIV50_RESET           3'h3
#define BIAS_BIAS3_PWD_IRSYNTH50_MSB             17
#define BIAS_BIAS3_PWD_IRSYNTH50_LSB             17
#define BIAS_BIAS3_PWD_IRSYNTH50_MASK            'h00020000
#define BIAS_BIAS3_PWD_IRSYNTH50_GET(x)          (((x) & BIAS_BIAS3_PWD_IRSYNTH50_MASK) >> BIAS_BIAS3_PWD_IRSYNTH50_LSB)
#define BIAS_BIAS3_PWD_IRSYNTH50_SET(x)          (((32'd0 | (x)) << BIAS_BIAS3_PWD_IRSYNTH50_LSB) & BIAS_BIAS3_PWD_IRSYNTH50_MASK)
#define BIAS_BIAS3_PWD_IRSYNTH50_RESET           1'h0
#define BIAS_BIAS3_PWD_IRBB50_MSB                16
#define BIAS_BIAS3_PWD_IRBB50_LSB                16
#define BIAS_BIAS3_PWD_IRBB50_MASK               'h00010000
#define BIAS_BIAS3_PWD_IRBB50_GET(x)             (((x) & BIAS_BIAS3_PWD_IRBB50_MASK) >> BIAS_BIAS3_PWD_IRBB50_LSB)
#define BIAS_BIAS3_PWD_IRBB50_SET(x)             (((32'd0 | (x)) << BIAS_BIAS3_PWD_IRBB50_LSB) & BIAS_BIAS3_PWD_IRBB50_MASK)
#define BIAS_BIAS3_PWD_IRBB50_RESET              1'h0
#define BIAS_BIAS3_PWD_IC25SPARE1_MSB            15
#define BIAS_BIAS3_PWD_IC25SPARE1_LSB            13
#define BIAS_BIAS3_PWD_IC25SPARE1_MASK           'h0000e000
#define BIAS_BIAS3_PWD_IC25SPARE1_GET(x)         (((x) & BIAS_BIAS3_PWD_IC25SPARE1_MASK) >> BIAS_BIAS3_PWD_IC25SPARE1_LSB)
#define BIAS_BIAS3_PWD_IC25SPARE1_SET(x)         (((32'd0 | (x)) << BIAS_BIAS3_PWD_IC25SPARE1_LSB) & BIAS_BIAS3_PWD_IC25SPARE1_MASK)
#define BIAS_BIAS3_PWD_IC25SPARE1_RESET          3'h3
#define BIAS_BIAS3_PWD_IC25SPARE2_MSB            12
#define BIAS_BIAS3_PWD_IC25SPARE2_LSB            10
#define BIAS_BIAS3_PWD_IC25SPARE2_MASK           'h00001c00
#define BIAS_BIAS3_PWD_IC25SPARE2_GET(x)         (((x) & BIAS_BIAS3_PWD_IC25SPARE2_MASK) >> BIAS_BIAS3_PWD_IC25SPARE2_LSB)
#define BIAS_BIAS3_PWD_IC25SPARE2_SET(x)         (((32'd0 | (x)) << BIAS_BIAS3_PWD_IC25SPARE2_LSB) & BIAS_BIAS3_PWD_IC25SPARE2_MASK)
#define BIAS_BIAS3_PWD_IC25SPARE2_RESET          3'h3
#define BIAS_BIAS3_PWD_IR25SPARE1_MSB            9
#define BIAS_BIAS3_PWD_IR25SPARE1_LSB            7
#define BIAS_BIAS3_PWD_IR25SPARE1_MASK           'h00000380
#define BIAS_BIAS3_PWD_IR25SPARE1_GET(x)         (((x) & BIAS_BIAS3_PWD_IR25SPARE1_MASK) >> BIAS_BIAS3_PWD_IR25SPARE1_LSB)
#define BIAS_BIAS3_PWD_IR25SPARE1_SET(x)         (((32'd0 | (x)) << BIAS_BIAS3_PWD_IR25SPARE1_LSB) & BIAS_BIAS3_PWD_IR25SPARE1_MASK)
#define BIAS_BIAS3_PWD_IR25SPARE1_RESET          3'h3
#define BIAS_BIAS3_PWD_IR25SPARE2_MSB            6
#define BIAS_BIAS3_PWD_IR25SPARE2_LSB            4
#define BIAS_BIAS3_PWD_IR25SPARE2_MASK           'h00000070
#define BIAS_BIAS3_PWD_IR25SPARE2_GET(x)         (((x) & BIAS_BIAS3_PWD_IR25SPARE2_MASK) >> BIAS_BIAS3_PWD_IR25SPARE2_LSB)
#define BIAS_BIAS3_PWD_IR25SPARE2_SET(x)         (((32'd0 | (x)) << BIAS_BIAS3_PWD_IR25SPARE2_LSB) & BIAS_BIAS3_PWD_IR25SPARE2_MASK)
#define BIAS_BIAS3_PWD_IR25SPARE2_RESET          3'h3
#define BIAS_BIAS3_PWD_ICDACREG12P5_MSB          3
#define BIAS_BIAS3_PWD_ICDACREG12P5_LSB          1
#define BIAS_BIAS3_PWD_ICDACREG12P5_MASK         'h0000000e
#define BIAS_BIAS3_PWD_ICDACREG12P5_GET(x)       (((x) & BIAS_BIAS3_PWD_ICDACREG12P5_MASK) >> BIAS_BIAS3_PWD_ICDACREG12P5_LSB)
#define BIAS_BIAS3_PWD_ICDACREG12P5_SET(x)       (((32'd0 | (x)) << BIAS_BIAS3_PWD_ICDACREG12P5_LSB) & BIAS_BIAS3_PWD_ICDACREG12P5_MASK)
#define BIAS_BIAS3_PWD_ICDACREG12P5_RESET        3'h5
#define BIAS_BIAS3_SPARE_MSB                     0
#define BIAS_BIAS3_SPARE_LSB                     0
#define BIAS_BIAS3_SPARE_MASK                    'h00000001
#define BIAS_BIAS3_SPARE_GET(x)                  (((x) & BIAS_BIAS3_SPARE_MASK) >> BIAS_BIAS3_SPARE_LSB)
#define BIAS_BIAS3_SPARE_SET(x)                  (((32'd0 | (x)) << BIAS_BIAS3_SPARE_LSB) & BIAS_BIAS3_SPARE_MASK)
#define BIAS_BIAS3_SPARE_RESET                   1'h0
#define BIAS_BIAS3_RESET                         (32'h0 | \
                                                  BIAS_BIAS3_PWD_IR5GTXMIX25_SET(BIAS_BIAS3_PWD_IR5GTXMIX25_RESET) | \
                                                  BIAS_BIAS3_PWD_IR5GAGC25_SET(BIAS_BIAS3_PWD_IR5GAGC25_RESET) | \
                                                  BIAS_BIAS3_PWD_ICDAC50_SET(BIAS_BIAS3_PWD_ICDAC50_RESET) | \
                                                  BIAS_BIAS3_PWD_ICSYNTH50_SET(BIAS_BIAS3_PWD_ICSYNTH50_RESET) | \
                                                  BIAS_BIAS3_PWD_ICBB50_SET(BIAS_BIAS3_PWD_ICBB50_RESET) | \
                                                  BIAS_BIAS3_PWD_IC2GDIV50_SET(BIAS_BIAS3_PWD_IC2GDIV50_RESET) | \
                                                  BIAS_BIAS3_PWD_IRSYNTH50_SET(BIAS_BIAS3_PWD_IRSYNTH50_RESET) | \
                                                  BIAS_BIAS3_PWD_IRBB50_SET(BIAS_BIAS3_PWD_IRBB50_RESET) | \
                                                  BIAS_BIAS3_PWD_IC25SPARE1_SET(BIAS_BIAS3_PWD_IC25SPARE1_RESET) | \
                                                  BIAS_BIAS3_PWD_IC25SPARE2_SET(BIAS_BIAS3_PWD_IC25SPARE2_RESET) | \
                                                  BIAS_BIAS3_PWD_IR25SPARE1_SET(BIAS_BIAS3_PWD_IR25SPARE1_RESET) | \
                                                  BIAS_BIAS3_PWD_IR25SPARE2_SET(BIAS_BIAS3_PWD_IR25SPARE2_RESET) | \
                                                  BIAS_BIAS3_PWD_ICDACREG12P5_SET(BIAS_BIAS3_PWD_ICDACREG12P5_RESET) | \
                                                  BIAS_BIAS3_SPARE_SET(BIAS_BIAS3_SPARE_RESET))
#define BIAS_BIAS3_HW_MASK                       (32'h0)
#define BIAS_BIAS3_SW_MASK                       (32'h0 | \
                                                  BIAS_BIAS3_PWD_IR5GTXMIX25_MASK | \
                                                  BIAS_BIAS3_PWD_IR5GAGC25_MASK | \
                                                  BIAS_BIAS3_PWD_ICDAC50_MASK | \
                                                  BIAS_BIAS3_PWD_ICSYNTH50_MASK | \
                                                  BIAS_BIAS3_PWD_ICBB50_MASK | \
                                                  BIAS_BIAS3_PWD_IC2GDIV50_MASK | \
                                                  BIAS_BIAS3_PWD_IRSYNTH50_MASK | \
                                                  BIAS_BIAS3_PWD_IRBB50_MASK | \
                                                  BIAS_BIAS3_PWD_IC25SPARE1_MASK | \
                                                  BIAS_BIAS3_PWD_IC25SPARE2_MASK | \
                                                  BIAS_BIAS3_PWD_IR25SPARE1_MASK | \
                                                  BIAS_BIAS3_PWD_IR25SPARE2_MASK | \
                                                  BIAS_BIAS3_PWD_ICDACREG12P5_MASK | \
                                                  BIAS_BIAS3_SPARE_MASK)

#define BIAS_REG_ADDRESS_MSB                     3

#endif /* _BIAS_REG_VRH_ */
