circuit control_decode : @[:@2.0]
  module control_decode : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_R_Format : UInt<1> @[:@6.4]
    input io_Load : UInt<1> @[:@6.4]
    input io_Store : UInt<1> @[:@6.4]
    input io_Branch : UInt<1> @[:@6.4]
    input io_I_Type : UInt<1> @[:@6.4]
    input io_JALR : UInt<1> @[:@6.4]
    input io_JAL : UInt<1> @[:@6.4]
    input io_LUI : UInt<1> @[:@6.4]
    output io_MemWrite : UInt<1> @[:@6.4]
    output io_Branch2 : UInt<1> @[:@6.4]
    output io_MemRead : UInt<1> @[:@6.4]
    output io_RegWrite : UInt<1> @[:@6.4]
    output io_MemtoReg : UInt<1> @[:@6.4]
    output io_ALUoperation : UInt<3> @[:@6.4]
    output io_operand_A_sel : UInt<2> @[:@6.4]
    output io_operand_B_sel : UInt<1> @[:@6.4]
    output io_extend_sel : UInt<2> @[:@6.4]
    output io_next_PC_sel : UInt<2> @[:@6.4]
  
    node _T_52 = eq(io_R_Format, UInt<1>("h1")) @[control_decode.scala 39:34:@18.4]
    node _T_55 = eq(io_Load, UInt<1>("h1")) @[control_decode.scala 41:29:@23.6]
    node _T_62 = eq(io_Store, UInt<1>("h1")) @[control_decode.scala 48:29:@32.8]
    node _T_68 = eq(io_Branch, UInt<1>("h1")) @[control_decode.scala 54:31:@40.10]
    node _T_73 = eq(io_I_Type, UInt<1>("h1")) @[control_decode.scala 59:31:@47.12]
    node _T_78 = eq(io_JALR, UInt<1>("h1")) @[control_decode.scala 65:29:@54.14]
    node _T_84 = eq(io_JAL, UInt<1>("h1")) @[control_decode.scala 71:27:@62.16]
    node _T_90 = eq(io_LUI, UInt<1>("h1")) @[control_decode.scala 77:28:@70.18]
    node _GEN_0 = mux(_T_90, UInt<1>("h1"), UInt<1>("h0")) @[control_decode.scala 77:36:@71.18]
    node _GEN_1 = mux(_T_90, UInt<3>("h6"), UInt<1>("h0")) @[control_decode.scala 77:36:@71.18]
    node _GEN_2 = mux(_T_90, UInt<2>("h3"), UInt<1>("h0")) @[control_decode.scala 77:36:@71.18]
    node _GEN_3 = mux(_T_84, UInt<1>("h1"), _GEN_0) @[control_decode.scala 71:35:@63.16]
    node _GEN_4 = mux(_T_84, UInt<2>("h3"), _GEN_1) @[control_decode.scala 71:35:@63.16]
    node _GEN_5 = mux(_T_84, UInt<2>("h2"), _GEN_2) @[control_decode.scala 71:35:@63.16]
    node _GEN_6 = mux(_T_84, UInt<2>("h2"), UInt<1>("h0")) @[control_decode.scala 71:35:@63.16]
    node _GEN_7 = mux(_T_84, UInt<1>("h0"), _GEN_0) @[control_decode.scala 71:35:@63.16]
    node _GEN_8 = mux(_T_78, UInt<1>("h1"), _GEN_3) @[control_decode.scala 65:37:@55.14]
    node _GEN_9 = mux(_T_78, UInt<2>("h3"), _GEN_4) @[control_decode.scala 65:37:@55.14]
    node _GEN_10 = mux(_T_78, UInt<2>("h2"), _GEN_5) @[control_decode.scala 65:37:@55.14]
    node _GEN_11 = mux(_T_78, UInt<2>("h3"), _GEN_6) @[control_decode.scala 65:37:@55.14]
    node _GEN_12 = mux(_T_78, UInt<1>("h0"), _GEN_7) @[control_decode.scala 65:37:@55.14]
    node _GEN_13 = mux(_T_73, UInt<1>("h1"), _GEN_8) @[control_decode.scala 59:39:@48.12]
    node _GEN_14 = mux(_T_73, UInt<1>("h1"), _GEN_9) @[control_decode.scala 59:39:@48.12]
    node _GEN_15 = mux(_T_73, UInt<1>("h1"), _GEN_12) @[control_decode.scala 59:39:@48.12]
    node _GEN_16 = mux(_T_73, UInt<1>("h0"), _GEN_10) @[control_decode.scala 59:39:@48.12]
    node _GEN_17 = mux(_T_73, UInt<1>("h0"), _GEN_11) @[control_decode.scala 59:39:@48.12]
    node _GEN_18 = mux(_T_73, UInt<1>("h0"), _GEN_12) @[control_decode.scala 59:39:@48.12]
    node _GEN_19 = mux(_T_68, UInt<1>("h1"), UInt<1>("h0")) @[control_decode.scala 54:39:@41.10]
    node _GEN_20 = mux(_T_68, UInt<2>("h2"), _GEN_14) @[control_decode.scala 54:39:@41.10]
    node _GEN_21 = mux(_T_68, UInt<1>("h1"), _GEN_17) @[control_decode.scala 54:39:@41.10]
    node _GEN_22 = mux(_T_68, UInt<1>("h0"), _GEN_13) @[control_decode.scala 54:39:@41.10]
    node _GEN_23 = mux(_T_68, UInt<1>("h0"), _GEN_15) @[control_decode.scala 54:39:@41.10]
    node _GEN_24 = mux(_T_68, UInt<1>("h0"), _GEN_16) @[control_decode.scala 54:39:@41.10]
    node _GEN_25 = mux(_T_68, UInt<1>("h0"), _GEN_18) @[control_decode.scala 54:39:@41.10]
    node _GEN_26 = mux(_T_62, UInt<1>("h1"), UInt<1>("h0")) @[control_decode.scala 48:37:@33.8]
    node _GEN_27 = mux(_T_62, UInt<3>("h5"), _GEN_20) @[control_decode.scala 48:37:@33.8]
    node _GEN_28 = mux(_T_62, UInt<1>("h1"), _GEN_23) @[control_decode.scala 48:37:@33.8]
    node _GEN_29 = mux(_T_62, UInt<2>("h2"), _GEN_25) @[control_decode.scala 48:37:@33.8]
    node _GEN_30 = mux(_T_62, UInt<1>("h0"), _GEN_19) @[control_decode.scala 48:37:@33.8]
    node _GEN_31 = mux(_T_62, UInt<1>("h0"), _GEN_21) @[control_decode.scala 48:37:@33.8]
    node _GEN_32 = mux(_T_62, UInt<1>("h0"), _GEN_22) @[control_decode.scala 48:37:@33.8]
    node _GEN_33 = mux(_T_62, UInt<1>("h0"), _GEN_24) @[control_decode.scala 48:37:@33.8]
    node _GEN_34 = mux(_T_55, UInt<1>("h1"), _GEN_26) @[control_decode.scala 41:37:@24.6]
    node _GEN_35 = mux(_T_55, UInt<1>("h1"), _GEN_32) @[control_decode.scala 41:37:@24.6]
    node _GEN_36 = mux(_T_55, UInt<1>("h1"), UInt<1>("h0")) @[control_decode.scala 41:37:@24.6]
    node _GEN_37 = mux(_T_55, UInt<1>("h1"), _GEN_28) @[control_decode.scala 41:37:@24.6]
    node _GEN_38 = mux(_T_55, UInt<3>("h4"), _GEN_27) @[control_decode.scala 41:37:@24.6]
    node _GEN_39 = mux(_T_55, UInt<1>("h0"), _GEN_29) @[control_decode.scala 41:37:@24.6]
    node _GEN_40 = mux(_T_55, UInt<1>("h0"), _GEN_30) @[control_decode.scala 41:37:@24.6]
    node _GEN_41 = mux(_T_55, UInt<1>("h0"), _GEN_31) @[control_decode.scala 41:37:@24.6]
    node _GEN_42 = mux(_T_55, UInt<1>("h0"), _GEN_33) @[control_decode.scala 41:37:@24.6]
    node _GEN_43 = mux(_T_52, UInt<1>("h1"), _GEN_35) @[control_decode.scala 39:42:@19.4]
    node _GEN_44 = mux(_T_52, UInt<1>("h0"), _GEN_34) @[control_decode.scala 39:42:@19.4]
    node _GEN_45 = mux(_T_52, UInt<1>("h0"), _GEN_36) @[control_decode.scala 39:42:@19.4]
    node _GEN_46 = mux(_T_52, UInt<1>("h0"), _GEN_37) @[control_decode.scala 39:42:@19.4]
    node _GEN_47 = mux(_T_52, UInt<1>("h0"), _GEN_38) @[control_decode.scala 39:42:@19.4]
    node _GEN_48 = mux(_T_52, UInt<1>("h0"), _GEN_39) @[control_decode.scala 39:42:@19.4]
    node _GEN_49 = mux(_T_52, UInt<1>("h0"), _GEN_40) @[control_decode.scala 39:42:@19.4]
    node _GEN_50 = mux(_T_52, UInt<1>("h0"), _GEN_41) @[control_decode.scala 39:42:@19.4]
    node _GEN_51 = mux(_T_52, UInt<1>("h0"), _GEN_42) @[control_decode.scala 39:42:@19.4]
    io_MemWrite <= UInt<1>("h0") @[control_decode.scala 28:28:@8.4]
    io_Branch2 <= _GEN_49 @[control_decode.scala 29:27:@9.4 control_decode.scala 55:27:@42.12]
    io_MemRead <= _GEN_44 @[control_decode.scala 30:27:@10.4 control_decode.scala 42:27:@25.8 control_decode.scala 49:27:@34.10]
    io_RegWrite <= _GEN_43 @[control_decode.scala 31:28:@11.4 control_decode.scala 40:36:@20.6 control_decode.scala 43:28:@26.8 control_decode.scala 60:28:@49.14 control_decode.scala 66:28:@56.16 control_decode.scala 72:28:@64.18 control_decode.scala 78:28:@72.20]
    io_MemtoReg <= _GEN_45 @[control_decode.scala 32:28:@12.4 control_decode.scala 44:28:@27.8]
    io_ALUoperation <= _GEN_47 @[control_decode.scala 33:32:@13.4 control_decode.scala 46:32:@29.8 control_decode.scala 50:32:@35.10 control_decode.scala 56:32:@43.12 control_decode.scala 61:32:@50.14 control_decode.scala 67:32:@57.16 control_decode.scala 73:32:@65.18 control_decode.scala 79:32:@73.20]
    io_operand_A_sel <= _GEN_51 @[control_decode.scala 34:33:@14.4 control_decode.scala 68:33:@58.16 control_decode.scala 74:33:@66.18 control_decode.scala 80:33:@74.20]
    io_operand_B_sel <= _GEN_46 @[control_decode.scala 35:33:@15.4 control_decode.scala 45:33:@28.8 control_decode.scala 51:33:@36.10 control_decode.scala 62:33:@51.14 control_decode.scala 81:33:@75.20]
    io_extend_sel <= _GEN_48 @[control_decode.scala 36:30:@16.4 control_decode.scala 52:30:@37.10 control_decode.scala 82:30:@76.20]
    io_next_PC_sel <= _GEN_50 @[control_decode.scala 37:31:@17.4 control_decode.scala 57:31:@44.12 control_decode.scala 69:31:@59.16 control_decode.scala 75:31:@67.18]
