INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_4_2_bcd_to_7segment/lab1_4_2.srcs/sources_1/new/bcd_to_7segment_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_to_7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab1/lab1_4_2_bcd_to_7segment/lab1_4_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
