{:input (genetic.crossover/dumb-crossover 672437117 (genetic.mutation/change-constant-value 1928626975 (genetic.mutation/change-names-remove-clause 1290753624 (genetic.crossover/dumb-crossover 970656263 (genetic.representation/genetic-representation "examples/58400.B24FC9C1.blif") (genetic.representation/genetic-representation "examples/57281.AE846E31.blif")))) (genetic.mutation/change-constant-value 1880459976 (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire3_6_:missing_8 , wire9_36, \\wire10_:missing , \\wire11_:missing , wire12_43, \\wire14_:missing , \\wire15_:missing , \\wire16_:missing , \\wire17_:missing , wire18_37, wire20_39, wire22_7, wire23_47, wire24_7, wire25_54);\n  wire \\:missing_edge ;\n  wire wire1;\n  input \\wire10_:missing ;\n  wire \\wire10_:missing ;\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  input wire12_43;\n  wire wire12_43;\n  input \\wire14_:missing ;\n  wire \\wire14_:missing ;\n  input \\wire15_:missing ;\n  wire \\wire15_:missing ;\n  input \\wire16_:missing ;\n  wire \\wire16_:missing ;\n  input \\wire17_:missing ;\n  wire \\wire17_:missing ;\n  output wire18_37;\n  wire wire18_37;\n  wire wire2;\n  output wire20_39;\n  wire wire20_39;\n  output wire22_7;\n  wire wire22_7;\n  output wire23_47;\n  wire wire23_47;\n  output wire24_7;\n  wire wire24_7;\n  output wire25_54;\n  wire wire25_54;\n  wire wire28_35;\n  wire wire28_36;\n  wire wire28_7;\n  wire wire29_7;\n  wire \\wire29_:missing ;\n  wire wire30_53;\n  wire wire30_7;\n  wire \\wire30_:missing ;\n  wire wire31_7;\n  wire \\wire31_:missing ;\n  wire wire32_41;\n  wire wire32_7;\n  wire \\wire32_:missing ;\n  wire wire33_43;\n  wire \\wire33_:missing ;\n  wire wire34_49;\n  wire wire34_7;\n  input \\wire3_6_:missing_8 ;\n  wire \\wire3_6_:missing_8 ;\n  wire \\wire50_:missing ;\n  wire wire54;\n  wire wire54_39;\n  wire wire54_45;\n  wire wire54_47;\n  wire wire54_49;\n  wire wire54_50;\n  wire wire54_51;\n  wire wire54_53;\n  wire wire54_55;\n  wire \\wire54_:missing ;\n  wire \\wire55_:missing ;\n  wire wire8_7;\n  wire \\wire8_:missing ;\n  input wire9_36;\n  wire wire9_36;\n  wire \\wire:missing_46 ;\n  wire \\wire:missing_46_48_5_40_41_44 ;\n  wire \\wire:missing_48 ;\n  wire \\wire:missing_51 ;\n  wire \\wire:missing_52 ;\n  wire \\wire:missing_7 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire3_6_:missing_8 , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire34_7, wire34_49 };\n  assign \\wire:missing_7  = 4'he >> { wire8_7, \\wire:missing_edge  };\n  assign \\wire8_:missing  = 4'h2 >> { \\wire3_6_:missing_8 , \\wire:missing_edge  };\n  assign wire28_35 = 4'h8 >> { wire28_7, wire28_36 };\n  assign \\wire29_:missing  = 4'h8 >> { wire29_7, wire29_7 };\n  assign \\wire30_:missing  = 4'h8 >> { wire30_7, wire30_53 };\n  assign \\wire31_:missing  = 4'h8 >> { \\wire:missing_edge , wire31_7 };\n  assign \\wire32_:missing  = 4'h8 >> { wire32_41, wire32_7 };\n  assign \\wire33_:missing  = 4'h8 >> { \\wire:missing_edge , wire33_43 };\n  assign wire1 = 1'h0;\n  assign wire2 = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_46_48_5_40_41_44  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire55_:missing  = wire54_55;\n  assign \\wire54_:missing  = wire54;\n  assign wire30_53 = wire54_53;\n  assign \\wire:missing_52  = \\wire:missing_edge ;\n  assign \\wire:missing_51  = wire54_51;\n  assign \\wire50_:missing  = wire54_50;\n  assign wire34_49 = wire54_49;\n  assign \\wire:missing_48  = \\wire:missing_46_48_5_40_41_44 ;\n  assign wire23_47 = wire54_47;\n  assign \\wire:missing_46  = \\wire:missing_46_48_5_40_41_44 ;\n  assign \\wire:missing_edge  = wire54_45;\n  assign \\wire:missing_edge  = \\wire:missing_46_48_5_40_41_44 ;\n  assign wire33_43 = wire12_43;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire32_41 = \\wire:missing_46_48_5_40_41_44 ;\n  assign \\wire:missing_edge  = \\wire:missing_46_48_5_40_41_44 ;\n  assign wire20_39 = wire54_39;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire18_37 = \\wire:missing_edge ;\n  assign wire28_36 = wire9_36;\n  assign \\wire:missing_edge  = wire28_35;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:3.1-114.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire3_6_:missing_8 , wire9_36, \\wire10_:missing , \\wire11_:missing , wire12_43, \\wire14_:missing , \\wire15_:missing , \\wire16_:missing , \\wire17_:missing , wire18_37, wire20_39, wire22_7, wire23_47, wire24_7, wire25_54);\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:5.8-5.13\" *)\n  wire wire1;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:6.9-6.25\" *)\n  input \\wire10_:missing ;\n  wire \\wire10_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:8.9-8.25\" *)\n  input \\wire11_:missing ;\n  wire \\wire11_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:10.9-10.18\" *)\n  input wire12_43;\n  wire wire12_43;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:12.9-12.25\" *)\n  input \\wire14_:missing ;\n  wire \\wire14_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:14.9-14.25\" *)\n  input \\wire15_:missing ;\n  wire \\wire15_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:16.9-16.25\" *)\n  input \\wire16_:missing ;\n  wire \\wire16_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:18.9-18.25\" *)\n  input \\wire17_:missing ;\n  wire \\wire17_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:20.10-20.19\" *)\n  output wire18_37;\n  wire wire18_37;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:22.8-22.13\" *)\n  wire wire2;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:23.10-23.19\" *)\n  output wire20_39;\n  wire wire20_39;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:25.10-25.18\" *)\n  output wire22_7;\n  wire wire22_7;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:27.10-27.19\" *)\n  output wire23_47;\n  wire wire23_47;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:29.10-29.18\" *)\n  output wire24_7;\n  wire wire24_7;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:31.10-31.19\" *)\n  output wire25_54;\n  wire wire25_54;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:33.8-33.17\" *)\n  wire wire28_35;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:34.8-34.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire28_36;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:43.8-43.17\" *)\n  wire wire32_41;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:46.8-46.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire33_43;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:50.9-50.28\" *)\n  input \\wire3_6_:missing_8 ;\n  wire \\wire3_6_:missing_8 ;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:54.8-54.17\" *)\n  wire wire54_39;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:55.8-55.17\" *)\n  wire wire54_45;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:56.8-56.17\" *)\n  wire wire54_47;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:66.9-66.17\" *)\n  input wire9_36;\n  wire wire9_36;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:68.8-68.24\" *)\n  wire \\wire:missing_46 ;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:69.8-69.38\" *)\n  wire \\wire:missing_46_48_5_40_41_44 ;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:70.8-70.24\" *)\n  wire \\wire:missing_48 ;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:72.8-72.24\" *)\n  wire \\wire:missing_52 ;\n  (* src = \"/tmp/fuzzmount745B5940/8251FFEE.v:74.9-74.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire1 = 1'h0;\n  assign wire18_37 = 1'h0;\n  assign wire2 = 1'h1;\n  assign wire20_39 = 1'hx;\n  assign wire22_7 = 1'hx;\n  assign wire23_47 = 1'hx;\n  assign wire24_7 = 1'hx;\n  assign wire25_54 = 1'hx;\n  assign wire28_35 = 1'h0;\n  assign wire28_36 = wire9_36;\n  assign wire32_41 = 1'h0;\n  assign wire33_43 = wire12_43;\n  assign wire54_39 = 1'hx;\n  assign wire54_45 = 1'h0;\n  assign wire54_47 = 1'hx;\n  assign \\wire:missing_46  = 1'h0;\n  assign \\wire:missing_46_48_5_40_41_44  = 1'h0;\n  assign \\wire:missing_48  = 1'h0;\n  assign \\wire:missing_52  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 23:56:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9/src/top.v'.\nSBY 23:56:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] Copy '/tmp/fuzzmount745B5940/8251FFEE.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9/src/8251FFEE.v'.\nSBY 23:56:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] Copy '/tmp/fuzzmount745B5940/8251FFEE.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9/src/8251FFEE.post.v'.\nSBY 23:56:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] engine_0: abc pdr\nSBY 23:56:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:56:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] base: /tmp/fuzzmount745B5940/top.v:31: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:56:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/8251FFEE.v:80$62_Y [0] between cell $shr$/tmp/fuzzmount745B5940/8251FFEE.v:80$62.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:56:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/8251FFEE.v:77$59_Y [0] between cell $shr$/tmp/fuzzmount745B5940/8251FFEE.v:77$59.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:56:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/8251FFEE.v:76$58_Y [0] between cell $shr$/tmp/fuzzmount745B5940/8251FFEE.v:76$58.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 23:56:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] base: Warning: Wire presynth.\\wire25_54 is used but has no driver.\nSBY 23:56:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] base: Warning: Wire presynth.\\wire24_7 is used but has no driver.\nSBY 23:56:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] base: Warning: Wire presynth.\\wire23_47 is used but has no driver.\nSBY 23:56:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] base: Warning: Wire presynth.\\wire22_7 is used but has no driver.\nSBY 23:56:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] base: Warning: Wire presynth.\\wire20_39 is used but has no driver.\nSBY 23:56:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:56:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] base: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 23:56:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] base: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 23:56:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] base: finished (returncode=0)\nSBY 23:56:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:56:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] aig: Warning: Wire presynth.\\wire25_54 is used but has no driver.\nSBY 23:56:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] aig: Warning: Wire presynth.\\wire24_7 is used but has no driver.\nSBY 23:56:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] aig: Warning: Wire presynth.\\wire23_47 is used but has no driver.\nSBY 23:56:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] aig: Warning: Wire presynth.\\wire22_7 is used but has no driver.\nSBY 23:56:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] aig: Warning: Wire presynth.\\wire20_39 is used but has no driver.\nSBY 23:56:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] aig: Warning: Wire top.\\y_post_1 is used but has no driver.\nSBY 23:56:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] aig: Warning: Wire top.\\y_pre_1 is used but has no driver.\nSBY 23:56:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:56:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] aig: finished (returncode=0)\nSBY 23:56:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:56:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:56:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] engine_0: Warning: The network has no constraints.\nSBY 23:56:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:56:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] engine_0: finished (returncode=0)\nSBY 23:56:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] engine_0: Status returned by engine: FAIL\nSBY 23:56:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY 23:56:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 23:56:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:56:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9'.\nSBY 23:56:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwhqdtmj9] DONE (FAIL, rc=2)\n", :err ""}}}