# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../Sources" \
"../../../../AXI_Convolution_Controller.ip_user_files/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v" \
"../../../../AXI_Convolution_Controller.ip_user_files/bd/BRAM/sim/BRAM.v" \
"../../../../../../Sources/IP_Source/Convolution_Controller_v1.0/AXI_Convolution_Controller.v" \
"../../../../../../Sources/IP_Source/Convolution_Controller_v1.0/src/BRAM/hdl/BRAM_wrapper.v" \
"../../../../../../Sources/IP_Source/Convolution_Controller_v1.0/src/bram_coupler.v" \
"../../../../../../Sources/Multiplier/fixedmultiplyCompute.v" \
"../../../../../../Sources/General/Wrappers/ma_int_16.v" \
"../../../../../../Sources/General/matrixAccelerator.v" \
"../../../../../../Sources/Multiplier/multiplyComputePynq.v" \
"../../../../../../Sources/Adder/param_int_adder.v" \
"../../../../../../Sources/TB/General/Controller_w_BRAM_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
