m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dF:/maven-softwares/Labs/Verilog-labs/Lab4/JKFF
vSRLatch
!s110 1656167158
!i10b 1
!s100 I`Hl3e`Oe`nPLC1mo]HJ83
I6]=H:Y4AA[fEZ=z?@YdMA2
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dF:/maven-softwares/Labs/Verilog-labs/Lab4/SR-latch
w1656165598
8F:/maven-softwares/Labs/Verilog-labs/Lab4/SR-latch/SRLatch.v
FF:/maven-softwares/Labs/Verilog-labs/Lab4/SR-latch/SRLatch.v
L0 2
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1656167158.000000
!s107 F:/maven-softwares/Labs/Verilog-labs/Lab4/SR-latch/SRLatch.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/maven-softwares/Labs/Verilog-labs/Lab4/SR-latch/SRLatch.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
n@s@r@latch
vSRLatch_tb
!s110 1656167377
!i10b 1
!s100 iJclBRYI[j594R6:b=jF72
ITMolIU8mEHgZjTRL3@e[A0
R0
R1
w1656167371
8F:/maven-softwares/Labs/Verilog-labs/Lab4/SR-latch/SRLatch_tb.v
FF:/maven-softwares/Labs/Verilog-labs/Lab4/SR-latch/SRLatch_tb.v
L0 1
R2
r1
!s85 0
31
!s108 1656167377.000000
!s107 F:/maven-softwares/Labs/Verilog-labs/Lab4/SR-latch/SRLatch_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/maven-softwares/Labs/Verilog-labs/Lab4/SR-latch/SRLatch_tb.v|
!i113 1
R3
R4
n@s@r@latch_tb
