

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Tue Dec 17 22:20:07 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        conv2d
* Solution:       solution7
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.30|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  322|  322|  322|  322|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row            |  321|  321|       107|          -|          -|     3|    no    |
        | + Col           |  105|  105|        35|          -|          -|     3|    no    |
        |  ++ Product     |   33|   33|        11|          -|          -|     3|    no    |
        |   +++ Product2  |    9|    9|         3|          -|          -|     3|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     186|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     107|
|Register         |        -|      -|      63|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|      63|     293|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv2d_mac_muladdbkb_U1  |conv2d_mac_muladdbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_131_p2        |     +    |      0|  0|  10|           2|           1|
    |j_1_fu_169_p2        |     +    |      0|  0|  10|           2|           1|
    |ki_1_fu_199_p2       |     +    |      0|  0|  10|           2|           1|
    |kj_1_fu_264_p2       |     +    |      0|  0|  10|           2|           1|
    |tmp_10_fu_230_p2     |     +    |      0|  0|  15|           6|           6|
    |tmp_16_fu_283_p2     |     +    |      0|  0|  15|           6|           6|
    |tmp_17_fu_297_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_2_fu_274_p2      |     +    |      0|  0|  12|           3|           3|
    |tmp_7_fu_209_p2      |     +    |      0|  0|  12|           3|           3|
    |tmp_8_fu_179_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_15_fu_252_p2     |     -    |      0|  0|  15|           5|           5|
    |tmp_5_fu_153_p2      |     -    |      0|  0|  15|           5|           5|
    |exitcond1_fu_193_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_163_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond3_fu_125_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_258_p2   |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 186|          54|          50|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  41|          8|    1|          8|
    |i_reg_81      |   9|          2|    2|          4|
    |j_reg_92      |   9|          2|    2|          4|
    |ki_reg_103    |   9|          2|    2|          4|
    |kj_reg_114    |   9|          2|    2|          4|
    |res_address0  |  15|          3|    4|         12|
    |res_d0        |  15|          3|   16|         48|
    +--------------+----+-----------+-----+-----------+
    |Total         | 107|         22|   29|         84|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |a_load_reg_394      |  8|   0|    8|          0|
    |ap_CS_fsm           |  7|   0|    7|          0|
    |b_load_reg_399      |  8|   0|    8|          0|
    |i_1_reg_325         |  2|   0|    2|          0|
    |i_reg_81            |  2|   0|    2|          0|
    |j_1_reg_343         |  2|   0|    2|          0|
    |j_reg_92            |  2|   0|    2|          0|
    |ki_1_reg_361        |  2|   0|    2|          0|
    |ki_reg_103          |  2|   0|    2|          0|
    |kj_1_reg_379        |  2|   0|    2|          0|
    |kj_reg_114          |  2|   0|    2|          0|
    |res_addr_reg_348    |  4|   0|    4|          0|
    |tmp_10_reg_366      |  6|   0|    6|          0|
    |tmp_15_reg_371      |  5|   0|    5|          0|
    |tmp_1_cast_reg_335  |  2|   0|    3|          1|
    |tmp_4_cast_reg_353  |  2|   0|    3|          1|
    |tmp_5_reg_330       |  5|   0|    5|          0|
    +--------------------+---+----+-----+-----------+
    |Total               | 63|   0|   65|          2|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    conv2d    | return value |
|a_address0    | out |    5|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |    8|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
|res_q0        |  in |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	5  / true

* FSM state operations: 

 <State 1> : 1.30ns
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %a) nounwind, !map !7"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !13"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !19"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"
ST_1 : Operation 12 [1/1] (1.30ns)   --->   "br label %1" [conv2d.cpp:9]

 <State 2> : 1.52ns
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %11 ]"
ST_2 : Operation 14 [1/1] (0.89ns)   --->   "%exitcond3 = icmp eq i2 %i, -1" [conv2d.cpp:9]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_2 : Operation 16 [1/1] (1.27ns)   --->   "%i_1 = add i2 %i, 1" [conv2d.cpp:9]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %12, label %2" [conv2d.cpp:9]
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [conv2d.cpp:9]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind" [conv2d.cpp:9]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %i to i5" [conv2d.cpp:9]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [conv2d.cpp:9]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp_3 to i5" [conv2d.cpp:13]
ST_2 : Operation 23 [1/1] (1.52ns)   --->   "%tmp_5 = sub i5 %p_shl_cast, %tmp_cast" [conv2d.cpp:13]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i2 %i to i3" [conv2d.cpp:11]
ST_2 : Operation 25 [1/1] (1.30ns)   --->   "br label %3" [conv2d.cpp:11]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [conv2d.cpp:21]

 <State 3> : 3.32ns
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j = phi i2 [ 0, %2 ], [ %j_1, %10 ]"
ST_3 : Operation 28 [1/1] (0.89ns)   --->   "%exitcond2 = icmp eq i2 %j, -1" [conv2d.cpp:11]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_3 : Operation 30 [1/1] (1.27ns)   --->   "%j_1 = add i2 %j, 1" [conv2d.cpp:11]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %11, label %4" [conv2d.cpp:11]
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [conv2d.cpp:11]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [conv2d.cpp:11]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i2 %j to i5" [conv2d.cpp:13]
ST_3 : Operation 35 [1/1] (1.56ns)   --->   "%tmp_8 = add i5 %tmp_5, %tmp_3_cast" [conv2d.cpp:13]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_16_cast = sext i5 %tmp_8 to i64" [conv2d.cpp:13]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_16_cast" [conv2d.cpp:13]
ST_3 : Operation 38 [1/1] (1.75ns)   --->   "store i16 0, i16* %res_addr, align 2" [conv2d.cpp:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i2 %j to i3" [conv2d.cpp:14]
ST_3 : Operation 40 [1/1] (1.30ns)   --->   "br label %5" [conv2d.cpp:14]
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_s) nounwind" [conv2d.cpp:20]
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [conv2d.cpp:9]

 <State 4> : 2.84ns
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%ki = phi i2 [ 0, %4 ], [ %ki_1, %9 ]"
ST_4 : Operation 44 [1/1] (0.89ns)   --->   "%exitcond1 = icmp eq i2 %ki, -1" [conv2d.cpp:14]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_4 : Operation 46 [1/1] (1.27ns)   --->   "%ki_1 = add i2 %ki, 1" [conv2d.cpp:14]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %10, label %6" [conv2d.cpp:14]
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [conv2d.cpp:14]
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str2) nounwind" [conv2d.cpp:14]
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i2 %ki to i3" [conv2d.cpp:16]
ST_4 : Operation 51 [1/1] (1.27ns)   --->   "%tmp_7 = add i3 %tmp_6_cast, %tmp_1_cast" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i3 %tmp_7 to i6" [conv2d.cpp:16]
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_9 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_7, i2 0)" [conv2d.cpp:16]
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i5 %tmp_9 to i6" [conv2d.cpp:16]
ST_4 : Operation 55 [1/1] (1.56ns)   --->   "%tmp_10 = add i6 %tmp_8_cast, %p_shl2_cast" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i2 %ki to i5" [conv2d.cpp:14]
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %ki, i2 0)" [conv2d.cpp:14]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_14 to i5" [conv2d.cpp:16]
ST_4 : Operation 59 [1/1] (1.52ns)   --->   "%tmp_15 = sub i5 %p_shl1_cast, %tmp_9_cast" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.30ns)   --->   "br label %7" [conv2d.cpp:15]
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_1) nounwind" [conv2d.cpp:19]
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %3" [conv2d.cpp:11]

 <State 5> : 4.64ns
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%kj = phi i2 [ 0, %6 ], [ %kj_1, %8 ]"
ST_5 : Operation 64 [1/1] (0.89ns)   --->   "%exitcond = icmp eq i2 %kj, -1" [conv2d.cpp:15]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_5 : Operation 66 [1/1] (1.27ns)   --->   "%kj_1 = add i2 %kj, 1" [conv2d.cpp:15]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %8" [conv2d.cpp:15]
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_cast_5 = zext i2 %kj to i3" [conv2d.cpp:16]
ST_5 : Operation 69 [1/1] (1.27ns)   --->   "%tmp_2 = add i3 %tmp_cast_5, %tmp_4_cast" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i3 %tmp_2 to i6" [conv2d.cpp:16]
ST_5 : Operation 71 [1/1] (1.61ns)   --->   "%tmp_16 = add i6 %tmp_10, %tmp_5_cast" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_21_cast = zext i6 %tmp_16 to i64" [conv2d.cpp:16]
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [25 x i8]* %a, i64 0, i64 %tmp_21_cast" [conv2d.cpp:16]
ST_5 : Operation 74 [2/2] (1.75ns)   --->   "%a_load = load i8* %a_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i2 %kj to i5" [conv2d.cpp:16]
ST_5 : Operation 76 [1/1] (1.56ns)   --->   "%tmp_17 = add i5 %tmp_15, %tmp_10_cast" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_22_cast = sext i5 %tmp_17 to i64" [conv2d.cpp:16]
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_22_cast" [conv2d.cpp:16]
ST_5 : Operation 79 [2/2] (1.75ns)   --->   "%b_load = load i8* %b_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str2, i32 %tmp_4) nounwind" [conv2d.cpp:18]
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "br label %5" [conv2d.cpp:14]

 <State 6> : 1.75ns
ST_6 : Operation 82 [1/2] (1.75ns)   --->   "%a_load = load i8* %a_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 83 [1/2] (1.75ns)   --->   "%b_load = load i8* %b_addr, align 1" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 84 [2/2] (1.75ns)   --->   "%res_load = load i16* %res_addr, align 2" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

 <State 7> : 7.30ns
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [conv2d.cpp:15]
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_6 = sext i8 %a_load to i16" [conv2d.cpp:16]
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_11 = sext i8 %b_load to i16" [conv2d.cpp:16]
ST_7 : Operation 88 [1/1] (2.82ns)   --->   "%tmp_12 = mul i16 %tmp_11, %tmp_6" [conv2d.cpp:16]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 89 [1/2] (1.75ns)   --->   "%res_load = load i16* %res_addr, align 2" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 90 [1/1] (2.73ns)   --->   "%tmp_13 = add i16 %tmp_12, %res_load" [conv2d.cpp:16]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [1/1] (1.75ns)   --->   "store i16 %tmp_13, i16* %res_addr, align 2" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "br label %7" [conv2d.cpp:15]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8  (specbitsmap      ) [ 00000000]
StgValue_9  (specbitsmap      ) [ 00000000]
StgValue_10 (specbitsmap      ) [ 00000000]
StgValue_11 (spectopmodule    ) [ 00000000]
StgValue_12 (br               ) [ 01111111]
i           (phi              ) [ 00100000]
exitcond3   (icmp             ) [ 00111111]
empty       (speclooptripcount) [ 00000000]
i_1         (add              ) [ 01111111]
StgValue_17 (br               ) [ 00000000]
StgValue_18 (specloopname     ) [ 00000000]
tmp_s       (specregionbegin  ) [ 00011111]
tmp_cast    (zext             ) [ 00000000]
tmp_3       (bitconcatenate   ) [ 00000000]
p_shl_cast  (zext             ) [ 00000000]
tmp_5       (sub              ) [ 00011111]
tmp_1_cast  (zext             ) [ 00011111]
StgValue_25 (br               ) [ 00111111]
StgValue_26 (ret              ) [ 00000000]
j           (phi              ) [ 00010000]
exitcond2   (icmp             ) [ 00111111]
empty_2     (speclooptripcount) [ 00000000]
j_1         (add              ) [ 00111111]
StgValue_31 (br               ) [ 00000000]
StgValue_32 (specloopname     ) [ 00000000]
tmp_1       (specregionbegin  ) [ 00001111]
tmp_3_cast  (zext             ) [ 00000000]
tmp_8       (add              ) [ 00000000]
tmp_16_cast (sext             ) [ 00000000]
res_addr    (getelementptr    ) [ 00001111]
StgValue_38 (store            ) [ 00000000]
tmp_4_cast  (zext             ) [ 00001111]
StgValue_40 (br               ) [ 00111111]
empty_8     (specregionend    ) [ 00000000]
StgValue_42 (br               ) [ 01111111]
ki          (phi              ) [ 00001000]
exitcond1   (icmp             ) [ 00111111]
empty_3     (speclooptripcount) [ 00000000]
ki_1        (add              ) [ 00111111]
StgValue_47 (br               ) [ 00000000]
StgValue_48 (specloopname     ) [ 00000000]
tmp_4       (specregionbegin  ) [ 00000111]
tmp_6_cast  (zext             ) [ 00000000]
tmp_7       (add              ) [ 00000000]
tmp_8_cast  (zext             ) [ 00000000]
tmp_9       (bitconcatenate   ) [ 00000000]
p_shl2_cast (zext             ) [ 00000000]
tmp_10      (add              ) [ 00000111]
tmp_9_cast  (zext             ) [ 00000000]
tmp_14      (bitconcatenate   ) [ 00000000]
p_shl1_cast (zext             ) [ 00000000]
tmp_15      (sub              ) [ 00000111]
StgValue_60 (br               ) [ 00111111]
empty_7     (specregionend    ) [ 00000000]
StgValue_62 (br               ) [ 00111111]
kj          (phi              ) [ 00000100]
exitcond    (icmp             ) [ 00111111]
empty_4     (speclooptripcount) [ 00000000]
kj_1        (add              ) [ 00111111]
StgValue_67 (br               ) [ 00000000]
tmp_cast_5  (zext             ) [ 00000000]
tmp_2       (add              ) [ 00000000]
tmp_5_cast  (zext             ) [ 00000000]
tmp_16      (add              ) [ 00000000]
tmp_21_cast (zext             ) [ 00000000]
a_addr      (getelementptr    ) [ 00000010]
tmp_10_cast (zext             ) [ 00000000]
tmp_17      (add              ) [ 00000000]
tmp_22_cast (sext             ) [ 00000000]
b_addr      (getelementptr    ) [ 00000010]
empty_6     (specregionend    ) [ 00000000]
StgValue_81 (br               ) [ 00111111]
a_load      (load             ) [ 00000001]
b_load      (load             ) [ 00000001]
StgValue_85 (specloopname     ) [ 00000000]
tmp_6       (sext             ) [ 00000000]
tmp_11      (sext             ) [ 00000000]
tmp_12      (mul              ) [ 00000000]
res_load    (load             ) [ 00000000]
tmp_13      (add              ) [ 00000000]
StgValue_91 (store            ) [ 00000000]
StgValue_92 (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="res_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="5" slack="0"/>
<pin id="48" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="4" slack="0"/>
<pin id="53" dir="0" index="1" bw="16" slack="0"/>
<pin id="54" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_38/3 res_load/6 StgValue_91/7 "/>
</bind>
</comp>

<comp id="57" class="1004" name="a_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="6" slack="0"/>
<pin id="61" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/5 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="67" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="b_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="5" slack="0"/>
<pin id="73" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/5 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="79" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/5 "/>
</bind>
</comp>

<comp id="81" class="1005" name="i_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="2" slack="1"/>
<pin id="83" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="2" slack="0"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="j_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="1"/>
<pin id="94" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="j_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="2" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="103" class="1005" name="ki_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="2" slack="1"/>
<pin id="105" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ki (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="ki_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="2" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ki/4 "/>
</bind>
</comp>

<comp id="114" class="1005" name="kj_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="1"/>
<pin id="116" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kj (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="kj_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="2" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kj/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="exitcond3_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="0"/>
<pin id="127" dir="0" index="1" bw="2" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_cast_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_3_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="2" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="p_shl_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_5_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="0"/>
<pin id="155" dir="0" index="1" bw="2" slack="0"/>
<pin id="156" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_1_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="0"/>
<pin id="161" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="exitcond2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="0"/>
<pin id="165" dir="0" index="1" bw="2" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="j_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="2" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_3_cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_8_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="1"/>
<pin id="181" dir="0" index="1" bw="2" slack="0"/>
<pin id="182" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_16_cast_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_4_cast_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="exitcond1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="2" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="ki_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ki_1/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_6_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2" slack="0"/>
<pin id="207" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_7_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="0" index="1" bw="2" slack="2"/>
<pin id="212" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_8_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_9_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="p_shl2_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="0"/>
<pin id="228" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_10_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="0" index="1" bw="5" slack="0"/>
<pin id="233" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_9_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_14_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_shl1_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_15_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="2" slack="0"/>
<pin id="255" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="exitcond_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="0" index="1" bw="2" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="kj_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kj_1/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_cast_5_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_5/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="0" index="1" bw="2" slack="2"/>
<pin id="277" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_5_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_16_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="1"/>
<pin id="285" dir="0" index="1" bw="3" slack="0"/>
<pin id="286" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_21_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_10_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="0"/>
<pin id="295" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_17_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="1"/>
<pin id="299" dir="0" index="1" bw="2" slack="0"/>
<pin id="300" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_22_cast_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_22_cast/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_6_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="1"/>
<pin id="309" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_11_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="1"/>
<pin id="312" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="313" class="1007" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="0" index="2" bw="16" slack="0"/>
<pin id="317" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_12/7 tmp_13/7 "/>
</bind>
</comp>

<comp id="325" class="1005" name="i_1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="tmp_5_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="1"/>
<pin id="332" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="335" class="1005" name="tmp_1_cast_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="3" slack="2"/>
<pin id="337" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="343" class="1005" name="j_1_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="348" class="1005" name="res_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="3"/>
<pin id="350" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp_4_cast_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="3" slack="2"/>
<pin id="355" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

<comp id="361" class="1005" name="ki_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="2" slack="0"/>
<pin id="363" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ki_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_10_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="1"/>
<pin id="368" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="371" class="1005" name="tmp_15_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="1"/>
<pin id="373" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="379" class="1005" name="kj_1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="0"/>
<pin id="381" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="kj_1 "/>
</bind>
</comp>

<comp id="384" class="1005" name="a_addr_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="1"/>
<pin id="386" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="389" class="1005" name="b_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="1"/>
<pin id="391" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="394" class="1005" name="a_load_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="1"/>
<pin id="396" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="399" class="1005" name="b_load_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="1"/>
<pin id="401" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="32" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="34" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="32" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="68"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="80"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="85" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="85" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="140"><net_src comp="85" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="85" pin="4"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="137" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="85" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="96" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="96" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="96" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="179" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="192"><net_src comp="96" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="107" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="107" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="107" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="209" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="214" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="107" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="107" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="12" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="236" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="118" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="118" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="118" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="283" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="296"><net_src comp="118" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="318"><net_src comp="310" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="307" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="51" pin="2"/><net_sink comp="313" pin=2"/></net>

<net id="321"><net_src comp="313" pin="3"/><net_sink comp="51" pin=1"/></net>

<net id="328"><net_src comp="131" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="333"><net_src comp="153" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="338"><net_src comp="159" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="346"><net_src comp="169" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="351"><net_src comp="44" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="356"><net_src comp="189" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="364"><net_src comp="199" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="369"><net_src comp="230" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="374"><net_src comp="252" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="382"><net_src comp="264" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="387"><net_src comp="57" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="392"><net_src comp="69" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="397"><net_src comp="64" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="402"><net_src comp="76" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="310" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {3 7 }
 - Input state : 
	Port: conv2d : a | {5 6 }
	Port: conv2d : b | {5 6 }
	Port: conv2d : res | {6 7 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_1 : 1
		StgValue_17 : 2
		tmp_cast : 1
		tmp_3 : 1
		p_shl_cast : 2
		tmp_5 : 3
		tmp_1_cast : 1
	State 3
		exitcond2 : 1
		j_1 : 1
		StgValue_31 : 2
		tmp_3_cast : 1
		tmp_8 : 2
		tmp_16_cast : 3
		res_addr : 4
		StgValue_38 : 5
		tmp_4_cast : 1
	State 4
		exitcond1 : 1
		ki_1 : 1
		StgValue_47 : 2
		tmp_6_cast : 1
		tmp_7 : 2
		tmp_8_cast : 3
		tmp_9 : 3
		p_shl2_cast : 4
		tmp_10 : 5
		tmp_9_cast : 1
		tmp_14 : 1
		p_shl1_cast : 2
		tmp_15 : 3
	State 5
		exitcond : 1
		kj_1 : 1
		StgValue_67 : 2
		tmp_cast_5 : 1
		tmp_2 : 2
		tmp_5_cast : 3
		tmp_16 : 4
		tmp_21_cast : 5
		a_addr : 6
		a_load : 7
		tmp_10_cast : 1
		tmp_17 : 2
		tmp_22_cast : 3
		b_addr : 4
		b_load : 5
	State 6
	State 7
		tmp_12 : 1
		tmp_13 : 2
		StgValue_91 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     i_1_fu_131     |    0    |    0    |    10   |
|          |     j_1_fu_169     |    0    |    0    |    10   |
|          |    tmp_8_fu_179    |    0    |    0    |    15   |
|          |     ki_1_fu_199    |    0    |    0    |    10   |
|    add   |    tmp_7_fu_209    |    0    |    0    |    10   |
|          |    tmp_10_fu_230   |    0    |    0    |    15   |
|          |     kj_1_fu_264    |    0    |    0    |    10   |
|          |    tmp_2_fu_274    |    0    |    0    |    10   |
|          |    tmp_16_fu_283   |    0    |    0    |    15   |
|          |    tmp_17_fu_297   |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond3_fu_125  |    0    |    0    |    8    |
|   icmp   |  exitcond2_fu_163  |    0    |    0    |    8    |
|          |  exitcond1_fu_193  |    0    |    0    |    8    |
|          |   exitcond_fu_258  |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_5_fu_153    |    0    |    0    |    13   |
|          |    tmp_15_fu_252   |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_313     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |   tmp_cast_fu_137  |    0    |    0    |    0    |
|          |  p_shl_cast_fu_149 |    0    |    0    |    0    |
|          |  tmp_1_cast_fu_159 |    0    |    0    |    0    |
|          |  tmp_3_cast_fu_175 |    0    |    0    |    0    |
|          |  tmp_4_cast_fu_189 |    0    |    0    |    0    |
|          |  tmp_6_cast_fu_205 |    0    |    0    |    0    |
|   zext   |  tmp_8_cast_fu_214 |    0    |    0    |    0    |
|          | p_shl2_cast_fu_226 |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_236 |    0    |    0    |    0    |
|          | p_shl1_cast_fu_248 |    0    |    0    |    0    |
|          |  tmp_cast_5_fu_270 |    0    |    0    |    0    |
|          |  tmp_5_cast_fu_279 |    0    |    0    |    0    |
|          | tmp_21_cast_fu_288 |    0    |    0    |    0    |
|          | tmp_10_cast_fu_293 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_3_fu_141    |    0    |    0    |    0    |
|bitconcatenate|    tmp_9_fu_218    |    0    |    0    |    0    |
|          |    tmp_14_fu_240   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | tmp_16_cast_fu_184 |    0    |    0    |    0    |
|   sext   | tmp_22_cast_fu_302 |    0    |    0    |    0    |
|          |    tmp_6_fu_307    |    0    |    0    |    0    |
|          |    tmp_11_fu_310   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   178   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_addr_reg_384  |    5   |
|  a_load_reg_394  |    8   |
|  b_addr_reg_389  |    4   |
|  b_load_reg_399  |    8   |
|    i_1_reg_325   |    2   |
|     i_reg_81     |    2   |
|    j_1_reg_343   |    2   |
|     j_reg_92     |    2   |
|   ki_1_reg_361   |    2   |
|    ki_reg_103    |    2   |
|   kj_1_reg_379   |    2   |
|    kj_reg_114    |    2   |
| res_addr_reg_348 |    4   |
|  tmp_10_reg_366  |    6   |
|  tmp_15_reg_371  |    5   |
|tmp_1_cast_reg_335|    3   |
|tmp_4_cast_reg_353|    3   |
|   tmp_5_reg_330  |    5   |
+------------------+--------+
|       Total      |   67   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_51 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_64 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_76 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   58   ||  5.216  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   178  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   36   |
|  Register |    -   |    -   |   67   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   67   |   214  |
+-----------+--------+--------+--------+--------+
