INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/fpga_projects/SDUP/projekt/bram_ip_test/bram_ip_test.srcs/sources_1/new/bram_ip_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_ip_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/fpga_projects/SDUP/projekt/bram_ip_test/bram_ip_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
