Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SingleCycleCPUtb_behav xil_defaultlib.SingleCycleCPUtb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/FPGAProject/MIPS_CPU/VerilogFiles/Top_Single_Cycle_CPU.v" Line 1. Module Top_Single_Cycle_CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGAProject/MIPS_CPU/VerilogFiles/ProgramCounter.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGAProject/MIPS_CPU/VerilogFiles/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGAProject/MIPS_CPU/VerilogFiles/InstructionToControlSignal.v" Line 1. Module InstructionToControlSignal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGAProject/MIPS_CPU/VerilogFiles/SignExtend.v" Line 1. Module SignExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGAProject/MIPS_CPU/VerilogFiles/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGAProject/MIPS_CPU/VerilogFiles/ALUControl.v" Line 1. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGAProject/MIPS_CPU/VerilogFiles/ALU_32bits.v" Line 6. Module ALU_32bits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGAProject/MIPS_CPU/VerilogFiles/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGAProject/MIPS_CPU/VerilogFiles/Top_Single_Cycle_CPU.v" Line 1. Module Top_Single_Cycle_CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGAProject/MIPS_CPU/VerilogFiles/ProgramCounter.v" Line 1. Module ProgramCounter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGAProject/MIPS_CPU/VerilogFiles/InstructionMemory.v" Line 1. Module InstructionMemory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGAProject/MIPS_CPU/VerilogFiles/InstructionToControlSignal.v" Line 1. Module InstructionToControlSignal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGAProject/MIPS_CPU/VerilogFiles/SignExtend.v" Line 1. Module SignExtend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGAProject/MIPS_CPU/VerilogFiles/RegisterFile.v" Line 1. Module RegisterFile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGAProject/MIPS_CPU/VerilogFiles/ALUControl.v" Line 1. Module ALUControl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGAProject/MIPS_CPU/VerilogFiles/ALU_32bits.v" Line 6. Module ALU_32bits doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGAProject/MIPS_CPU/VerilogFiles/DataMemory.v" Line 2. Module DataMemory doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.InstructionToControlSignal
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALU_32bits
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.Top_Single_Cycle_CPU
Compiling module xil_defaultlib.SingleCycleCPUtb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SingleCycleCPUtb_behav
