# AND â€” *Logical AND with Accumulator* (AND lÃ³gico con el acumulador)

## ğŸ§  Convenciones

- **`A`**: Acumulador
- **`IR`**: Instruction Register (opcode actual)
- **`PC`**: Program Counter
- **`DB`**: Data Bus
- **`AB`**: Address Bus
- **`tmp`**: DirecciÃ³n temporal
- **`Z`**: Zero flag
- **`N`**: Negative flag
- **`V`**: Overflow flag
- **`C`**: Carry flag (no se ve afectado por `AND`)

---

### ğŸ”¹ AND Zeropage â€” `AND $44` â€” **3 ciclos**

| Ciclo | AcciÃ³n detallada |
|-------|------------------|
| 1     | `AB â† PC`, `DB â† [PC]`, `IR â† DB`, `PC â† PC + 1` |
| 2     | `AB â† [PC]`, `DB â† [AB]`, `PC â† PC + 1` |
| 3     | `A â† A & DB`, `Z â† (A == 0)`, `N â† (A >> 7)` |

---

### ğŸ”¹ AND Zeropage,X â€” `AND $44,X` â€” **4 ciclos**

| Ciclo | AcciÃ³n detallada |
|-------|------------------|
| 1     | `AB â† PC`, `DB â† [PC]`, `IR â† DB`, `PC â† PC + 1` |
| 2     | `AB â† [PC]`, `DB â† [AB]`, `tmp â† DB`, `PC â† PC + 1` |
| 3     | `tmp â† (tmp + X) & $FF`, `AB â† tmp`, `DB â† [AB]` |
| 4     | `A â† A & DB`, `Z â† (A == 0)`, `N â† (A >> 7)` |

---

### ğŸ”¹ AND Absoluto â€” `AND $4400` â€” **4 ciclos**

| Ciclo | AcciÃ³n detallada |
|-------|------------------|
| 1     | `AB â† PC`, `DB â† [PC]`, `IR â† DB`, `PC â† PC + 1` |
| 2     | `AB â† PC`, `DB â† [PC]`, `tmp_lo â† DB`, `PC â† PC + 1` |
| 3     | `AB â† tmp_lo | (DB << 8)`, `DB â† [AB]` |
| 4     | `A â† A & DB`, `Z â† (A == 0)`, `N â† (A >> 7)` |

---

### ğŸ”¹ AND Absoluto,X â€” `AND $4400,X` â€” **5 ciclos**

| Ciclo | AcciÃ³n detallada |
|-------|------------------|
| 1     | `AB â† PC`, `DB â† [PC]`, `IR â† DB`, `PC â† PC + 1` |
| 2     | `AB â† PC`, `DB â† [PC]`, `tmp_lo â† DB`, `PC â† PC + 1` |
| 3     | `AB â† PC`, `DB â† [PC]`, `tmp_hi â† DB`, `tmp â† tmp_lo | (tmp_hi << 8)`, `PC â† PC + 1` |
| 4     | `tmp â† tmp + X`, `AB â† tmp`, `DB â† [AB]` |
| 5     | `A â† A & DB`, `Z â† (A == 0)`, `N â† (A >> 7)` |

---

### ğŸ”¹ AND Indirecto,X â€” `AND ($20,X)` â€” **6 ciclos**

| Ciclo | AcciÃ³n detallada |
|-------|------------------|
| 1     | `AB â† PC`, `DB â† [PC]`, `IR â† DB`, `PC â† PC + 1` |
| 2     | `AB â† [PC]`, `DB â† [AB]`, `zp_base â† DB`, `PC â† PC + 1` |
| 3     | `ptr â† (zp_base + X) & $FF`, `AB â† ptr`, `DB â† [AB]`, `tmp_lo â† DB` |
| 4     | `AB â† (ptr + 1) & $FF`, `DB â† [AB]`, `tmp_hi â† DB`, `tmp â† tmp_lo | (tmp_hi << 8)` |
| 5     | `AB â† tmp`, `DB â† [AB]` |
| 6     | `A â† A & DB`, `Z â† (A == 0)`, `N â† (A >> 7)` |

---

### ğŸ”¹ AND Indirecto,Y â€” `AND ($20),Y` â€” **6 ciclos**

| Ciclo | AcciÃ³n detallada |
|-------|------------------|
| 1     | `AB â† PC`, `DB â† [PC]`, `IR â† DB`, `PC â† PC + 1` |
| 2     | `AB â† [PC]`, `DB â† [AB]`, `ptr â† DB`, `PC â† PC + 1` |
| 3     | `AB â† ptr`, `DB â† [AB]`, `tmp_lo â† DB` |
| 4     | `AB â† (ptr + 1) & $FF`, `DB â† [AB]`, `tmp_hi â† DB`, `tmp â† tmp_lo | (tmp_hi << 8)` |
| 5     | `tmp â† tmp + Y`, `AB â† tmp`, `DB â† [AB]` |
| 6     | `A â† A & DB`, `Z â† (A == 0)`, `N â† (A >> 7)` |

---

En la instrucciÃ³n `AND`, se realiza una operaciÃ³n lÃ³gica AND entre el acumulador (`A`) y el operando leÃ­do de memoria. Luego, los **flags** de **Zero** y **Negative** se actualizan segÃºn el resultado de la operaciÃ³n.
