#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar 19 14:29:47 2023
# Process ID: 14156
# Current directory: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9400 C:\Users\Yashraj Deshmukh\Desktop\Group_13_assignment_2\DLX processor\DLX Processor.xpr
# Log file: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/vivado.log
# Journal file: C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.xpr}
WARNING: [Board 49-91] Board repository path 'Deshmukh/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 947.793 ; gain = 306.434
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBenchForTopModule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBenchForTopModule_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/ALU_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/comparingRS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparingRS1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/incrementPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incrementPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/instructionDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/instructionRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/muxDinSel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxDinSel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/muxNextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxNextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/muxOperand1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxOperand1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/muxOperand2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxOperand2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/muxRD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxRD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/pcRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/regFile32x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile32x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/secondary_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module secondary_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/signExtension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/suffix2zeros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module suffix2zeros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sim_1/new/testBenchForTopModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBenchForTopModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.sim/sim_1/behav/xsim'
"xelab -wto c981f7146fd2414c8c83a8644c2c5823 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBenchForTopModule_behav xil_defaultlib.testBenchForTopModule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c981f7146fd2414c8c83a8644c2c5823 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBenchForTopModule_behav xil_defaultlib.testBenchForTopModule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'storeAt31' [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/instructionRegister.v:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparingRS1
Compiling module xil_defaultlib.instructionDecoder
Compiling module xil_defaultlib.muxRD
Compiling module xil_defaultlib.suffix2zeros
Compiling module xil_defaultlib.muxDinSel
Compiling module xil_defaultlib.secondary_output
Compiling module xil_defaultlib.regFile32x32
Compiling module xil_defaultlib.pcRegister
Compiling module xil_defaultlib.incrementPC
Compiling module xil_defaultlib.muxNextPC
Compiling module xil_defaultlib.muxOperand1
Compiling module xil_defaultlib.signExtension
Compiling module xil_defaultlib.muxOperand2
Compiling module xil_defaultlib.ALU_Unit
Compiling module xil_defaultlib.instructionRegister
Compiling module xil_defaultlib.testBenchForTopModule
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBenchForTopModule_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Yashraj -notrace
couldn't read file "C:/Users/Yashraj": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 19 15:07:24 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBenchForTopModule_behav -key {Behavioral:sim_1:Functional:testBenchForTopModule} -tclbatch {testBenchForTopModule.tcl} -view {{C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/testBenchForTopModule_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/testBenchForTopModule_behav.wcfg}
WARNING: Simulation object /testBenchForTopModule/resultALU was not found in the design.
source testBenchForTopModule.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 93 ns : File "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sim_1/new/testBenchForTopModule.v" Line 171
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBenchForTopModule_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1348.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBenchForTopModule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBenchForTopModule_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.sim/sim_1/behav/xsim'
"xelab -wto c981f7146fd2414c8c83a8644c2c5823 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBenchForTopModule_behav xil_defaultlib.testBenchForTopModule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c981f7146fd2414c8c83a8644c2c5823 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBenchForTopModule_behav xil_defaultlib.testBenchForTopModule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'storeAt31' [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/instructionRegister.v:100]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBenchForTopModule_behav -key {Behavioral:sim_1:Functional:testBenchForTopModule} -tclbatch {testBenchForTopModule.tcl} -view {{C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/testBenchForTopModule_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/testBenchForTopModule_behav.wcfg}
WARNING: Simulation object /testBenchForTopModule/resultALU was not found in the design.
source testBenchForTopModule.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 93 ns : File "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sim_1/new/testBenchForTopModule.v" Line 171
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBenchForTopModule_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.480 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBenchForTopModule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBenchForTopModule_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.sim/sim_1/behav/xsim'
"xelab -wto c981f7146fd2414c8c83a8644c2c5823 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBenchForTopModule_behav xil_defaultlib.testBenchForTopModule xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c981f7146fd2414c8c83a8644c2c5823 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBenchForTopModule_behav xil_defaultlib.testBenchForTopModule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'storeAt31' [C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sources_1/new/instructionRegister.v:100]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$finish called at time : 93 ns : File "C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.srcs/sim_1/new/testBenchForTopModule.v" Line 171
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1348.480 ; gain = 0.000
save_wave_config {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/testBenchForTopModule_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-10:58:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1348.480 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A46FA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2280.324 ; gain = 931.844
set_property PROGRAM.FILE {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/instructionRegister.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Yashraj Deshmukh/Desktop/Group_13_assignment_2/DLX processor/DLX Processor.runs/impl_1/instructionRegister.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A46FA
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 19 17:06:21 2023...
