Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Apr 15 14:46:03 2022
| Host         : PHYS-NC3124-D02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_PuBeTrigger6_timing_summary_routed.rpt -rpx top_PuBeTrigger6_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_PuBeTrigger6
| Device       : 7z030-fbg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: GT_REFCLK_0_clk_p (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/iCAPCLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 121 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.973        0.000                      0                53955        0.013        0.000                      0                53693        0.264        0.000                       0                 22609  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                              ------------         ----------      --------------
ADC_1_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  testADCClk                                                                                                                                                                                       {0.000 4.000}        8.000           125.000         
ADC_1_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2                                                                                                                                                                                     {0.000 4.000}        8.000           125.000         
ADC_2_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  ADC_DESER1_n_1                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
ADC_2_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2_1                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
ADC_3_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  ADC_DESER1_n_1_1                                                                                                                                                                                 {0.000 4.000}        8.000           125.000         
ADC_3_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2_2                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
ADC_4_CLK_A_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  ADC_DESER1_n_1_2                                                                                                                                                                                 {0.000 4.000}        8.000           125.000         
ADC_4_CLK_B_P                                                                                                                                                                                      {0.000 1.000}        2.000           500.000         
  clk_div_out2_3                                                                                                                                                                                   {0.000 4.000}        8.000           125.000         
clk_fpga_0                                                                                                                                                                                         {0.000 4.000}        8.000           125.000         
  clk_out2_main_clock                                                                                                                                                                              {0.000 4.000}        8.000           125.000         
  clkfbout_main_clock                                                                                                                                                                              {0.000 4.000}        8.000           125.000         
sCLK_125                                                                                                                                                                                           {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_out4_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clk_out5_clk_wiz_0                                                                                                                                                                               {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                                                                                                                                                                               {0.000 20.000}       40.000          25.000          
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {0.000 2.560}        5.120           195.313         
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK  {0.000 2.560}        5.120           195.313         
  clkfbout                                                                                                                                                                                         {0.000 2.560}        5.120           195.313         
  sync_clk_i                                                                                                                                                                                       {0.000 2.560}        5.120           195.313         
  user_clk_i                                                                                                                                                                                       {0.000 5.120}        10.240          97.656          
zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK                                 {0.000 2.560}        5.120           195.313         
zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXOUTCLK                                 {0.000 2.560}        5.120           195.313         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_1_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  testADCClk                                                                                                                                                                                             5.928        0.000                      0                  754        0.078        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_1_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2                                                                                                                                                                                           5.860        0.000                      0                  754        0.076        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_2_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  ADC_DESER1_n_1                                                                                                                                                                                         5.577        0.000                      0                  754        0.064        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_2_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2_1                                                                                                                                                                                         6.077        0.000                      0                  754        0.094        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_3_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  ADC_DESER1_n_1_1                                                                                                                                                                                       6.203        0.000                      0                  754        0.075        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_3_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2_2                                                                                                                                                                                         5.719        0.000                      0                  754        0.065        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_4_CLK_A_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  ADC_DESER1_n_1_2                                                                                                                                                                                       5.657        0.000                      0                  754        0.085        0.000                      0                  754        3.232        0.000                       0                   313  
ADC_4_CLK_B_P                                                                                                                                                                                                                                                                                                                                        0.751        0.000                       0                    18  
  clk_div_out2_3                                                                                                                                                                                         5.985        0.000                      0                  754        0.082        0.000                      0                  754        3.232        0.000                       0                   313  
clk_fpga_0                                                                                                                                                                                               0.973        0.000                      0                24976        0.013        0.000                      0                24976        2.000        0.000                       0                  9404  
  clk_out2_main_clock                                                                                                                                                                                    1.406        0.000                      0                15268        0.058        0.000                      0                15268        3.358        0.000                       0                  7373  
  clkfbout_main_clock                                                                                                                                                                                                                                                                                                                                6.591        0.000                       0                     3  
sCLK_125                                                                                                                                                                                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clk_out2_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clk_out4_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clk_out5_clk_wiz_0                                                                                                                                                                                                                                                                                                                                 0.264        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                                                                                                                38.929        0.000                       0                     2  
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK        2.142        0.000                      0                 1357        0.104        0.000                      0                 1357        1.918        0.000                       0                   689  
zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK                                                                                                                                                    1.060        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                                                                                           4.049        0.000                       0                     2  
  sync_clk_i                                                                                                                                                                                             2.724        0.000                      0                  128        0.108        0.000                      0                  128        2.018        0.000                       0                    70  
  user_clk_i                                                                                                                                                                                             5.796        0.000                      0                 3262        0.044        0.000                      0                 3262        4.036        0.000                       0                  1713  
zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK                                       1.946        0.000                      0                 1357        0.090        0.000                      0                 1357        1.918        0.000                       0                   689  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_main_clock  clk_div_out2               1.541        0.000                      0                   12        1.624        0.000                      0                    8  
clk_out2_main_clock  ADC_DESER1_n_1             4.204        0.000                      0                   12        0.244        0.000                      0                    8  
clk_out2_main_clock  clk_div_out2_1             4.054        0.000                      0                   12        0.254        0.000                      0                    8  
clk_out2_main_clock  ADC_DESER1_n_1_1           4.180        0.000                      0                   12        0.608        0.000                      0                    8  
clk_out2_main_clock  clk_div_out2_2             3.901        0.000                      0                   12        0.708        0.000                      0                    8  
clk_out2_main_clock  ADC_DESER1_n_1_2           2.740        0.000                      0                   12        1.502        0.000                      0                    8  
clk_out2_main_clock  clk_div_out2_3             2.861        0.000                      0                   12        1.451        0.000                      0                    8  
testADCClk           clk_out2_main_clock        7.367        0.000                      0                    4                                                                        
clk_div_out2         clk_out2_main_clock        7.341        0.000                      0                    4                                                                        
ADC_DESER1_n_1       clk_out2_main_clock        7.264        0.000                      0                    4                                                                        
clk_div_out2_1       clk_out2_main_clock        7.351        0.000                      0                    4                                                                        
ADC_DESER1_n_1_1     clk_out2_main_clock        7.167        0.000                      0                    4                                                                        
clk_div_out2_2       clk_out2_main_clock        7.445        0.000                      0                    4                                                                        
ADC_DESER1_n_1_2     clk_out2_main_clock        7.334        0.000                      0                    4                                                                        
clk_div_out2_3       clk_out2_main_clock        7.339        0.000                      0                    4                                                                        
clk_fpga_0           clk_out2_main_clock       15.118        0.000                      0                  122                                                                        
user_clk_i           clk_out2_main_clock        9.466        0.000                      0                   40                                                                        
clk_out2_main_clock  user_clk_i                 7.222        0.000                      0                   40                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    ADC_DESER1_n_1       ADC_DESER1_n_1             6.748        0.000                      0                   23        0.287        0.000                      0                   23  
**async_default**    ADC_DESER1_n_1_1     ADC_DESER1_n_1_1           7.129        0.000                      0                   23        0.315        0.000                      0                   23  
**async_default**    ADC_DESER1_n_1_2     ADC_DESER1_n_1_2           7.092        0.000                      0                   23        0.281        0.000                      0                   23  
**async_default**    clk_div_out2         clk_div_out2               7.094        0.000                      0                   23        0.279        0.000                      0                   23  
**async_default**    clk_div_out2_1       clk_div_out2_1             6.866        0.000                      0                   23        0.310        0.000                      0                   23  
**async_default**    clk_div_out2_2       clk_div_out2_2             6.805        0.000                      0                   23        0.289        0.000                      0                   23  
**async_default**    clk_div_out2_3       clk_div_out2_3             6.933        0.000                      0                   23        0.309        0.000                      0                   23  
**async_default**    clk_fpga_0           clk_fpga_0                 5.393        0.000                      0                  193        0.427        0.000                      0                  193  
**async_default**    clk_out2_main_clock  clk_out2_main_clock        5.205        0.000                      0                  880        0.215        0.000                      0                  880  
**async_default**    testADCClk           testADCClk                 7.006        0.000                      0                   23        0.299        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_1_CLK_A_P
  To Clock:  ADC_1_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_1_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_1_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y15    adcs/adc_interface1/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y12     adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y166  adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y166  adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y164  adcs/adc_interface1/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y164  adcs/adc_interface1/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y160  adcs/adc_interface1/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y160  adcs/adc_interface1/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y162  adcs/adc_interface1/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y162  adcs/adc_interface1/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  testADCClk
  To Clock:  testADCClk

Setup :            0  Failing Endpoints,  Worst Slack        5.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.223ns (11.743%)  route 1.676ns (88.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.204    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y159       FDRE (Prop_fdre_C_Q)         0.223     3.427 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.676     5.103    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][4]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.835    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.143    
                         clock uncertainty           -0.035    11.108    
    IDELAY_X1Y198        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    11.031    adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.223ns (11.844%)  route 1.660ns (88.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.204    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDRE (Prop_fdre_C_Q)         0.223     3.427 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.660     5.087    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][2]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.835    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.143    
                         clock uncertainty           -0.035    11.108    
    IDELAY_X1Y198        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.077    11.031    adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.884ns  (logic 0.259ns (13.748%)  route 1.625ns (86.252%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.577     3.202    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X118Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y161       FDRE (Prop_fdre_C_Q)         0.259     3.461 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.625     5.086    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][1]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.835    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.143    
                         clock uncertainty           -0.035    11.108    
    IDELAY_X1Y198        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077    11.031    adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -5.086    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.223ns (11.979%)  route 1.639ns (88.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.204    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDRE (Prop_fdre_C_Q)         0.223     3.427 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.639     5.066    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][3]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.835    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y198        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.143    
                         clock uncertainty           -0.035    11.108    
    IDELAY_X1Y198        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    11.031    adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.223ns (12.663%)  route 1.538ns (87.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.204    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y159       FDRE (Prop_fdre_C_Q)         0.223     3.427 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.538     4.965    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][4]
    IDELAY_X1Y192        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.834    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y192        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/C
                         clock pessimism              0.308    11.142    
                         clock uncertainty           -0.035    11.107    
    IDELAY_X1Y192        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    11.030    adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                          -4.965    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.223ns (12.766%)  route 1.524ns (87.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.204    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDRE (Prop_fdre_C_Q)         0.223     3.427 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.524     4.951    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][2]
    IDELAY_X1Y192        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.834    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y192        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/C
                         clock pessimism              0.308    11.142    
                         clock uncertainty           -0.035    11.107    
    IDELAY_X1Y192        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.077    11.030    adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                          -4.951    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.259ns (14.834%)  route 1.487ns (85.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.577     3.202    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X118Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y161       FDRE (Prop_fdre_C_Q)         0.259     3.461 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.487     4.948    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][1]
    IDELAY_X1Y192        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.834    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y192        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/C
                         clock pessimism              0.308    11.142    
                         clock uncertainty           -0.035    11.107    
    IDELAY_X1Y192        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077    11.030    adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                  6.082    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.223ns (12.937%)  route 1.501ns (87.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    3.204ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.204    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDRE (Prop_fdre_C_Q)         0.223     3.427 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.501     4.928    adcs/adc_interface1/ADC_DESER1/syncstages_ff_reg[3][3]
    IDELAY_X1Y192        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.834    adcs/adc_interface1/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y192        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/C
                         clock pessimism              0.308    11.142    
                         clock uncertainty           -0.035    11.107    
    IDELAY_X1Y192        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    11.030    adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.030    
                         arrival time                          -4.928    
  -------------------------------------------------------------------
                         slack                                  6.102    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.266ns (18.505%)  route 1.171ns (81.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y152       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.270     3.748    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y152       LUT2 (Prop_lut2_I1_O)        0.043     3.791 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.901     4.693    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WE
    SLICE_X118Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.840    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
                         clock pessimism              0.308    11.148    
                         clock uncertainty           -0.035    11.113    
    SLICE_X118Y150       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.810    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                  6.117    

Slack (MET) :             6.117ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.266ns (18.505%)  route 1.171ns (81.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 10.840 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y152       FDPE (Prop_fdpe_C_Q)         0.223     3.478 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.270     3.748    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y152       LUT2 (Prop_lut2_I1_O)        0.043     3.791 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.901     4.693    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WE
    SLICE_X118Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.523    10.840    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y150       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
                         clock pessimism              0.308    11.148    
                         clock uncertainty           -0.035    11.113    
    SLICE_X118Y150       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.810    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.810    
                         arrival time                          -4.693    
  -------------------------------------------------------------------
                         slack                                  6.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADDESR[3].ADC_A_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.349%)  route 0.148ns (59.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.275     1.335    adcs/adc_interface1/CLK
    SLICE_X117Y155       FDRE                                         r  adcs/adc_interface1/ADDESR[3].ADC_A_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y155       FDRE (Prop_fdre_C_Q)         0.100     1.435 r  adcs/adc_interface1/ADDESR[3].ADC_A_2_reg[3]/Q
                         net (fo=1, routed)           0.148     1.583    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/DIB0
    SLICE_X114Y153       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.583    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y153       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.210     1.373    
    SLICE_X114Y153       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.505    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADDESR[2].ADC_B_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.599%)  route 0.153ns (60.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.275     1.335    adcs/adc_interface1/CLK
    SLICE_X117Y155       FDRE                                         r  adcs/adc_interface1/ADDESR[2].ADC_B_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y155       FDRE (Prop_fdre_C_Q)         0.100     1.435 r  adcs/adc_interface1/ADDESR[2].ADC_B_0_reg[2]/Q
                         net (fo=1, routed)           0.153     1.588    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIA1
    SLICE_X114Y152       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.584    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y152       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.210     1.374    
    SLICE_X114Y152       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.482    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X109Y150       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y150       FDRE (Prop_fdre_C_Q)         0.100     1.465 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.520    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X109Y150       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X109Y150       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.249     1.365    
    SLICE_X109Y150       FDRE (Hold_fdre_C_D)         0.047     1.412    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.100     1.465 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.520    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.249     1.365    
    SLICE_X107Y151       FDPE (Hold_fdpe_C_D)         0.047     1.412    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.581ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.333    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y160       FDRE (Prop_fdre_C_Q)         0.100     1.433 r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.488    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.581    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.333    
    SLICE_X117Y160       FDRE (Hold_fdre_C_D)         0.047     1.380    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.332    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y162       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y162       FDRE (Prop_fdre_C_Q)         0.100     1.432 r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.487    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y162       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.579    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y162       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.247     1.332    
    SLICE_X117Y162       FDRE (Hold_fdre_C_D)         0.047     1.379    adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.334    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDRE (Prop_fdre_C_Q)         0.100     1.434 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.489    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.582    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.334    
    SLICE_X119Y159       FDRE (Hold_fdre_C_D)         0.047     1.381    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.334    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y159       FDRE (Prop_fdre_C_Q)         0.100     1.434 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.489    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.582    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.334    
    SLICE_X119Y159       FDRE (Hold_fdre_C_D)         0.047     1.381    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.334    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y159       FDRE (Prop_fdre_C_Q)         0.100     1.434 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.489    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.582    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y159       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.334    
    SLICE_X117Y159       FDRE (Hold_fdre_C_D)         0.047     1.381    adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.489    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             testADCClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.330    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y166       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y166       FDRE (Prop_fdre_C_Q)         0.100     1.430 r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.485    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y166       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.576    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y166       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.246     1.330    
    SLICE_X117Y166       FDRE (Hold_fdre_C_D)         0.047     1.377    adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.485    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         testADCClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y166   adcs/adc_interface1/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y164   adcs/adc_interface1/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y160   adcs/adc_interface1/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y162   adcs/adc_interface1/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y198   adcs/adc_interface1/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y192   adcs/adc_interface1/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y186   adcs/adc_interface1/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y184   adcs/adc_interface1/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y166   adcs/adc_interface1/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y164   adcs/adc_interface1/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y150  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y151  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y151  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y151  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y151  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y151  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y151  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y151  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y151  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y151  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y151  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y151  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y151  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_1_CLK_B_P
  To Clock:  ADC_1_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_1_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_1_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y12    adcs/adc_interface1/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y13     adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y168  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y168  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y158  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y158  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y190  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y190  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y188  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y188  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2
  To Clock:  clk_div_out2

Setup :            0  Failing Endpoints,  Worst Slack        5.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.223ns (11.338%)  route 1.744ns (88.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.223    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y158       FDRE (Prop_fdre_C_Q)         0.223     3.446 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.744     5.190    adcs/adc_interface1/ADC_DESER2/syncstages_ff_reg[3][2]
    IDELAY_X1Y196        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.854    adcs/adc_interface1/ADC_DESER2/CLK
    IDELAY_X1Y196        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.162    
                         clock uncertainty           -0.035    11.127    
    IDELAY_X1Y196        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.077    11.050    adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -5.190    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.266ns (16.175%)  route 1.378ns (83.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 10.858 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y154       FDPE (Prop_fdpe_C_Q)         0.223     3.497 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.435     3.932    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y156       LUT2 (Prop_lut2_I1_O)        0.043     3.975 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.944     4.919    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y157       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.522    10.858    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y157       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
                         clock pessimism              0.308    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X118Y157       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.828    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.266ns (16.175%)  route 1.378ns (83.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 10.858 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y154       FDPE (Prop_fdpe_C_Q)         0.223     3.497 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.435     3.932    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y156       LUT2 (Prop_lut2_I1_O)        0.043     3.975 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.944     4.919    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y157       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.522    10.858    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y157       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
                         clock pessimism              0.308    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X118Y157       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.828    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.266ns (16.175%)  route 1.378ns (83.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 10.858 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y154       FDPE (Prop_fdpe_C_Q)         0.223     3.497 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.435     3.932    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y156       LUT2 (Prop_lut2_I1_O)        0.043     3.975 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.944     4.919    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y157       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.522    10.858    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y157       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/CLK
                         clock pessimism              0.308    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X118Y157       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.828    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.266ns (16.175%)  route 1.378ns (83.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 10.858 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y154       FDPE (Prop_fdpe_C_Q)         0.223     3.497 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.435     3.932    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y156       LUT2 (Prop_lut2_I1_O)        0.043     3.975 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.944     4.919    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y157       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.522    10.858    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y157       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/CLK
                         clock pessimism              0.308    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X118Y157       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.828    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.266ns (16.175%)  route 1.378ns (83.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 10.858 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y154       FDPE (Prop_fdpe_C_Q)         0.223     3.497 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.435     3.932    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y156       LUT2 (Prop_lut2_I1_O)        0.043     3.975 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.944     4.919    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y157       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.522    10.858    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y157       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/CLK
                         clock pessimism              0.308    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X118Y157       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.828    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.266ns (16.175%)  route 1.378ns (83.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 10.858 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y154       FDPE (Prop_fdpe_C_Q)         0.223     3.497 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.435     3.932    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y156       LUT2 (Prop_lut2_I1_O)        0.043     3.975 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.944     4.919    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y157       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.522    10.858    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y157       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/CLK
                         clock pessimism              0.308    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X118Y157       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.828    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.266ns (16.175%)  route 1.378ns (83.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 10.858 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y154       FDPE (Prop_fdpe_C_Q)         0.223     3.497 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.435     3.932    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y156       LUT2 (Prop_lut2_I1_O)        0.043     3.975 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.944     4.919    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y157       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.522    10.858    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y157       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/CLK
                         clock pessimism              0.308    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X118Y157       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.828    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.644ns  (logic 0.266ns (16.175%)  route 1.378ns (83.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.858ns = ( 10.858 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y154       FDPE (Prop_fdpe_C_Q)         0.223     3.497 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.435     3.932    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X109Y156       LUT2 (Prop_lut2_I1_O)        0.043     3.975 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.944     4.919    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y157       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.522    10.858    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y157       RAMS32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/CLK
                         clock pessimism              0.308    11.166    
                         clock uncertainty           -0.035    11.131    
    SLICE_X118Y157       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.828    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/CNTVALUEIN[4]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.223ns (11.664%)  route 1.689ns (88.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.579     3.223    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y158       FDRE (Prop_fdre_C_Q)         0.223     3.446 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.689     5.135    adcs/adc_interface1/ADC_DESER2/syncstages_ff_reg[3][4]
    IDELAY_X1Y196        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/CNTVALUEIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.854    adcs/adc_interface1/ADC_DESER2/CLK
    IDELAY_X1Y196        IDELAYE2                                     r  adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.162    
                         clock uncertainty           -0.035    11.127    
    IDELAY_X1Y196        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[4])
                                                     -0.077    11.050    adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -5.135    
  -------------------------------------------------------------------
                         slack                                  5.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADDESR[4].ADC_B_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.275     1.354    adcs/adc_interface1/clk_div_out2
    SLICE_X119Y156       FDRE                                         r  adcs/adc_interface1/ADDESR[4].ADC_B_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y156       FDRE (Prop_fdre_C_Q)         0.100     1.454 r  adcs/adc_interface1/ADDESR[4].ADC_B_1_reg[4]/Q
                         net (fo=1, routed)           0.096     1.550    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X118Y155       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y155       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.234     1.368    
    SLICE_X118Y155       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.474    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADDESR[6].ADC_B_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.207%)  route 0.137ns (57.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.353    adcs/adc_interface1/clk_div_out2
    SLICE_X119Y157       FDRE                                         r  adcs/adc_interface1/ADDESR[6].ADC_B_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y157       FDRE (Prop_fdre_C_Q)         0.100     1.453 r  adcs/adc_interface1/ADDESR[6].ADC_B_1_reg[6]/Q
                         net (fo=1, routed)           0.137     1.590    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X118Y155       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.313     1.602    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y155       RAMD32                                       r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.234     1.368    
    SLICE_X118Y155       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.483    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.347    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y168       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y168       FDRE (Prop_fdre_C_Q)         0.100     1.447 r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.502    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y168       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.593    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y168       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.246     1.347    
    SLICE_X117Y168       FDRE (Hold_fdre_C_D)         0.047     1.394    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.352    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y188       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y188       FDRE (Prop_fdre_C_Q)         0.100     1.452 r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.507    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X117Y188       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.600    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/dest_clk
    SLICE_X117Y188       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.352    
    SLICE_X117Y188       FDRE (Hold_fdre_C_D)         0.047     1.399    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.352    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y160       FDRE (Prop_fdre_C_Q)         0.100     1.452 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.507    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.600    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y160       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.352    
    SLICE_X119Y160       FDRE (Hold_fdre_C_D)         0.047     1.399    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.600ns
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.352    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y161       FDRE (Prop_fdre_C_Q)         0.100     1.452 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.507    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.600    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y161       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.352    
    SLICE_X119Y161       FDRE (Hold_fdre_C_D)         0.047     1.399    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.382    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X111Y153       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y153       FDRE (Prop_fdre_C_Q)         0.100     1.482 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.537    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X111Y153       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X111Y153       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.249     1.382    
    SLICE_X111Y153       FDRE (Hold_fdre_C_D)         0.047     1.429    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.347    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst/dest_clk
    SLICE_X115Y180       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y180       FDRE (Prop_fdre_C_Q)         0.100     1.447 r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.502    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X115Y180       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.592    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst/dest_clk
    SLICE_X115Y180       FDRE                                         r  adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.245     1.347    
    SLICE_X115Y180       FDRE (Hold_fdre_C_D)         0.047     1.394    adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.353    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y158       FDRE (Prop_fdre_C_Q)         0.100     1.453 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.508    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.601    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.353    
    SLICE_X119Y158       FDRE (Hold_fdre_C_D)         0.047     1.400    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.601ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.274     1.353    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y158       FDRE (Prop_fdre_C_Q)         0.100     1.453 r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.508    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.312     1.601    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y158       FDRE                                         r  adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.353    
    SLICE_X119Y158       FDRE (Hold_fdre_C_D)         0.047     1.400    adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y168   adcs/adc_interface1/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y158   adcs/adc_interface1/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y190   adcs/adc_interface1/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y188   adcs/adc_interface1/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y196   adcs/adc_interface1/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y194   adcs/adc_interface1/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y182   adcs/adc_interface1/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y180   adcs/adc_interface1/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y168   adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y158   adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y156  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y156  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y161  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y158  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_2_CLK_A_P
  To Clock:  ADC_2_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_2_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_2_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y11    adcs/adc_interface2/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y8      adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y118  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y118  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y116  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y116  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y112  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y112  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y114  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y114  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack        5.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.266ns (13.511%)  route 1.703ns (86.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.624     3.262    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X110Y113       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDPE (Prop_fdpe_C_Q)         0.223     3.485 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.386     3.871    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y114       LUT2 (Prop_lut2_I1_O)        0.043     3.914 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.317     5.231    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WE
    SLICE_X118Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X118Y125       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.808    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.266ns (13.511%)  route 1.703ns (86.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.624     3.262    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X110Y113       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDPE (Prop_fdpe_C_Q)         0.223     3.485 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.386     3.871    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y114       LUT2 (Prop_lut2_I1_O)        0.043     3.914 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.317     5.231    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WE
    SLICE_X118Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X118Y125       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.808    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.266ns (13.511%)  route 1.703ns (86.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.624     3.262    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X110Y113       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDPE (Prop_fdpe_C_Q)         0.223     3.485 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.386     3.871    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y114       LUT2 (Prop_lut2_I1_O)        0.043     3.914 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.317     5.231    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WE
    SLICE_X118Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X118Y125       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.808    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.266ns (13.511%)  route 1.703ns (86.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.624     3.262    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X110Y113       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDPE (Prop_fdpe_C_Q)         0.223     3.485 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.386     3.871    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y114       LUT2 (Prop_lut2_I1_O)        0.043     3.914 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.317     5.231    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WE
    SLICE_X118Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X118Y125       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.808    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.266ns (13.511%)  route 1.703ns (86.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.624     3.262    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X110Y113       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDPE (Prop_fdpe_C_Q)         0.223     3.485 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.386     3.871    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y114       LUT2 (Prop_lut2_I1_O)        0.043     3.914 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.317     5.231    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WE
    SLICE_X118Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X118Y125       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.808    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.266ns (13.511%)  route 1.703ns (86.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.624     3.262    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X110Y113       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDPE (Prop_fdpe_C_Q)         0.223     3.485 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.386     3.871    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y114       LUT2 (Prop_lut2_I1_O)        0.043     3.914 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.317     5.231    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WE
    SLICE_X118Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC_D1/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X118Y125       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.808    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC_D1
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.266ns (13.511%)  route 1.703ns (86.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.624     3.262    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X110Y113       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDPE (Prop_fdpe_C_Q)         0.223     3.485 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.386     3.871    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y114       LUT2 (Prop_lut2_I1_O)        0.043     3.914 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.317     5.231    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WE
    SLICE_X118Y125       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y125       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X118Y125       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.808    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.266ns (13.511%)  route 1.703ns (86.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.624     3.262    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X110Y113       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDPE (Prop_fdpe_C_Q)         0.223     3.485 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.386     3.871    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y114       LUT2 (Prop_lut2_I1_O)        0.043     3.914 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.317     5.231    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WE
    SLICE_X118Y125       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.838    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y125       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD_D1/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.111    
    SLICE_X118Y125       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    10.808    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMD_D1
  -------------------------------------------------------------------
                         required time                         10.808    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.223ns (10.026%)  route 2.001ns (89.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.214    adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y113       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y113       FDRE (Prop_fdre_C_Q)         0.223     3.437 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           2.001     5.438    adcs/adc_interface2/ADC_DESER1/syncstages_ff_reg[3][0]
    IDELAY_X1Y146        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.848    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X1Y146        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/C
                         clock pessimism              0.308    11.156    
                         clock uncertainty           -0.035    11.121    
    IDELAY_X1Y146        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.077    11.044    adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.044    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  5.605    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.266ns (14.198%)  route 1.608ns (85.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.262ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.624     3.262    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X110Y113       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y113       FDPE (Prop_fdpe_C_Q)         0.223     3.485 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.386     3.871    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X112Y114       LUT2 (Prop_lut2_I1_O)        0.043     3.914 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         1.222     5.136    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WE
    SLICE_X114Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X114Y125       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/CLK
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.112    
    SLICE_X114Y125       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.809    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -5.136    
  -------------------------------------------------------------------
                         slack                                  5.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[1].ADC_B_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.343    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X119Y116       FDRE                                         r  adcs/adc_interface2/ADDESR[1].ADC_B_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y116       FDRE (Prop_fdre_C_Q)         0.100     1.443 r  adcs/adc_interface2/ADDESR[1].ADC_B_0_reg[1]/Q
                         net (fo=1, routed)           0.107     1.550    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIB0
    SLICE_X118Y116       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.589    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X118Y116       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.235     1.354    
    SLICE_X118Y116       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.486    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[1].ADC_A_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.719%)  route 0.146ns (59.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.341    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X117Y118       FDRE                                         r  adcs/adc_interface2/ADDESR[1].ADC_A_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y118       FDRE (Prop_fdre_C_Q)         0.100     1.441 r  adcs/adc_interface2/ADDESR[1].ADC_A_0_reg[1]/Q
                         net (fo=1, routed)           0.146     1.587    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X114Y116       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.589    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y116       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.210     1.379    
    SLICE_X114Y116       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.510    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[0].ADC_A_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.345    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X115Y114       FDRE                                         r  adcs/adc_interface2/ADDESR[0].ADC_A_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y114       FDRE (Prop_fdre_C_Q)         0.100     1.445 r  adcs/adc_interface2/ADDESR[0].ADC_A_2_reg[0]/Q
                         net (fo=1, routed)           0.096     1.541    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/DIC1
    SLICE_X114Y114       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.591    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y114       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism             -0.235     1.356    
    SLICE_X114Y114       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.462    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[3].ADC_A_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.234%)  route 0.149ns (59.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.341    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X117Y118       FDRE                                         r  adcs/adc_interface2/ADDESR[3].ADC_A_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y118       FDRE (Prop_fdre_C_Q)         0.100     1.441 r  adcs/adc_interface2/ADDESR[3].ADC_A_0_reg[3]/Q
                         net (fo=1, routed)           0.149     1.590    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.587    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y118       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.210     1.377    
    SLICE_X114Y118       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.506    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[7].ADC_B_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.239%)  route 0.155ns (60.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.344    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X116Y115       FDRE                                         r  adcs/adc_interface2/ADDESR[7].ADC_B_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y115       FDRE (Prop_fdre_C_Q)         0.100     1.444 r  adcs/adc_interface2/ADDESR[7].ADC_B_2_reg[7]/Q
                         net (fo=1, routed)           0.155     1.599    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIA0
    SLICE_X114Y115       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.590    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y115       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.210     1.380    
    SLICE_X114Y115       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.511    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[2].ADC_A_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.520%)  route 0.102ns (46.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.346    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X114Y112       FDRE                                         r  adcs/adc_interface2/ADDESR[2].ADC_A_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y112       FDRE (Prop_fdre_C_Q)         0.118     1.464 r  adcs/adc_interface2/ADDESR[2].ADC_A_2_reg[2]/Q
                         net (fo=1, routed)           0.102     1.567    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/DIB1
    SLICE_X114Y114       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.591    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y114       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism             -0.233     1.358    
    SLICE_X114Y114       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.473    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[4].ADC_B_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.719%)  route 0.146ns (59.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.344    adcs/adc_interface2/ADC_DESER1_n_1
    SLICE_X117Y115       FDRE                                         r  adcs/adc_interface2/ADDESR[4].ADC_B_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y115       FDRE (Prop_fdre_C_Q)         0.100     1.444 r  adcs/adc_interface2/ADDESR[4].ADC_B_2_reg[4]/Q
                         net (fo=1, routed)           0.146     1.590    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIB1
    SLICE_X114Y115       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.590    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y115       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism             -0.210     1.380    
    SLICE_X114Y115       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.495    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.091ns (24.540%)  route 0.280ns (75.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.345    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y114       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDCE (Prop_fdce_C_Q)         0.091     1.436 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          0.280     1.716    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X114Y114       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.591    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y114       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.233     1.358    
    SLICE_X114Y114       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     1.616    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.091ns (24.540%)  route 0.280ns (75.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.345    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y114       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDCE (Prop_fdce_C_Q)         0.091     1.436 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          0.280     1.716    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X114Y114       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.591    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y114       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism             -0.233     1.358    
    SLICE_X114Y114       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     1.616    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.091ns (24.540%)  route 0.280ns (75.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.345    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y114       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDCE (Prop_fdce_C_Q)         0.091     1.436 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          0.280     1.716    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X114Y114       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.591    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X114Y114       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.233     1.358    
    SLICE_X114Y114       RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.258     1.616    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y118   adcs/adc_interface2/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y116   adcs/adc_interface2/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y112   adcs/adc_interface2/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y114   adcs/adc_interface2/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y146   adcs/adc_interface2/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y138   adcs/adc_interface2/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y130   adcs/adc_interface2/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y136   adcs/adc_interface2/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y118   adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y116   adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y116  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y116  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y118  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_2_CLK_B_P
  To Clock:  ADC_2_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_2_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_2_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y8     adcs/adc_interface2/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y9      adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y120  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y120  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y134  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y134  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y108  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y108  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y110  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y110  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_1
  To Clock:  clk_div_out2_1

Setup :            0  Failing Endpoints,  Worst Slack        6.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.223ns (12.207%)  route 1.604ns (87.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 10.861 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.224    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y127       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y127       FDCE (Prop_fdce_C_Q)         0.223     3.447 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.604     5.051    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD1
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.861    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.308    11.169    
                         clock uncertainty           -0.035    11.134    
    SLICE_X114Y126       RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.128    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         11.128    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.223ns (12.207%)  route 1.604ns (87.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 10.861 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.224    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y127       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y127       FDCE (Prop_fdce_C_Q)         0.223     3.447 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.604     5.051    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD1
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.861    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.308    11.169    
                         clock uncertainty           -0.035    11.134    
    SLICE_X114Y126       RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.128    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.128    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.223ns (12.207%)  route 1.604ns (87.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 10.861 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.224    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y127       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y127       FDCE (Prop_fdce_C_Q)         0.223     3.447 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.604     5.051    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD1
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.861    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism              0.308    11.169    
                         clock uncertainty           -0.035    11.134    
    SLICE_X114Y126       RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.128    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         11.128    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.223ns (12.207%)  route 1.604ns (87.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 10.861 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.224    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y127       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y127       FDCE (Prop_fdce_C_Q)         0.223     3.447 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.604     5.051    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD1
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.861    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism              0.308    11.169    
                         clock uncertainty           -0.035    11.134    
    SLICE_X114Y126       RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.128    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.128    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.223ns (12.207%)  route 1.604ns (87.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 10.861 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.224    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y127       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y127       FDCE (Prop_fdce_C_Q)         0.223     3.447 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.604     5.051    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD1
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.861    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
                         clock pessimism              0.308    11.169    
                         clock uncertainty           -0.035    11.134    
    SLICE_X114Y126       RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.128    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         11.128    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.223ns (12.207%)  route 1.604ns (87.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 10.861 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.224    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y127       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y127       FDCE (Prop_fdce_C_Q)         0.223     3.447 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.604     5.051    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD1
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.861    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y126       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism              0.308    11.169    
                         clock uncertainty           -0.035    11.134    
    SLICE_X114Y126       RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.128    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         11.128    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.223ns (12.207%)  route 1.604ns (87.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 10.861 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.224    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y127       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y127       FDCE (Prop_fdce_C_Q)         0.223     3.447 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.604     5.051    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD1
    SLICE_X114Y126       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.861    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y126       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
                         clock pessimism              0.308    11.169    
                         clock uncertainty           -0.035    11.134    
    SLICE_X114Y126       RAMS32 (Setup_rams32_CLK_ADR1)
                                                     -0.006    11.128    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD
  -------------------------------------------------------------------
                         required time                         11.128    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.827ns  (logic 0.223ns (12.207%)  route 1.604ns (87.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 10.861 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.224    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y127       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y127       FDCE (Prop_fdce_C_Q)         0.223     3.447 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.604     5.051    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD1
    SLICE_X114Y126       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.861    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y126       RAMS32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
                         clock pessimism              0.308    11.169    
                         clock uncertainty           -0.035    11.134    
    SLICE_X114Y126       RAMS32 (Setup_rams32_CLK_ADR1)
                                                     -0.006    11.128    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1
  -------------------------------------------------------------------
                         required time                         11.128    
                         arrival time                          -5.051    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[6].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.223ns (12.761%)  route 1.525ns (87.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 10.869 - 8.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.577     3.236    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y111       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y111       FDRE (Prop_fdre_C_Q)         0.223     3.459 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.525     4.984    adcs/adc_interface2/ADC_DESER2/syncstages_ff_reg[3][2]
    IDELAY_X1Y148        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER2/pins[6].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.869    adcs/adc_interface2/ADC_DESER2/CLK
    IDELAY_X1Y148        IDELAYE2                                     r  adcs/adc_interface2/ADC_DESER2/pins[6].idelaye2_bus/C
                         clock pessimism              0.308    11.177    
                         clock uncertainty           -0.035    11.142    
    IDELAY_X1Y148        IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.077    11.065    adcs/adc_interface2/ADC_DESER2/pins[6].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -4.984    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.082ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.204ns (12.015%)  route 1.494ns (87.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 10.864 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.224    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y127       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y127       FDCE (Prop_fdce_C_Q)         0.204     3.428 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          1.494     4.922    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X118Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.864    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.308    11.172    
                         clock uncertainty           -0.035    11.137    
    SLICE_X118Y120       RAMD32 (Setup_ramd32_CLK_WADR2)
                                                     -0.133    11.004    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         11.004    
                         arrival time                          -4.922    
  -------------------------------------------------------------------
                         slack                                  6.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[4].ADC_A_7_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.764%)  route 0.101ns (46.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.362    adcs/adc_interface2/clk_div_out2
    SLICE_X118Y131       FDRE                                         r  adcs/adc_interface2/ADDESR[4].ADC_A_7_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y131       FDRE (Prop_fdre_C_Q)         0.118     1.480 r  adcs/adc_interface2/ADDESR[4].ADC_A_7_reg[4]/Q
                         net (fo=1, routed)           0.101     1.581    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/DIB1
    SLICE_X118Y129       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X118Y129       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1/CLK
                         clock pessimism             -0.234     1.372    
    SLICE_X118Y129       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.487    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[4].ADC_A_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.514%)  route 0.147ns (59.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.360    adcs/adc_interface2/clk_div_out2
    SLICE_X116Y120       FDRE                                         r  adcs/adc_interface2/ADDESR[4].ADC_A_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y120       FDRE (Prop_fdre_C_Q)         0.100     1.460 r  adcs/adc_interface2/ADDESR[4].ADC_A_1_reg[4]/Q
                         net (fo=1, routed)           0.147     1.607    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X114Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.210     1.396    
    SLICE_X114Y120       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.511    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[5].ADC_A_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.091ns (39.566%)  route 0.139ns (60.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.360    adcs/adc_interface2/clk_div_out2
    SLICE_X119Y120       FDRE                                         r  adcs/adc_interface2/ADDESR[5].ADC_A_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y120       FDRE (Prop_fdre_C_Q)         0.091     1.451 r  adcs/adc_interface2/ADDESR[5].ADC_A_1_reg[5]/Q
                         net (fo=1, routed)           0.139     1.590    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X114Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.210     1.396    
    SLICE_X114Y120       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.492    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[2].ADC_A_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.775%)  route 0.145ns (59.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.360    adcs/adc_interface2/clk_div_out2
    SLICE_X116Y120       FDRE                                         r  adcs/adc_interface2/ADDESR[2].ADC_A_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y120       FDRE (Prop_fdre_C_Q)         0.100     1.460 r  adcs/adc_interface2/ADDESR[2].ADC_A_1_reg[2]/Q
                         net (fo=1, routed)           0.145     1.605    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X114Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.210     1.396    
    SLICE_X114Y120       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.502    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[3].ADC_A_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.033%)  route 0.142ns (60.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.360    adcs/adc_interface2/clk_div_out2
    SLICE_X119Y120       FDRE                                         r  adcs/adc_interface2/ADDESR[3].ADC_A_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y120       FDRE (Prop_fdre_C_Q)         0.091     1.451 r  adcs/adc_interface2/ADDESR[3].ADC_A_1_reg[3]/Q
                         net (fo=1, routed)           0.142     1.593    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X114Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.210     1.396    
    SLICE_X114Y120       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.489    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADDESR[1].ADC_A_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.286%)  route 0.148ns (59.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.360    adcs/adc_interface2/clk_div_out2
    SLICE_X119Y120       FDRE                                         r  adcs/adc_interface2/ADDESR[1].ADC_A_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y120       FDRE (Prop_fdre_C_Q)         0.100     1.460 r  adcs/adc_interface2/ADDESR[1].ADC_A_1_reg[1]/Q
                         net (fo=1, routed)           0.148     1.608    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X118Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X118Y120       RAMD32                                       r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.235     1.371    
    SLICE_X118Y120       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.502    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.367    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y110       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y110       FDRE (Prop_fdre_C_Q)         0.100     1.467 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.522    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y110       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.615    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y110       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.367    
    SLICE_X119Y110       FDRE (Hold_fdre_C_D)         0.047     1.414    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.367    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y111       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y111       FDRE (Prop_fdre_C_Q)         0.100     1.467 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.522    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y111       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.615    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y111       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.367    
    SLICE_X119Y111       FDRE (Hold_fdre_C_D)         0.047     1.414    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.367    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y111       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y111       FDRE (Prop_fdre_C_Q)         0.100     1.467 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.522    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y111       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.615    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y111       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.367    
    SLICE_X119Y111       FDRE (Hold_fdre_C_D)         0.047     1.414    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.367    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y110       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y110       FDRE (Prop_fdre_C_Q)         0.100     1.467 r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.522    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X119Y110       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.615    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X119Y110       FDRE                                         r  adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.248     1.367    
    SLICE_X119Y110       FDRE (Hold_fdre_C_D)         0.047     1.414    adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y120   adcs/adc_interface2/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y134   adcs/adc_interface2/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y108   adcs/adc_interface2/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y110   adcs/adc_interface2/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y140   adcs/adc_interface2/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y148   adcs/adc_interface2/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y132   adcs/adc_interface2/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y142   adcs/adc_interface2/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y120   adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y134   adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y117  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y117  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y120  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_3_CLK_A_P
  To Clock:  ADC_3_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_3_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_3_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y4    adcs/adc_interface3/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y4     adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y88  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y88  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y98  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y98  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y96  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y96  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y90  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y90  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_1
  To Clock:  ADC_DESER1_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        6.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.223ns (13.518%)  route 1.427ns (86.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.200    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y86        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y86        FDCE (Prop_fdce_C_Q)         0.223     3.423 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.427     4.850    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD3
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
                         clock pessimism              0.341    11.171    
                         clock uncertainty           -0.035    11.136    
    SLICE_X118Y81        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083    11.053    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.223ns (13.518%)  route 1.427ns (86.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.200    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y86        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y86        FDCE (Prop_fdce_C_Q)         0.223     3.423 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.427     4.850    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD3
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
                         clock pessimism              0.341    11.171    
                         clock uncertainty           -0.035    11.136    
    SLICE_X118Y81        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083    11.053    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.223ns (13.518%)  route 1.427ns (86.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.200    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y86        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y86        FDCE (Prop_fdce_C_Q)         0.223     3.423 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.427     4.850    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD3
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB/CLK
                         clock pessimism              0.341    11.171    
                         clock uncertainty           -0.035    11.136    
    SLICE_X118Y81        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083    11.053    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.223ns (13.518%)  route 1.427ns (86.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.200    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y86        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y86        FDCE (Prop_fdce_C_Q)         0.223     3.423 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.427     4.850    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD3
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1/CLK
                         clock pessimism              0.341    11.171    
                         clock uncertainty           -0.035    11.136    
    SLICE_X118Y81        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083    11.053    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.223ns (13.518%)  route 1.427ns (86.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.200    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y86        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y86        FDCE (Prop_fdce_C_Q)         0.223     3.423 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.427     4.850    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD3
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC/CLK
                         clock pessimism              0.341    11.171    
                         clock uncertainty           -0.035    11.136    
    SLICE_X118Y81        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083    11.053    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.223ns (13.518%)  route 1.427ns (86.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.200    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y86        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y86        FDCE (Prop_fdce_C_Q)         0.223     3.423 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.427     4.850    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD3
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1/CLK
                         clock pessimism              0.341    11.171    
                         clock uncertainty           -0.035    11.136    
    SLICE_X118Y81        RAMD32 (Setup_ramd32_CLK_WADR3)
                                                     -0.083    11.053    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMC_D1
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.223ns (13.518%)  route 1.427ns (86.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.200    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y86        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y86        FDCE (Prop_fdce_C_Q)         0.223     3.423 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.427     4.850    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD3
    SLICE_X118Y81        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y81        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD/CLK
                         clock pessimism              0.341    11.171    
                         clock uncertainty           -0.035    11.136    
    SLICE_X118Y81        RAMS32 (Setup_rams32_CLK_ADR3)
                                                     -0.083    11.053    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.223ns (13.518%)  route 1.427ns (86.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.576     3.200    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y86        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y86        FDCE (Prop_fdce_C_Q)         0.223     3.423 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=90, routed)          1.427     4.850    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/ADDRD3
    SLICE_X118Y81        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y81        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1/CLK
                         clock pessimism              0.341    11.171    
                         clock uncertainty           -0.035    11.136    
    SLICE_X118Y81        RAMS32 (Setup_rams32_CLK_ADR3)
                                                     -0.083    11.053    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMD_D1
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.266ns (18.774%)  route 1.151ns (81.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.577     3.201    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X117Y87        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y87        FDPE (Prop_fdpe_C_Q)         0.223     3.424 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.545     3.969    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X116Y87        LUT2 (Prop_lut2_I1_O)        0.043     4.012 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.606     4.618    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA/CLK
                         clock pessimism              0.341    11.171    
                         clock uncertainty           -0.035    11.136    
    SLICE_X118Y81        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.833    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         10.833    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  6.215    

Slack (MET) :             6.215ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.266ns (18.774%)  route 1.151ns (81.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.577     3.201    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X117Y87        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y87        FDPE (Prop_fdpe_C_Q)         0.223     3.424 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/Q
                         net (fo=2, routed)           0.545     3.969    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X116Y87        LUT2 (Prop_lut2_I1_O)        0.043     4.012 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=100, routed)         0.606     4.618    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WE
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X118Y81        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
                         clock pessimism              0.341    11.171    
                         clock uncertainty           -0.035    11.136    
    SLICE_X118Y81        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    10.833    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         10.833    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  6.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[0].ADC_B_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.331    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X119Y87        FDRE                                         r  adcs/adc_interface3/ADDESR[0].ADC_B_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y87        FDRE (Prop_fdre_C_Q)         0.100     1.431 r  adcs/adc_interface3/ADDESR[0].ADC_B_2_reg[0]/Q
                         net (fo=1, routed)           0.095     1.526    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIA1
    SLICE_X118Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y86        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
                         clock pessimism             -0.234     1.343    
    SLICE_X118Y86        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.451    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[0].ADC_A_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.520%)  route 0.102ns (46.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.330    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X118Y85        FDRE                                         r  adcs/adc_interface3/ADDESR[0].ADC_A_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y85        FDRE (Prop_fdre_C_Q)         0.118     1.448 r  adcs/adc_interface3/ADDESR[0].ADC_A_0_reg[0]/Q
                         net (fo=1, routed)           0.102     1.551    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X114Y85        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X114Y85        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.210     1.367    
    SLICE_X114Y85        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.475    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[2].ADC_A_0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X115Y87        FDRE                                         r  adcs/adc_interface3/ADDESR[2].ADC_A_0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y87        FDRE (Prop_fdre_C_Q)         0.100     1.432 r  adcs/adc_interface3/ADDESR[2].ADC_A_0_reg[2]/Q
                         net (fo=1, routed)           0.096     1.528    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X114Y87        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.578    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y87        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.235     1.343    
    SLICE_X114Y87        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.449    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[2].ADC_B_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X119Y89        FDRE                                         r  adcs/adc_interface3/ADDESR[2].ADC_B_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y89        FDRE (Prop_fdre_C_Q)         0.100     1.432 r  adcs/adc_interface3/ADDESR[2].ADC_B_2_reg[2]/Q
                         net (fo=1, routed)           0.101     1.534    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIC1
    SLICE_X118Y87        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.578    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X118Y87        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism             -0.234     1.344    
    SLICE_X118Y87        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.450    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[0].ADC_A_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.775%)  route 0.145ns (59.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.330    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X116Y84        FDRE                                         r  adcs/adc_interface3/ADDESR[0].ADC_A_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y84        FDRE (Prop_fdre_C_Q)         0.100     1.430 r  adcs/adc_interface3/ADDESR[0].ADC_A_4_reg[0]/Q
                         net (fo=1, routed)           0.145     1.576    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIB1
    SLICE_X114Y83        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.575    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X114Y83        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1/CLK
                         clock pessimism             -0.210     1.365    
    SLICE_X114Y83        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.480    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[1].ADC_B_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.167%)  route 0.169ns (62.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.275     1.334    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X117Y93        FDRE                                         r  adcs/adc_interface3/ADDESR[1].ADC_B_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y93        FDRE (Prop_fdre_C_Q)         0.100     1.434 r  adcs/adc_interface3/ADDESR[1].ADC_B_0_reg[1]/Q
                         net (fo=1, routed)           0.169     1.604    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIB0
    SLICE_X114Y88        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.580    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X114Y88        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.210     1.370    
    SLICE_X114Y88        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.502    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.604    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[7].ADC_A_0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.182%)  route 0.141ns (60.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X117Y88        FDRE                                         r  adcs/adc_interface3/ADDESR[7].ADC_A_0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y88        FDRE (Prop_fdre_C_Q)         0.091     1.423 r  adcs/adc_interface3/ADDESR[7].ADC_A_0_reg[7]/Q
                         net (fo=1, routed)           0.141     1.565    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X114Y87        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.578    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y87        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.210     1.368    
    SLICE_X114Y87        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.095     1.463    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[6].ADC_A_0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.554%)  route 0.147ns (59.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X117Y88        FDRE                                         r  adcs/adc_interface3/ADDESR[6].ADC_A_0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y88        FDRE (Prop_fdre_C_Q)         0.100     1.432 r  adcs/adc_interface3/ADDESR[6].ADC_A_0_reg[6]/Q
                         net (fo=1, routed)           0.147     1.579    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X114Y87        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.578    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X114Y87        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.210     1.368    
    SLICE_X114Y87        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.476    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[0].ADC_B_4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.850%)  route 0.145ns (59.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.330    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X116Y84        FDRE                                         r  adcs/adc_interface3/ADDESR[0].ADC_B_4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y84        FDRE (Prop_fdre_C_Q)         0.100     1.430 r  adcs/adc_interface3/ADDESR[0].ADC_B_4_reg[0]/Q
                         net (fo=1, routed)           0.145     1.575    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/DIC1
    SLICE_X114Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.576    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X114Y84        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC_D1/CLK
                         clock pessimism             -0.210     1.366    
    SLICE_X114Y84        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.472    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[6].ADC_B_4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.775%)  route 0.145ns (59.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.329    adcs/adc_interface3/ADC_DESER1_n_1
    SLICE_X116Y83        FDRE                                         r  adcs/adc_interface3/ADDESR[6].ADC_B_4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y83        FDRE (Prop_fdre_C_Q)         0.100     1.429 r  adcs/adc_interface3/ADDESR[6].ADC_B_4_reg[6]/Q
                         net (fo=1, routed)           0.145     1.575    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIC1
    SLICE_X114Y83        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.575    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X114Y83        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/CLK
                         clock pessimism             -0.210     1.365    
    SLICE_X114Y83        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.471    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y88   adcs/adc_interface3/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y98   adcs/adc_interface3/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y96   adcs/adc_interface3/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y90   adcs/adc_interface3/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y86   adcs/adc_interface3/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y84   adcs/adc_interface3/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y64   adcs/adc_interface3/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y66   adcs/adc_interface3/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y88   adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y98   adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y88  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y86  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y86  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y87  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y87  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y87  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y87  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y87  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y87  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y87  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y87  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y87  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y87  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_3_CLK_B_P
  To Clock:  ADC_3_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_3_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_3_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X1Y7    adcs/adc_interface3/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X1Y5     adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y60  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y60  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y92  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y92  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y94  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y94  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X1Y80  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X1Y80  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_2
  To Clock:  clk_div_out2_2

Setup :            0  Failing Endpoints,  Worst Slack        5.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.327ns (14.725%)  route 1.894ns (85.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.206    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y80        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y80        FDCE (Prop_fdce_C_Q)         0.204     3.410 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.894     5.303    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[1]
    SLICE_X115Y73        LUT2 (Prop_lut2_I1_O)        0.123     5.426 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.000     5.426    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[0]
    SLICE_X115Y73        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X115Y73        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.111    
    SLICE_X115Y73        FDRE (Setup_fdre_C_D)        0.034    11.145    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.426    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.335ns (15.031%)  route 1.894ns (84.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.206    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y80        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y80        FDCE (Prop_fdce_C_Q)         0.204     3.410 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.894     5.303    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[1]
    SLICE_X115Y73        LUT2 (Prop_lut2_I0_O)        0.131     5.434 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     5.434    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[1]
    SLICE_X115Y73        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X115Y73        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                         clock pessimism              0.308    11.147    
                         clock uncertainty           -0.035    11.111    
    SLICE_X115Y73        FDRE (Setup_fdre_C_D)        0.058    11.169    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         11.169    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.204ns (10.110%)  route 1.814ns (89.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.206    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y80        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y80        FDCE (Prop_fdce_C_Q)         0.204     3.410 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.814     5.223    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X118Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.110    
    SLICE_X118Y73        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.086    11.024    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.204ns (10.110%)  route 1.814ns (89.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.206    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y80        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y80        FDCE (Prop_fdce_C_Q)         0.204     3.410 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.814     5.223    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X118Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.110    
    SLICE_X118Y73        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.086    11.024    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.204ns (10.110%)  route 1.814ns (89.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.206    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y80        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y80        FDCE (Prop_fdce_C_Q)         0.204     3.410 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.814     5.223    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X118Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.110    
    SLICE_X118Y73        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.086    11.024    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.204ns (10.110%)  route 1.814ns (89.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.206    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y80        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y80        FDCE (Prop_fdce_C_Q)         0.204     3.410 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.814     5.223    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X118Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.110    
    SLICE_X118Y73        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.086    11.024    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.204ns (10.110%)  route 1.814ns (89.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.206    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y80        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y80        FDCE (Prop_fdce_C_Q)         0.204     3.410 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.814     5.223    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X118Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.110    
    SLICE_X118Y73        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.086    11.024    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.204ns (10.110%)  route 1.814ns (89.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.206    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y80        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y80        FDCE (Prop_fdce_C_Q)         0.204     3.410 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.814     5.223    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X118Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.110    
    SLICE_X118Y73        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.086    11.024    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.204ns (10.110%)  route 1.814ns (89.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.206    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y80        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y80        FDCE (Prop_fdce_C_Q)         0.204     3.410 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.814     5.223    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X118Y73        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y73        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.110    
    SLICE_X118Y73        RAMS32 (Setup_rams32_CLK_ADR1)
                                                     -0.086    11.024    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.204ns (10.110%)  route 1.814ns (89.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    3.206ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.569     3.206    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y80        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y80        FDCE (Prop_fdce_C_Q)         0.204     3.410 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.814     5.223    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X118Y73        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X118Y73        RAMS32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.308    11.146    
                         clock uncertainty           -0.035    11.110    
    SLICE_X118Y73        RAMS32 (Setup_rams32_CLK_ADR1)
                                                     -0.086    11.024    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  5.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[1].ADC_B_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/clk_div_out2
    SLICE_X119Y79        FDRE                                         r  adcs/adc_interface3/ADDESR[1].ADC_B_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y79        FDRE (Prop_fdre_C_Q)         0.100     1.438 r  adcs/adc_interface3/ADDESR[1].ADC_B_3_reg[1]/Q
                         net (fo=1, routed)           0.107     1.545    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIA0
    SLICE_X118Y79        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.584    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y79        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
                         clock pessimism             -0.235     1.349    
    SLICE_X118Y79        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.480    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[3].ADC_B_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.870%)  route 0.145ns (59.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.337    adcs/adc_interface3/clk_div_out2
    SLICE_X119Y78        FDRE                                         r  adcs/adc_interface3/ADDESR[3].ADC_B_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y78        FDRE (Prop_fdre_C_Q)         0.100     1.437 r  adcs/adc_interface3/ADDESR[3].ADC_B_3_reg[3]/Q
                         net (fo=1, routed)           0.145     1.581    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIC0
    SLICE_X114Y77        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y77        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism             -0.210     1.372    
    SLICE_X114Y77        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.501    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[5].ADC_B_5_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.672%)  route 0.146ns (59.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.337    adcs/adc_interface3/clk_div_out2
    SLICE_X117Y71        FDRE                                         r  adcs/adc_interface3/ADDESR[5].ADC_B_5_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y71        FDRE (Prop_fdre_C_Q)         0.100     1.437 r  adcs/adc_interface3/ADDESR[5].ADC_B_5_reg[5]/Q
                         net (fo=1, routed)           0.146     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/DIA0
    SLICE_X114Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.580    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X114Y73        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/CLK
                         clock pessimism             -0.210     1.370    
    SLICE_X114Y73        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.501    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[4].ADC_A_5_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.340    adcs/adc_interface3/clk_div_out2
    SLICE_X119Y81        FDRE                                         r  adcs/adc_interface3/ADDESR[4].ADC_A_5_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y81        FDRE (Prop_fdre_C_Q)         0.100     1.440 r  adcs/adc_interface3/ADDESR[4].ADC_A_5_reg[4]/Q
                         net (fo=1, routed)           0.101     1.541    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIC1
    SLICE_X118Y79        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.584    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y79        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1/CLK
                         clock pessimism             -0.234     1.350    
    SLICE_X118Y79        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.456    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.456    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[7].ADC_A_5_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.506%)  route 0.101ns (52.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.340    adcs/adc_interface3/clk_div_out2
    SLICE_X119Y81        FDRE                                         r  adcs/adc_interface3/ADDESR[7].ADC_A_5_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y81        FDRE (Prop_fdre_C_Q)         0.091     1.431 r  adcs/adc_interface3/ADDESR[7].ADC_A_5_reg[7]/Q
                         net (fo=1, routed)           0.101     1.531    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIB0
    SLICE_X118Y79        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.584    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X118Y79        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
                         clock pessimism             -0.234     1.350    
    SLICE_X118Y79        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.446    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[2].ADC_B_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.630%)  route 0.140ns (58.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.337    adcs/adc_interface3/clk_div_out2
    SLICE_X119Y78        FDRE                                         r  adcs/adc_interface3/ADDESR[2].ADC_B_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y78        FDRE (Prop_fdre_C_Q)         0.100     1.437 r  adcs/adc_interface3/ADDESR[2].ADC_B_3_reg[2]/Q
                         net (fo=1, routed)           0.140     1.577    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIC1
    SLICE_X114Y77        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y77        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism             -0.210     1.372    
    SLICE_X114Y77        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.478    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[7].ADC_B_5_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.397%)  route 0.167ns (62.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.263     1.335    adcs/adc_interface3/clk_div_out2
    SLICE_X116Y73        FDRE                                         r  adcs/adc_interface3/ADDESR[7].ADC_B_5_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y73        FDRE (Prop_fdre_C_Q)         0.100     1.435 r  adcs/adc_interface3/ADDESR[7].ADC_B_5_reg[7]/Q
                         net (fo=1, routed)           0.167     1.602    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIC0
    SLICE_X114Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.580    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X114Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC/CLK
                         clock pessimism             -0.210     1.370    
    SLICE_X114Y76        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.499    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[6].ADC_B_3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.554%)  route 0.147ns (59.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.265     1.337    adcs/adc_interface3/clk_div_out2
    SLICE_X117Y78        FDRE                                         r  adcs/adc_interface3/ADDESR[6].ADC_B_3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y78        FDRE (Prop_fdre_C_Q)         0.100     1.437 r  adcs/adc_interface3/ADDESR[6].ADC_B_3_reg[6]/Q
                         net (fo=1, routed)           0.147     1.583    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIA1
    SLICE_X114Y77        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X114Y77        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.210     1.372    
    SLICE_X114Y77        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     1.480    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADDESR[1].ADC_A_5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.167%)  route 0.169ns (62.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.268     1.340    adcs/adc_interface3/clk_div_out2
    SLICE_X117Y81        FDRE                                         r  adcs/adc_interface3/ADDESR[1].ADC_A_5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y81        FDRE (Prop_fdre_C_Q)         0.100     1.440 r  adcs/adc_interface3/ADDESR[1].ADC_A_5_reg[1]/Q
                         net (fo=1, routed)           0.169     1.609    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIB0
    SLICE_X114Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.580    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X114Y76        RAMD32                                       r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
                         clock pessimism             -0.210     1.370    
    SLICE_X114Y76        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.502    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/obitslip2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/bitsleep2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.200%)  route 0.052ns (28.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.344    adcs/adc_interface3/clk_div_out2
    SLICE_X116Y62        FDRE                                         r  adcs/adc_interface3/obitslip2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y62        FDRE (Prop_fdre_C_Q)         0.100     1.444 f  adcs/adc_interface3/obitslip2_reg[7]/Q
                         net (fo=1, routed)           0.052     1.495    adcs/adc_interface3/obitslip2[7]
    SLICE_X117Y62        LUT2 (Prop_lut2_I1_O)        0.028     1.523 r  adcs/adc_interface3/bitsleep2[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.523    adcs/adc_interface3/bitsleep2[7]_i_1__1_n_0
    SLICE_X117Y62        FDRE                                         r  adcs/adc_interface3/bitsleep2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.591    adcs/adc_interface3/clk_div_out2
    SLICE_X117Y62        FDRE                                         r  adcs/adc_interface3/bitsleep2_reg[7]/C
                         clock pessimism             -0.236     1.355    
    SLICE_X117Y62        FDRE (Hold_fdre_C_D)         0.061     1.416    adcs/adc_interface3/bitsleep2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y60   adcs/adc_interface3/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y92   adcs/adc_interface3/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y94   adcs/adc_interface3/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y80   adcs/adc_interface3/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y82   adcs/adc_interface3/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y68   adcs/adc_interface3/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y62   adcs/adc_interface3/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X1Y58   adcs/adc_interface3/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y60   adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X1Y92   adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y79  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y79  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y73  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y73  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y73  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y73  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y73  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y73  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y73  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X118Y73  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X114Y80  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_4_CLK_A_P
  To Clock:  ADC_4_CLK_A_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_4_CLK_A_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_4_CLK_A_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X0Y0    adcs/adc_interface4/ADC_DESER1/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X0Y0     adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y44  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y44  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y38  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y38  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_2
  To Clock:  ADC_DESER1_n_1_2

Setup :            0  Failing Endpoints,  Worst Slack        5.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.657ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.259ns (11.966%)  route 1.906ns (88.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.110    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y47          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.259     3.369 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.906     5.274    adcs/adc_interface4/ADC_DESER1/syncstages_ff_reg[3][1]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.761    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/C
                         clock pessimism              0.283    11.044    
                         clock uncertainty           -0.035    11.008    
    IDELAY_X0Y8          IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077    10.931    adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -5.274    
  -------------------------------------------------------------------
                         slack                                  5.657    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[8].idelaye2_bus/CNTVALUEIN[1]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.259ns (12.786%)  route 1.767ns (87.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.110    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y47          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.259     3.369 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.767     5.136    adcs/adc_interface4/ADC_DESER1/syncstages_ff_reg[3][1]
    IDELAY_X0Y14         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[8].idelaye2_bus/CNTVALUEIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.758    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X0Y14         IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[8].idelaye2_bus/C
                         clock pessimism              0.283    11.041    
                         clock uncertainty           -0.035    11.005    
    IDELAY_X0Y14         IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[1])
                                                     -0.077    10.928    adcs/adc_interface4/ADC_DESER1/pins[8].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.928    
                         arrival time                          -5.136    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[2]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.259ns (14.091%)  route 1.579ns (85.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.110    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y45          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.259     3.369 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.579     4.948    adcs/adc_interface4/ADC_DESER1/syncstages_ff_reg[3][2]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.761    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/C
                         clock pessimism              0.283    11.044    
                         clock uncertainty           -0.035    11.008    
    IDELAY_X0Y8          IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[2])
                                                     -0.077    10.931    adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[0]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.259ns (14.484%)  route 1.529ns (85.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.110    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y45          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.259     3.369 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.529     4.898    adcs/adc_interface4/ADC_DESER1/syncstages_ff_reg[3][0]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.761    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/C
                         clock pessimism              0.283    11.044    
                         clock uncertainty           -0.035    11.008    
    IDELAY_X0Y8          IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[0])
                                                     -0.077    10.931    adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[3]
                            (rising edge-triggered cell IDELAYE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.259ns (14.717%)  route 1.501ns (85.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581     3.110    adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/dest_clk
    SLICE_X0Y44          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.259     3.369 r  adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst/syncstages_ff_reg[3]/Q
                         net (fo=8, routed)           1.501     4.870    adcs/adc_interface4/ADC_DESER1/syncstages_ff_reg[3][3]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/CNTVALUEIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.761    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    IDELAY_X0Y8          IDELAYE2                                     r  adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/C
                         clock pessimism              0.283    11.044    
                         clock uncertainty           -0.035    11.008    
    IDELAY_X0Y8          IDELAYE2 (Setup_idelaye2_C_CNTVALUEIN[3])
                                                     -0.077    10.931    adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.223ns (12.532%)  route 1.556ns (87.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.641     3.170    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.223     3.393 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.556     4.949    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD0
    SLICE_X26Y45         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X26Y45         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/CLK
                         clock pessimism              0.283    11.109    
                         clock uncertainty           -0.035    11.073    
    SLICE_X26Y45         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.065    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.223ns (12.532%)  route 1.556ns (87.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.641     3.170    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.223     3.393 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.556     4.949    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD0
    SLICE_X26Y45         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X26Y45         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/CLK
                         clock pessimism              0.283    11.109    
                         clock uncertainty           -0.035    11.073    
    SLICE_X26Y45         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.065    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.223ns (12.532%)  route 1.556ns (87.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.641     3.170    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.223     3.393 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.556     4.949    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD0
    SLICE_X26Y45         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X26Y45         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/CLK
                         clock pessimism              0.283    11.109    
                         clock uncertainty           -0.035    11.073    
    SLICE_X26Y45         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.065    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.223ns (12.532%)  route 1.556ns (87.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.641     3.170    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.223     3.393 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.556     4.949    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD0
    SLICE_X26Y45         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X26Y45         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/CLK
                         clock pessimism              0.283    11.109    
                         clock uncertainty           -0.035    11.073    
    SLICE_X26Y45         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.065    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  6.116    

Slack (MET) :             6.116ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.223ns (12.532%)  route 1.556ns (87.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 10.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.641     3.170    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDCE (Prop_fdce_C_Q)         0.223     3.393 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/Q
                         net (fo=89, routed)          1.556     4.949    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD0
    SLICE_X26Y45         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.580    10.826    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X26Y45         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/CLK
                         clock pessimism              0.283    11.109    
                         clock uncertainty           -0.035    11.073    
    SLICE_X26Y45         RAMD32 (Setup_ramd32_CLK_WADR0)
                                                     -0.008    11.065    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC
  -------------------------------------------------------------------
                         required time                         11.065    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  6.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/obitslip1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/bitsleep1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.403    adcs/adc_interface4/ADC_DESER1_n_1
    SLICE_X9Y35          FDRE                                         r  adcs/adc_interface4/obitslip1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.100     1.503 f  adcs/adc_interface4/obitslip1_reg[1]/Q
                         net (fo=1, routed)           0.055     1.557    adcs/adc_interface4/obitslip1[1]
    SLICE_X8Y35          LUT2 (Prop_lut2_I1_O)        0.028     1.585 r  adcs/adc_interface4/bitsleep1[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.585    adcs/adc_interface4/bitsleep1[1]_i_1__2_n_0
    SLICE_X8Y35          FDRE                                         r  adcs/adc_interface4/bitsleep1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.336     1.643    adcs/adc_interface4/ADC_DESER1_n_1
    SLICE_X8Y35          FDRE                                         r  adcs/adc_interface4/bitsleep1_reg[1]/C
                         clock pessimism             -0.229     1.414    
    SLICE_X8Y35          FDRE (Hold_fdre_C_D)         0.087     1.501    adcs/adc_interface4/bitsleep1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.272     1.377    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y37          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.100     1.477 r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.532    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X3Y37          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.616    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y37          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.239     1.377    
    SLICE_X3Y37          FDRE (Hold_fdre_C_D)         0.047     1.424    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.416    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y44         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.100     1.516 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055     1.571    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X27Y44         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.350     1.657    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y44         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.241     1.416    
    SLICE_X27Y44         FDRE (Hold_fdre_C_D)         0.047     1.463    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.415    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.100     1.515 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     1.570    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X29Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.350     1.657    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.242     1.415    
    SLICE_X29Y42         FDPE (Hold_fdpe_C_D)         0.047     1.462    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.658ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.416    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X29Y43         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.100     1.516 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.571    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X29Y43         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.351     1.658    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X29Y43         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.242     1.416    
    SLICE_X29Y43         FDRE (Hold_fdre_C_D)         0.047     1.463    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.415    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDPE (Prop_fdpe_C_Q)         0.100     1.515 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.570    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X29Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.350     1.657    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.242     1.415    
    SLICE_X29Y41         FDPE (Hold_fdpe_C_D)         0.047     1.462    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.271     1.376    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y36          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.100     1.476 r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.531    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X3Y36          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.615    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y36          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.239     1.376    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.047     1.423    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.270     1.375    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y16          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.100     1.475 r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.530    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X3Y16          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.613    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst/dest_clk
    SLICE_X3Y16          FDRE                                         r  adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.238     1.375    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.047     1.422    adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.381    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y48          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.100     1.481 r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.536    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X1Y48          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.621    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y48          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.240     1.381    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.047     1.428    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.276     1.381    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y48          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.100     1.481 r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.536    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst/syncstages_ff[0]
    SLICE_X1Y48          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.314     1.621    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst/dest_clk
    SLICE_X1Y48          FDRE                                         r  adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.240     1.381    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.047     1.428    adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DESER1_n_1_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y44  adcs/adc_interface4/ADC_DESER1/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y38  adcs/adc_interface4/ADC_DESER1/pins[4].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y46  adcs/adc_interface4/ADC_DESER1/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y36  adcs/adc_interface4/ADC_DESER1/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y8   adcs/adc_interface4/ADC_DESER1/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y14  adcs/adc_interface4/ADC_DESER1/pins[8].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y34  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y48  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y46  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y46  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y46  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y46  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y46  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y46  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y46  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y46  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y49  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y49  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y46  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y46  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y46  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y46  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y46  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y46  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y46  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y46  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y46  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X30Y46  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_4_CLK_B_P
  To Clock:  ADC_4_CLK_B_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_4_CLK_B_P
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ADC_4_CLK_B_P }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFIO/I         n/a            1.249         2.000       0.751      BUFIO_X0Y3    adcs/adc_interface4/ADC_DESER2/bufio_inst/I
Min Period  n/a     BUFR/I          n/a            1.249         2.000       0.751      BUFR_X0Y1     adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y32  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y32  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y20  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y20  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y18  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y18  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.070         2.000       0.930      ILOGIC_X0Y16  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.070         2.000       0.930      ILOGIC_X0Y16  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_3
  To Clock:  clk_div_out2_3

Setup :            0  Failing Endpoints,  Worst Slack        5.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.259ns (13.586%)  route 1.647ns (86.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 10.901 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.693     3.251    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.259     3.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.647     5.158    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD1
    SLICE_X34Y41         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.626    10.901    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X34Y41         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA/CLK
                         clock pessimism              0.283    11.184    
                         clock uncertainty           -0.035    11.149    
    SLICE_X34Y41         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.143    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.259ns (13.586%)  route 1.647ns (86.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 10.901 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.693     3.251    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.259     3.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.647     5.158    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD1
    SLICE_X34Y41         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.626    10.901    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X34Y41         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1/CLK
                         clock pessimism              0.283    11.184    
                         clock uncertainty           -0.035    11.149    
    SLICE_X34Y41         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.143    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.259ns (13.586%)  route 1.647ns (86.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 10.901 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.693     3.251    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.259     3.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.647     5.158    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD1
    SLICE_X34Y41         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.626    10.901    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X34Y41         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB/CLK
                         clock pessimism              0.283    11.184    
                         clock uncertainty           -0.035    11.149    
    SLICE_X34Y41         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.143    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.259ns (13.586%)  route 1.647ns (86.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 10.901 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.693     3.251    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.259     3.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.647     5.158    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD1
    SLICE_X34Y41         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.626    10.901    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X34Y41         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1/CLK
                         clock pessimism              0.283    11.184    
                         clock uncertainty           -0.035    11.149    
    SLICE_X34Y41         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.143    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMB_D1
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.259ns (13.586%)  route 1.647ns (86.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 10.901 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.693     3.251    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.259     3.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.647     5.158    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD1
    SLICE_X34Y41         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.626    10.901    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X34Y41         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC/CLK
                         clock pessimism              0.283    11.184    
                         clock uncertainty           -0.035    11.149    
    SLICE_X34Y41         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.143    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.259ns (13.586%)  route 1.647ns (86.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 10.901 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.693     3.251    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.259     3.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.647     5.158    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD1
    SLICE_X34Y41         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.626    10.901    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X34Y41         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1/CLK
                         clock pessimism              0.283    11.184    
                         clock uncertainty           -0.035    11.149    
    SLICE_X34Y41         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.143    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMC_D1
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.259ns (13.586%)  route 1.647ns (86.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 10.901 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.693     3.251    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.259     3.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.647     5.158    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD1
    SLICE_X34Y41         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.626    10.901    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X34Y41         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD/CLK
                         clock pessimism              0.283    11.184    
                         clock uncertainty           -0.035    11.149    
    SLICE_X34Y41         RAMS32 (Setup_rams32_CLK_ADR1)
                                                     -0.006    11.143    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.259ns (13.586%)  route 1.647ns (86.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 10.901 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.693     3.251    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.259     3.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.647     5.158    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/ADDRD1
    SLICE_X34Y41         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.626    10.901    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/WCLK
    SLICE_X34Y41         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD_D1/CLK
                         clock pessimism              0.283    11.184    
                         clock uncertainty           -0.035    11.149    
    SLICE_X34Y41         RAMS32 (Setup_rams32_CLK_ADR1)
                                                     -0.006    11.143    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_63/RAMD_D1
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.259ns (13.690%)  route 1.633ns (86.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 10.903 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.693     3.251    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.259     3.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.633     5.143    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD1
    SLICE_X34Y46         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.628    10.903    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X34Y46         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
                         clock pessimism              0.283    11.186    
                         clock uncertainty           -0.035    11.151    
    SLICE_X34Y46         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.145    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.259ns (13.690%)  route 1.633ns (86.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 10.903 - 8.000 ) 
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.693     3.251    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.259     3.510 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=90, routed)          1.633     5.143    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/ADDRD1
    SLICE_X34Y46         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.628    10.903    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X34Y46         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1/CLK
                         clock pessimism              0.283    11.186    
                         clock uncertainty           -0.035    11.151    
    SLICE_X34Y46         RAMD32 (Setup_ramd32_CLK_WADR1)
                                                     -0.006    11.145    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA_D1
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  6.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.107ns (35.737%)  route 0.192ns (64.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.339     1.473    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.107     1.580 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.192     1.773    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X36Y46         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.381     1.717    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X36Y46         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.230     1.487    
    SLICE_X36Y46         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     1.690    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.107ns (35.737%)  route 0.192ns (64.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.339     1.473    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.107     1.580 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.192     1.773    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X36Y46         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.381     1.717    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X36Y46         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism             -0.230     1.487    
    SLICE_X36Y46         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     1.690    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.107ns (35.737%)  route 0.192ns (64.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.339     1.473    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.107     1.580 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.192     1.773    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X36Y46         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.381     1.717    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X36Y46         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.230     1.487    
    SLICE_X36Y46         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     1.690    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.107ns (35.737%)  route 0.192ns (64.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.339     1.473    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.107     1.580 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.192     1.773    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X36Y46         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.381     1.717    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X36Y46         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism             -0.230     1.487    
    SLICE_X36Y46         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     1.690    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.107ns (35.737%)  route 0.192ns (64.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.339     1.473    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.107     1.580 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.192     1.773    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X36Y46         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.381     1.717    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X36Y46         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.230     1.487    
    SLICE_X36Y46         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     1.690    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.107ns (35.737%)  route 0.192ns (64.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.339     1.473    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.107     1.580 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.192     1.773    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X36Y46         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.381     1.717    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X36Y46         RAMD32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism             -0.230     1.487    
    SLICE_X36Y46         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.203     1.690    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.107ns (35.737%)  route 0.192ns (64.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.339     1.473    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.107     1.580 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.192     1.773    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X36Y46         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.381     1.717    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X36Y46         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
                         clock pessimism             -0.230     1.487    
    SLICE_X36Y46         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.203     1.690    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.107ns (35.737%)  route 0.192ns (64.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.339     1.473    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.107     1.580 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=90, routed)          0.192     1.773    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD2
    SLICE_X36Y46         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.381     1.717    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X36Y46         RAMS32                                       r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
                         clock pessimism             -0.230     1.487    
    SLICE_X36Y46         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.203     1.690    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.472    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X39Y41         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.100     1.572 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.627    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X39Y41         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.380     1.716    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X39Y41         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism             -0.244     1.472    
    SLICE_X39Y41         FDRE (Hold_fdre_C_D)         0.047     1.519    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.472    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDPE (Prop_fdpe_C_Q)         0.100     1.572 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.627    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X39Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.380     1.716    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.244     1.472    
    SLICE_X39Y42         FDPE (Hold_fdpe_C_D)         0.047     1.519    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_out2_3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y32  adcs/adc_interface4/ADC_DESER2/pins[5].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y20  adcs/adc_interface4/ADC_DESER2/pins[6].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y18  adcs/adc_interface4/ADC_DESER2/pins[7].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y16  adcs/adc_interface4/ADC_DESER2/pins[8].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y40  adcs/adc_interface4/ADC_DESER2/pins[1].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y30  adcs/adc_interface4/ADC_DESER2/pins[2].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y10  adcs/adc_interface4/ADC_DESER2/pins[3].idelaye2_bus/C
Min Period        n/a     IDELAYE2/C        n/a            2.000         8.000       6.000      IDELAY_X0Y42  adcs/adc_interface4/ADC_DESER2/pins[4].idelaye2_bus/C
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y32  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.249         8.000       6.751      ILOGIC_X0Y20  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y47  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y47  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y47  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y47  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y47  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y47  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y47  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y47  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y46  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y46  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y47  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y47  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y47  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y47  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y47  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y47  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y47  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y47  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y46  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            0.768         4.000       3.232      SLICE_X36Y46  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg/DIBDI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 1.127ns (16.976%)  route 5.512ns (83.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.974ns = ( 9.974 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=144, routed)         5.512     8.845    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/s_axi_axil_WDATA[29]
    RAMB36_X2Y23         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg/DIBDI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.103     9.974    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/ap_clk
    RAMB36_X2Y23         RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg/CLKBWRCLK
                         clock pessimism              0.151    10.125    
                         clock uncertainty           -0.125     9.999    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[29])
                                                     -0.182     9.817    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_bufsize/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg63_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 1.127ns (16.520%)  route 5.695ns (83.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 10.082 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=145, routed)         5.695     9.028    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_wdata[12]
    SLICE_X91Y167        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg63_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.211    10.082    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y167        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg63_reg[12]/C
                         clock pessimism              0.071    10.153    
                         clock uncertainty           -0.125    10.028    
    SLICE_X91Y167        FDRE (Setup_fdre_C_D)       -0.019    10.009    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg63_reg[12]
  -------------------------------------------------------------------
                         required time                         10.009    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg51_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.857ns  (logic 1.127ns (16.436%)  route 5.730ns (83.564%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 10.082 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=145, routed)         5.730     9.063    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_wdata[12]
    SLICE_X88Y167        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg51_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.211    10.082    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X88Y167        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg51_reg[12]/C
                         clock pessimism              0.071    10.153    
                         clock uncertainty           -0.125    10.028    
    SLICE_X88Y167        FDRE (Setup_fdre_C_D)        0.023    10.051    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg51_reg[12]
  -------------------------------------------------------------------
                         required time                         10.051    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             1.006ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_DDROFFSET_V_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.841ns  (logic 1.180ns (17.248%)  route 5.661ns (82.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 9.941 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=144, routed)         5.661     8.994    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/s_axi_axil_WDATA[29]
    SLICE_X36Y120        LUT3 (Prop_lut3_I0_O)        0.053     9.047 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_DDROFFSET_V[29]_i_1/O
                         net (fo=1, routed)           0.000     9.047    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_DDROFFSET_V[29]_i_1_n_0
    SLICE_X36Y120        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_DDROFFSET_V_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.070     9.941    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/ap_clk
    SLICE_X36Y120        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_DDROFFSET_V_reg[29]/C
                         clock pessimism              0.151    10.092    
                         clock uncertainty           -0.125     9.967    
    SLICE_X36Y120        FDRE (Setup_fdre_C_D)        0.086    10.053    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_DDROFFSET_V_reg[29]
  -------------------------------------------------------------------
                         required time                         10.053    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  1.006    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg58_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 1.127ns (16.657%)  route 5.639ns (83.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 10.081 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=145, routed)         5.639     8.972    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_wdata[12]
    SLICE_X91Y169        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg58_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.210    10.081    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y169        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg58_reg[12]/C
                         clock pessimism              0.071    10.152    
                         clock uncertainty           -0.125    10.027    
    SLICE_X91Y169        FDRE (Setup_fdre_C_D)       -0.031     9.996    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg58_reg[12]
  -------------------------------------------------------------------
                         required time                          9.996    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg62_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 1.127ns (16.621%)  route 5.654ns (83.379%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.080ns = ( 10.080 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=145, routed)         5.654     8.987    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_wdata[12]
    SLICE_X90Y170        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg62_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.209    10.080    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X90Y170        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg62_reg[12]/C
                         clock pessimism              0.071    10.151    
                         clock uncertainty           -0.125    10.026    
    SLICE_X90Y170        FDRE (Setup_fdre_C_D)        0.000    10.026    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg62_reg[12]
  -------------------------------------------------------------------
                         required time                         10.026    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg55_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 1.127ns (16.654%)  route 5.640ns (83.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 10.081 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=145, routed)         5.640     8.973    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_wdata[12]
    SLICE_X88Y169        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg55_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.210    10.081    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X88Y169        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg55_reg[12]/C
                         clock pessimism              0.071    10.152    
                         clock uncertainty           -0.125    10.027    
    SLICE_X88Y169        FDRE (Setup_fdre_C_D)       -0.010    10.017    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg55_reg[12]
  -------------------------------------------------------------------
                         required time                         10.017    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg52_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 1.127ns (16.734%)  route 5.608ns (83.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 10.082 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=145, routed)         5.608     8.941    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_wdata[12]
    SLICE_X89Y167        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg52_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.211    10.082    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y167        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg52_reg[12]/C
                         clock pessimism              0.071    10.153    
                         clock uncertainty           -0.125    10.028    
    SLICE_X89Y167        FDRE (Setup_fdre_C_D)       -0.009    10.019    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg52_reg[12]
  -------------------------------------------------------------------
                         required time                         10.019    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.112ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg53_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 1.127ns (16.848%)  route 5.562ns (83.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.083ns = ( 10.083 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=145, routed)         5.562     8.895    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_wdata[12]
    SLICE_X91Y166        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg53_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.212    10.083    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y166        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg53_reg[12]/C
                         clock pessimism              0.071    10.154    
                         clock uncertainty           -0.125    10.029    
    SLICE_X91Y166        FDRE (Setup_fdre_C_D)       -0.022    10.007    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg53_reg[12]
  -------------------------------------------------------------------
                         required time                         10.007    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  1.112    

Slack (MET) :             1.114ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg59_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 1.127ns (16.852%)  route 5.560ns (83.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 10.081 - 8.000 ) 
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.277     2.206    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[12])
                                                      1.127     3.333 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[12]
                         net (fo=145, routed)         5.560     8.894    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_wdata[12]
    SLICE_X89Y169        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg59_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.210    10.081    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y169        FDRE                                         r  zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg59_reg[12]/C
                         clock pessimism              0.071    10.152    
                         clock uncertainty           -0.125    10.027    
    SLICE_X89Y169        FDRE (Setup_fdre_C_D)       -0.019    10.008    zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/slv_reg59_reg[12]
  -------------------------------------------------------------------
                         required time                         10.008    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                  1.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.195%)  route 0.108ns (47.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.631     0.973    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y150        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y150        FDRE (Prop_fdre_C_Q)         0.118     1.091 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.108     1.199    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y149        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.757     1.137    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y149        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.046     1.091    
    SLICE_X26Y149        SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.186    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.087%)  route 0.138ns (57.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.531     0.873    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X37Y107        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[23]/Q
                         net (fo=1, routed)           0.138     1.111    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/data_p1_reg[29][23]
    SLICE_X38Y107        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.736     1.116    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X38Y107        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5/CLK
                         clock pessimism             -0.229     0.887    
    SLICE_X38Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.041    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg11_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.195ns (57.399%)  route 0.145ns (42.601%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.523     0.865    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y145        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg11_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y145        FDRE (Prop_fdre_C_Q)         0.100     0.965 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg11_reg[22]/Q
                         net (fo=1, routed)           0.145     1.110    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg11[22]
    SLICE_X59Y144        LUT6 (Prop_lut6_I0_O)        0.028     1.138 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[22]_i_6/O
                         net (fo=1, routed)           0.000     1.138    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[22]_i_6_n_0
    SLICE_X59Y144        MUXF7 (Prop_muxf7_I0_O)      0.050     1.188 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     1.188    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_3_n_0
    SLICE_X59Y144        MUXF8 (Prop_muxf8_I1_O)      0.017     1.205 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.205    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/reg_data_out__0[22]
    SLICE_X59Y144        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.731     1.111    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y144        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.046     1.065    
    SLICE_X59Y144        FDRE (Hold_fdre_C_D)         0.070     1.135    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.107ns (53.106%)  route 0.094ns (46.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.532     0.874    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y143        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        FDRE (Prop_fdre_C_Q)         0.107     0.981 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.094     1.075    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X38Y142        SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.736     1.116    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y142        SRLC32E                                      r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.229     0.887    
    SLICE_X38Y142        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     1.005    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg13_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.214ns (63.085%)  route 0.125ns (36.915%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.866ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.524     0.866    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y142        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg13_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y142        FDRE (Prop_fdre_C_Q)         0.118     0.984 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg13_reg[24]/Q
                         net (fo=1, routed)           0.125     1.109    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/slv_reg13[24]
    SLICE_X57Y142        LUT6 (Prop_lut6_I3_O)        0.028     1.137 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[24]_i_7/O
                         net (fo=1, routed)           0.000     1.137    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata[24]_i_7_n_0
    SLICE_X57Y142        MUXF7 (Prop_muxf7_I1_O)      0.051     1.188 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_3/O
                         net (fo=1, routed)           0.000     1.188    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_3_n_0
    SLICE_X57Y142        MUXF8 (Prop_muxf8_I1_O)      0.017     1.205 r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.205    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/reg_data_out__0[24]
    SLICE_X57Y142        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.728     1.108    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y142        FDRE                                         r  zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.046     1.062    
    SLICE_X57Y142        FDRE (Hold_fdre_C_D)         0.070     1.132    zynq_subsystem/ZynqDesign_i/NIDNAPort_0/U0/NIDNAPort_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.596%)  route 0.102ns (46.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.581     0.923    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X30Y98         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.118     1.041 r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]/Q
                         net (fo=2, routed)           0.102     1.143    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/DIA0
    SLICE_X30Y97         RAMD32                                       r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.781     1.161    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X30Y97         RAMD32                                       r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.224     0.937    
    SLICE_X30Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.068    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.455%)  route 0.147ns (55.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.532     0.874    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X36Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.118     0.992 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[15]/Q
                         net (fo=1, routed)           0.147     1.139    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/data_p1_reg[29][15]
    SLICE_X34Y105        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.738     1.118    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X34Y105        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5/CLK
                         clock pessimism             -0.211     0.907    
    SLICE_X34Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.061    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.532     0.874    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X35Y106        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDRE (Prop_fdre_C_Q)         0.100     0.974 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[12]/Q
                         net (fo=1, routed)           0.095     1.069    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/data_p1_reg[29][12]
    SLICE_X34Y105        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.738     1.118    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X34Y105        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5/CLK
                         clock pessimism             -0.230     0.888    
    SLICE_X34Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.990    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.116ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.531     0.873    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X37Y107        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/rs_wreq/data_p1_reg[21]/Q
                         net (fo=1, routed)           0.094     1.067    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/data_p1_reg[29][21]
    SLICE_X38Y107        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.736     1.116    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X38Y107        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5/CLK
                         clock pessimism             -0.229     0.887    
    SLICE_X38Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     0.986    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_a_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/data_mover_0/U0/buftimeout_load_reg_1351_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/data_mover_0/U0/buftimeout_loc_reg_688_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.100ns (65.134%)  route 0.054ns (34.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.530     0.872    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/ap_clk
    SLICE_X49Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/buftimeout_load_reg_1351_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y105        FDRE (Prop_fdre_C_Q)         0.100     0.972 r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/buftimeout_load_reg_1351_reg[2]/Q
                         net (fo=1, routed)           0.054     1.026    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/buftimeout_load_reg_1351[2]
    SLICE_X48Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/buftimeout_loc_reg_688_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.735     1.115    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/ap_clk
    SLICE_X48Y105        FDRE                                         r  zynq_subsystem/ZynqDesign_i/data_mover_0/U0/buftimeout_loc_reg_688_reg[2]/C
                         clock pessimism             -0.232     0.883    
    SLICE_X48Y105        FDRE (Hold_fdre_C_D)         0.059     0.942    zynq_subsystem/ZynqDesign_i/data_mover_0/U0/buftimeout_loc_reg_688_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X0Y0   zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/gt_common_support/gtxe2_common_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         8.000       5.905      RAMB36_X3Y23        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X3Y23        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         8.000       5.905      RAMB36_X3Y24        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X3Y24        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/data_mover_axil_s_axi_U/int_stat_counter/gen_write[1].mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X2Y17        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X1Y18        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         8.000       5.905      RAMB36_X1Y17        zynq_subsystem/ZynqDesign_i/data_mover_0/U0/inbuffer_V_U/data_mover_inbuffbkb_ram_U/ram_reg_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1     n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X10Y88        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X10Y88        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X30Y97        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X30Y97        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X30Y97        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X30Y97        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X30Y97        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X30Y97        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1     n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1     main_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X34Y93        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X34Y93        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X34Y93        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X34Y93        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X34Y93        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         4.000       3.232      SLICE_X34Y93        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         4.000       3.232      SLICE_X34Y93        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         4.000       3.232      SLICE_X34Y93        zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.632ns (10.099%)  route 5.626ns (89.901%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 9.940 - 8.000 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.222     2.153    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.259     2.412 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         1.948     4.360    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.043     4.403 r  adcs/adc_interface4/zynq_subsystem_i_84/O
                         net (fo=1, routed)           0.000     4.403    adcs/adc_interface4/zynq_subsystem_i_84_n_0
    SLICE_X39Y56         MUXF7 (Prop_muxf7_I1_O)      0.122     4.525 r  adcs/adc_interface4/zynq_subsystem_i_27/O
                         net (fo=1, routed)           1.823     6.348    adcs/adc_interface1/bbstub_dout[45]_0
    SLICE_X86Y113        LUT6 (Prop_lut6_I4_O)        0.122     6.470 r  adcs/adc_interface1/zynq_subsystem_i_4/O
                         net (fo=4, routed)           0.436     6.905    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[13]
    SLICE_X86Y116        LUT6 (Prop_lut6_I2_O)        0.043     6.948 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_4/O
                         net (fo=1, routed)           0.647     7.595    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_4_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I1_O)        0.043     7.638 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_1/O
                         net (fo=32, routed)          0.772     8.411    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_6
    SLICE_X68Y125        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.067     9.940    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X68Y125        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[20]/C
                         clock pessimism              0.151    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X68Y125        FDRE (Setup_fdre_C_CE)      -0.201     9.817    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[20]
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.632ns (10.099%)  route 5.626ns (89.901%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 9.940 - 8.000 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.222     2.153    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.259     2.412 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         1.948     4.360    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.043     4.403 r  adcs/adc_interface4/zynq_subsystem_i_84/O
                         net (fo=1, routed)           0.000     4.403    adcs/adc_interface4/zynq_subsystem_i_84_n_0
    SLICE_X39Y56         MUXF7 (Prop_muxf7_I1_O)      0.122     4.525 r  adcs/adc_interface4/zynq_subsystem_i_27/O
                         net (fo=1, routed)           1.823     6.348    adcs/adc_interface1/bbstub_dout[45]_0
    SLICE_X86Y113        LUT6 (Prop_lut6_I4_O)        0.122     6.470 r  adcs/adc_interface1/zynq_subsystem_i_4/O
                         net (fo=4, routed)           0.436     6.905    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[13]
    SLICE_X86Y116        LUT6 (Prop_lut6_I2_O)        0.043     6.948 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_4/O
                         net (fo=1, routed)           0.647     7.595    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_4_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I1_O)        0.043     7.638 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_1/O
                         net (fo=32, routed)          0.772     8.411    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_6
    SLICE_X68Y125        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.067     9.940    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X68Y125        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[21]/C
                         clock pessimism              0.151    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X68Y125        FDRE (Setup_fdre_C_CE)      -0.201     9.817    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[21]
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.632ns (10.099%)  route 5.626ns (89.901%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 9.940 - 8.000 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.222     2.153    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.259     2.412 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         1.948     4.360    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.043     4.403 r  adcs/adc_interface4/zynq_subsystem_i_84/O
                         net (fo=1, routed)           0.000     4.403    adcs/adc_interface4/zynq_subsystem_i_84_n_0
    SLICE_X39Y56         MUXF7 (Prop_muxf7_I1_O)      0.122     4.525 r  adcs/adc_interface4/zynq_subsystem_i_27/O
                         net (fo=1, routed)           1.823     6.348    adcs/adc_interface1/bbstub_dout[45]_0
    SLICE_X86Y113        LUT6 (Prop_lut6_I4_O)        0.122     6.470 r  adcs/adc_interface1/zynq_subsystem_i_4/O
                         net (fo=4, routed)           0.436     6.905    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[13]
    SLICE_X86Y116        LUT6 (Prop_lut6_I2_O)        0.043     6.948 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_4/O
                         net (fo=1, routed)           0.647     7.595    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_4_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I1_O)        0.043     7.638 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_1/O
                         net (fo=32, routed)          0.772     8.411    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_6
    SLICE_X68Y125        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.067     9.940    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X68Y125        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[22]/C
                         clock pessimism              0.151    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X68Y125        FDRE (Setup_fdre_C_CE)      -0.201     9.817    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[22]
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.632ns (10.099%)  route 5.626ns (89.901%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 9.940 - 8.000 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.222     2.153    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.259     2.412 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         1.948     4.360    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.043     4.403 r  adcs/adc_interface4/zynq_subsystem_i_84/O
                         net (fo=1, routed)           0.000     4.403    adcs/adc_interface4/zynq_subsystem_i_84_n_0
    SLICE_X39Y56         MUXF7 (Prop_muxf7_I1_O)      0.122     4.525 r  adcs/adc_interface4/zynq_subsystem_i_27/O
                         net (fo=1, routed)           1.823     6.348    adcs/adc_interface1/bbstub_dout[45]_0
    SLICE_X86Y113        LUT6 (Prop_lut6_I4_O)        0.122     6.470 r  adcs/adc_interface1/zynq_subsystem_i_4/O
                         net (fo=4, routed)           0.436     6.905    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[13]
    SLICE_X86Y116        LUT6 (Prop_lut6_I2_O)        0.043     6.948 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_4/O
                         net (fo=1, routed)           0.647     7.595    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_4_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I1_O)        0.043     7.638 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_1/O
                         net (fo=32, routed)          0.772     8.411    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_6
    SLICE_X68Y125        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.067     9.940    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X68Y125        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[23]/C
                         clock pessimism              0.151    10.091    
                         clock uncertainty           -0.073    10.018    
    SLICE_X68Y125        FDRE (Setup_fdre_C_CE)      -0.201     9.817    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[23]
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 0.620ns (9.906%)  route 5.639ns (90.094%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 9.942 - 8.000 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.222     2.153    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.259     2.412 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         2.126     4.538    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.043     4.581 r  adcs/adc_interface4/zynq_subsystem_i_144/O
                         net (fo=1, routed)           0.000     4.581    adcs/adc_interface4/zynq_subsystem_i_144_n_0
    SLICE_X44Y52         MUXF7 (Prop_muxf7_I1_O)      0.108     4.689 r  adcs/adc_interface4/zynq_subsystem_i_57/O
                         net (fo=1, routed)           1.818     6.507    adcs/adc_interface1/bbstub_dout[35]_0
    SLICE_X87Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.631 r  adcs/adc_interface1/zynq_subsystem_i_14/O
                         net (fo=3, routed)           0.355     6.986    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[3]
    SLICE_X86Y116        LUT6 (Prop_lut6_I1_O)        0.043     7.029 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_4/O
                         net (fo=1, routed)           0.485     7.514    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_4_n_0
    SLICE_X84Y116        LUT6 (Prop_lut6_I1_O)        0.043     7.557 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.855     8.412    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X69Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.069     9.942    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X69Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[28]/C
                         clock pessimism              0.151    10.093    
                         clock uncertainty           -0.073    10.020    
    SLICE_X69Y127        FDRE (Setup_fdre_C_CE)      -0.201     9.819    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[28]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 0.620ns (9.906%)  route 5.639ns (90.094%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 9.942 - 8.000 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.222     2.153    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.259     2.412 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         2.126     4.538    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.043     4.581 r  adcs/adc_interface4/zynq_subsystem_i_144/O
                         net (fo=1, routed)           0.000     4.581    adcs/adc_interface4/zynq_subsystem_i_144_n_0
    SLICE_X44Y52         MUXF7 (Prop_muxf7_I1_O)      0.108     4.689 r  adcs/adc_interface4/zynq_subsystem_i_57/O
                         net (fo=1, routed)           1.818     6.507    adcs/adc_interface1/bbstub_dout[35]_0
    SLICE_X87Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.631 r  adcs/adc_interface1/zynq_subsystem_i_14/O
                         net (fo=3, routed)           0.355     6.986    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[3]
    SLICE_X86Y116        LUT6 (Prop_lut6_I1_O)        0.043     7.029 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_4/O
                         net (fo=1, routed)           0.485     7.514    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_4_n_0
    SLICE_X84Y116        LUT6 (Prop_lut6_I1_O)        0.043     7.557 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.855     8.412    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X69Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.069     9.942    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X69Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[29]/C
                         clock pessimism              0.151    10.093    
                         clock uncertainty           -0.073    10.020    
    SLICE_X69Y127        FDRE (Setup_fdre_C_CE)      -0.201     9.819    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[29]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 0.620ns (9.906%)  route 5.639ns (90.094%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 9.942 - 8.000 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.222     2.153    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.259     2.412 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         2.126     4.538    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.043     4.581 r  adcs/adc_interface4/zynq_subsystem_i_144/O
                         net (fo=1, routed)           0.000     4.581    adcs/adc_interface4/zynq_subsystem_i_144_n_0
    SLICE_X44Y52         MUXF7 (Prop_muxf7_I1_O)      0.108     4.689 r  adcs/adc_interface4/zynq_subsystem_i_57/O
                         net (fo=1, routed)           1.818     6.507    adcs/adc_interface1/bbstub_dout[35]_0
    SLICE_X87Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.631 r  adcs/adc_interface1/zynq_subsystem_i_14/O
                         net (fo=3, routed)           0.355     6.986    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[3]
    SLICE_X86Y116        LUT6 (Prop_lut6_I1_O)        0.043     7.029 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_4/O
                         net (fo=1, routed)           0.485     7.514    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_4_n_0
    SLICE_X84Y116        LUT6 (Prop_lut6_I1_O)        0.043     7.557 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.855     8.412    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X69Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.069     9.942    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X69Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[30]/C
                         clock pessimism              0.151    10.093    
                         clock uncertainty           -0.073    10.020    
    SLICE_X69Y127        FDRE (Setup_fdre_C_CE)      -0.201     9.819    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[30]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 0.620ns (9.906%)  route 5.639ns (90.094%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 9.942 - 8.000 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.222     2.153    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.259     2.412 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         2.126     4.538    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I2_O)        0.043     4.581 r  adcs/adc_interface4/zynq_subsystem_i_144/O
                         net (fo=1, routed)           0.000     4.581    adcs/adc_interface4/zynq_subsystem_i_144_n_0
    SLICE_X44Y52         MUXF7 (Prop_muxf7_I1_O)      0.108     4.689 r  adcs/adc_interface4/zynq_subsystem_i_57/O
                         net (fo=1, routed)           1.818     6.507    adcs/adc_interface1/bbstub_dout[35]_0
    SLICE_X87Y115        LUT6 (Prop_lut6_I4_O)        0.124     6.631 r  adcs/adc_interface1/zynq_subsystem_i_14/O
                         net (fo=3, routed)           0.355     6.986    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[3]
    SLICE_X86Y116        LUT6 (Prop_lut6_I1_O)        0.043     7.029 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_4/O
                         net (fo=1, routed)           0.485     7.514    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_4_n_0
    SLICE_X84Y116        LUT6 (Prop_lut6_I1_O)        0.043     7.557 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_A_CNT[0]_i_1/O
                         net (fo=32, routed)          0.855     8.412    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_5
    SLICE_X69Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.069     9.942    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X69Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[31]/C
                         clock pessimism              0.151    10.093    
                         clock uncertainty           -0.073    10.020    
    SLICE_X69Y127        FDRE (Setup_fdre_C_CE)      -0.201     9.819    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_A_CNT_reg[31]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.632ns (10.209%)  route 5.558ns (89.791%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 9.942 - 8.000 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.222     2.153    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.259     2.412 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         1.948     4.360    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.043     4.403 r  adcs/adc_interface4/zynq_subsystem_i_84/O
                         net (fo=1, routed)           0.000     4.403    adcs/adc_interface4/zynq_subsystem_i_84_n_0
    SLICE_X39Y56         MUXF7 (Prop_muxf7_I1_O)      0.122     4.525 r  adcs/adc_interface4/zynq_subsystem_i_27/O
                         net (fo=1, routed)           1.823     6.348    adcs/adc_interface1/bbstub_dout[45]_0
    SLICE_X86Y113        LUT6 (Prop_lut6_I4_O)        0.122     6.470 r  adcs/adc_interface1/zynq_subsystem_i_4/O
                         net (fo=4, routed)           0.436     6.905    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[13]
    SLICE_X86Y116        LUT6 (Prop_lut6_I2_O)        0.043     6.948 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_4/O
                         net (fo=1, routed)           0.647     7.595    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_4_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I1_O)        0.043     7.638 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_1/O
                         net (fo=32, routed)          0.705     8.343    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_6
    SLICE_X68Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.069     9.942    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X68Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[28]/C
                         clock pessimism              0.151    10.093    
                         clock uncertainty           -0.073    10.020    
    SLICE_X68Y127        FDRE (Setup_fdre_C_CE)      -0.201     9.819    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[28]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.190ns  (logic 0.632ns (10.209%)  route 5.558ns (89.791%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.942ns = ( 9.942 - 8.000 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.222     2.153    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X84Y114        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y114        FDRE (Prop_fdre_C_Q)         0.259     2.412 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg3_reg[1]/Q
                         net (fo=178, routed)         1.948     4.360    adcs/adc_interface4/cfg_channel_selector_0[1]
    SLICE_X39Y56         LUT6 (Prop_lut6_I2_O)        0.043     4.403 r  adcs/adc_interface4/zynq_subsystem_i_84/O
                         net (fo=1, routed)           0.000     4.403    adcs/adc_interface4/zynq_subsystem_i_84_n_0
    SLICE_X39Y56         MUXF7 (Prop_muxf7_I1_O)      0.122     4.525 r  adcs/adc_interface4/zynq_subsystem_i_27/O
                         net (fo=1, routed)           1.823     6.348    adcs/adc_interface1/bbstub_dout[45]_0
    SLICE_X86Y113        LUT6 (Prop_lut6_I4_O)        0.122     6.470 r  adcs/adc_interface1/zynq_subsystem_i_4/O
                         net (fo=4, routed)           0.436     6.905    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/cfg_selected_prw[13]
    SLICE_X86Y116        LUT6 (Prop_lut6_I2_O)        0.043     6.948 f  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_4/O
                         net (fo=1, routed)           0.647     7.595    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_4_n_0
    SLICE_X84Y120        LUT6 (Prop_lut6_I1_O)        0.043     7.638 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/ERR_B_CNT[0]_i_1/O
                         net (fo=32, routed)          0.705     8.343    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst_n_6
    SLICE_X68Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.069     9.942    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/s00_axi_aclk
    SLICE_X68Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[29]/C
                         clock pessimism              0.151    10.093    
                         clock uncertainty           -0.073    10.020    
    SLICE_X68Y127        FDRE (Setup_fdre_C_CE)      -0.201     9.819    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ERR_B_CNT_reg[29]
  -------------------------------------------------------------------
                         required time                          9.819    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  1.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U37/CPS_GENERATE[0].STATIC_COUNTERS_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.100ns (46.366%)  route 0.116ns (53.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.615     0.959    U37/clk_out2
    SLICE_X35Y150        FDRE                                         r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y150        FDRE (Prop_fdre_C_Q)         0.100     1.059 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][16]/Q
                         net (fo=2, routed)           0.116     1.175    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0]_2[16]
    SLICE_X34Y149        FDRE                                         r  U37/CPS_GENERATE[0].STATIC_COUNTERS_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.741     1.123    U37/clk_out2
    SLICE_X34Y149        FDRE                                         r  U37/CPS_GENERATE[0].STATIC_COUNTERS_reg[0][16]/C
                         clock pessimism             -0.046     1.077    
    SLICE_X34Y149        FDRE (Hold_fdre_C_D)         0.040     1.117    U37/CPS_GENERATE[0].STATIC_COUNTERS_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.328ns (75.881%)  route 0.104ns (24.119%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    U37/clk_out2
    SLICE_X35Y146        FDRE                                         r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y146        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][3]/Q
                         net (fo=2, routed)           0.104     1.082    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0]_2[3]
    SLICE_X35Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.194 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.194    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][0]_i_2_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.219 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.219    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][4]_i_1_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.244 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.244    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][8]_i_1_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.269 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.269    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][12]_i_1_n_0
    SLICE_X35Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.310 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.310    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][16]_i_1_n_7
    SLICE_X35Y150        FDRE                                         r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.841     1.223    U37/clk_out2
    SLICE_X35Y150        FDRE                                         r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][16]/C
                         clock pessimism             -0.046     1.177    
    SLICE_X35Y150        FDRE (Hold_fdre_C_D)         0.071     1.248    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][16]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.339ns (76.479%)  route 0.104ns (23.521%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    U37/clk_out2
    SLICE_X35Y146        FDRE                                         r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y146        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][3]/Q
                         net (fo=2, routed)           0.104     1.082    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0]_2[3]
    SLICE_X35Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.194 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.194    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][0]_i_2_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.219 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.219    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][4]_i_1_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.244 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.244    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][8]_i_1_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.269 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.269    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][12]_i_1_n_0
    SLICE_X35Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     1.321 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.321    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][16]_i_1_n_5
    SLICE_X35Y150        FDRE                                         r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.841     1.223    U37/clk_out2
    SLICE_X35Y150        FDRE                                         r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][18]/C
                         clock pessimism             -0.046     1.177    
    SLICE_X35Y150        FDRE (Hold_fdre_C_D)         0.071     1.248    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U0_14/U7/memIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_14/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (42.059%)  route 0.163ns (57.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.547     0.891    U0_14/U7/clk_out2
    SLICE_X70Y93         FDRE                                         r  U0_14/U7/memIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y93         FDRE (Prop_fdre_C_Q)         0.118     1.009 r  U0_14/U7/memIn_reg[0]/Q
                         net (fo=2, routed)           0.163     1.172    U0_14/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/dina[0]
    RAMB18_X4Y38         RAMB18E1                                     r  U0_14/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.778     1.160    U0_14/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X4Y38         RAMB18E1                                     r  U0_14/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.224     0.936    
    RAMB18_X4Y38         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.091    U0_14/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.347ns (76.896%)  route 0.104ns (23.104%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    U37/clk_out2
    SLICE_X35Y146        FDRE                                         r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y146        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][3]/Q
                         net (fo=2, routed)           0.104     1.082    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0]_2[3]
    SLICE_X35Y146        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.194 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.194    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][0]_i_2_n_0
    SLICE_X35Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.219 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.219    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][4]_i_1_n_0
    SLICE_X35Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.244 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.244    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][8]_i_1_n_0
    SLICE_X35Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.269 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.269    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][12]_i_1_n_0
    SLICE_X35Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.329 r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.329    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][16]_i_1_n_6
    SLICE_X35Y150        FDRE                                         r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.841     1.223    U37/clk_out2
    SLICE_X35Y150        FDRE                                         r  U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][17]/C
                         clock pessimism             -0.046     1.177    
    SLICE_X35Y150        FDRE (Hold_fdre_C_D)         0.071     1.248    U37/CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 U0_18/U7/RP_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_18/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.118ns (38.665%)  route 0.187ns (61.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.580     0.924    U0_18/U7/clk_out2
    SLICE_X102Y64        FDRE                                         r  U0_18/U7/RP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y64        FDRE (Prop_fdre_C_Q)         0.118     1.042 r  U0_18/U7/RP_reg[3]/Q
                         net (fo=1, routed)           0.187     1.229    U0_18/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[3]
    RAMB18_X6Y26         RAMB18E1                                     r  U0_18/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.809     1.191    U0_18/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X6Y26         RAMB18E1                                     r  U0_18/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.226     0.965    
    RAMB18_X6Y26         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.148    U0_18/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.117ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.529     0.873    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_clk
    SLICE_X63Y106        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y106        FDRE (Prop_fdre_C_Q)         0.100     0.973 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[6]/Q
                         net (fo=1, routed)           0.054     1.027    zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_wdata[6]
    SLICE_X62Y106        LUT2 (Prop_lut2_I0_O)        0.028     1.055 r  zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.055    zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata[6]_i_1_n_0
    SLICE_X62Y106        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.735     1.117    zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/s_axi_aclk
    SLICE_X62Y106        FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[6]/C
                         clock pessimism             -0.233     0.884    
    SLICE_X62Y106        FDRE (Hold_fdre_C_D)         0.087     0.971    zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst/AXI_LITE.I_AVA_MASTER_LITE/avm_writedata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U0_3/U9/RP_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_3/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.118ns (38.295%)  route 0.190ns (61.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.571     0.915    U0_3/U9/clk_out2
    SLICE_X102Y75        FDRE                                         r  U0_3/U9/RP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y75        FDRE (Prop_fdre_C_Q)         0.118     1.033 r  U0_3/U9/RP_reg[5]/Q
                         net (fo=1, routed)           0.190     1.223    U0_3/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[5]
    RAMB18_X6Y30         RAMB18E1                                     r  U0_3/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.801     1.183    U0_3/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X6Y30         RAMB18E1                                     r  U0_3/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.226     0.957    
    RAMB18_X6Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.140    U0_3/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U0_1/U7/RP_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.118ns (37.959%)  route 0.193ns (62.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.584     0.928    U0_1/U7/clk_out2
    SLICE_X102Y55        FDRE                                         r  U0_1/U7/RP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y55        FDRE (Prop_fdre_C_Q)         0.118     1.046 r  U0_1/U7/RP_reg[7]/Q
                         net (fo=1, routed)           0.193     1.239    U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[7]
    RAMB18_X6Y22         RAMB18E1                                     r  U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.816     1.198    U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X6Y22         RAMB18E1                                     r  U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.226     0.972    
    RAMB18_X6Y22         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.155    U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U0_8/U7/RP_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_8/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.118ns (37.959%)  route 0.193ns (62.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.584     0.928    U0_8/U7/clk_out2
    SLICE_X102Y95        FDRE                                         r  U0_8/U7/RP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y95        FDRE (Prop_fdre_C_Q)         0.118     1.046 r  U0_8/U7/RP_reg[7]/Q
                         net (fo=1, routed)           0.193     1.239    U0_8/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addrb[7]
    RAMB18_X6Y38         RAMB18E1                                     r  U0_8/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.816     1.198    U0_8/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/clka
    RAMB18_X6Y38         RAMB18E1                                     r  U0_8/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.226     0.972    
    RAMB18_X6Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.155    U0_8/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_main_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { main_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X5Y36     U0_16/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y30     U0_3/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y38     U0_8/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X5Y29     U0_20/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y36     U0_8/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X5Y31     U0_20/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X7Y38     U0_12/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X5Y44     U0_12/U9/USE_RAM.xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X5Y26     U0_17/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X6Y21     U0_4/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X102Y7     zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X62Y8      zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X30Y124    zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X62Y8      zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X102Y21    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X84Y32     zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X84Y32     zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X102Y7     zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X102Y21    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X30Y124    zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X102Y21    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X84Y32     zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X84Y32     zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X102Y7     zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X62Y8      zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X102Y21    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X30Y124    zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X30Y124    zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X102Y7     zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X62Y8      zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_main_clock
  To Clock:  clkfbout_main_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_main_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { main_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         8.000       6.591      BUFGCTRL_X0Y5    main_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  main_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sCLK_125
  To Clock:  sCLK_125

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sCLK_125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sCLK_125 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         8.000       6.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y3  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17   adcs/dcm_ref/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  adcs/adc_interface1/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  adcs/adc_interface2/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y18   adcs/dcm_ref/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  adcs/adc_interface2/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  adcs/adc_interface3/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y19   adcs/dcm_ref/inst/clkout4_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT3
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  adcs/adc_interface3/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0  adcs/adc_interface4/ADC_DESER1/delayctrl/REFCLK
Min Period  n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y20   adcs/dcm_ref/inst/clkout5_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT4
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  adcs/adc_interface4/ADC_DESER1/delayctrl/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  adcs/dcm_ref/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.927ns  (logic 0.678ns (23.166%)  route 2.249ns (76.834%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.410     2.716    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y8          FDRE (Prop_fdre_C_Q)         0.259     2.975 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/Q
                         net (fo=4, routed)           0.585     3.560    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][14]
    SLICE_X82Y7          LUT4 (Prop_lut4_I0_O)        0.043     3.603 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21/O
                         net (fo=1, routed)           0.458     4.061    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21_n_0
    SLICE_X82Y7          LUT4 (Prop_lut4_I2_O)        0.043     4.104 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.560     4.664    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X77Y8          LUT4 (Prop_lut4_I2_O)        0.049     4.713 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.362     5.075    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X79Y9          LUT2 (Prop_lut2_I1_O)        0.147     5.222 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.283     5.506    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X78Y9          LUT6 (Prop_lut6_I0_O)        0.137     5.643 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_1/O
                         net (fo=1, routed)           0.000     5.643    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_1_n_0
    SLICE_X78Y9          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X78Y9          FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X78Y9          FDSE (Setup_fdse_C_D)        0.034     7.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -5.643    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.531ns (18.152%)  route 2.394ns (81.848%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.410     2.716    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y9          FDRE (Prop_fdre_C_Q)         0.236     2.952 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[20]/Q
                         net (fo=10, routed)          0.699     3.651    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][20]
    SLICE_X79Y8          LUT4 (Prop_lut4_I2_O)        0.123     3.774 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_18/O
                         net (fo=1, routed)           0.440     4.214    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[25]
    SLICE_X81Y8          LUT6 (Prop_lut6_I0_O)        0.043     4.257 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[2]_i_7/O
                         net (fo=2, routed)           0.358     4.615    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]_0
    SLICE_X80Y8          LUT6 (Prop_lut6_I2_O)        0.043     4.658 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[2]_i_3/O
                         net (fo=2, routed)           0.445     5.103    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[2]_i_3_n_0
    SLICE_X81Y9          LUT6 (Prop_lut6_I2_O)        0.043     5.146 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_2/O
                         net (fo=1, routed)           0.452     5.598    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_2_n_0
    SLICE_X78Y9          LUT6 (Prop_lut6_I1_O)        0.043     5.641 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.641    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[0]_i_1_n_0
    SLICE_X78Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X78Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X78Y9          FDRE (Setup_fdre_C_D)        0.033     7.784    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -5.641    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.678ns (23.827%)  route 2.168ns (76.173%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.410     2.716    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y8          FDRE (Prop_fdre_C_Q)         0.259     2.975 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/Q
                         net (fo=4, routed)           0.585     3.560    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][14]
    SLICE_X82Y7          LUT4 (Prop_lut4_I0_O)        0.043     3.603 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21/O
                         net (fo=1, routed)           0.458     4.061    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21_n_0
    SLICE_X82Y7          LUT4 (Prop_lut4_I2_O)        0.043     4.104 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.560     4.664    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X77Y8          LUT4 (Prop_lut4_I2_O)        0.049     4.713 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.362     5.075    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X79Y9          LUT2 (Prop_lut2_I1_O)        0.147     5.222 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.202     5.425    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X79Y9          LUT6 (Prop_lut6_I2_O)        0.137     5.562 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.562    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[2]_i_1_n_0
    SLICE_X79Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X79Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X79Y9          FDRE (Setup_fdre_C_D)        0.034     7.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -5.562    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.431ns (16.646%)  route 2.158ns (83.354%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.506ns = ( 7.626 - 5.120 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.410     2.716    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y8          FDRE (Prop_fdre_C_Q)         0.259     2.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/Q
                         net (fo=4, routed)           0.585     3.560    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][14]
    SLICE_X82Y7          LUT4 (Prop_lut4_I0_O)        0.043     3.603 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21/O
                         net (fo=1, routed)           0.458     4.061    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21_n_0
    SLICE_X82Y7          LUT4 (Prop_lut4_I2_O)        0.043     4.104 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.560     4.664    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X77Y8          LUT3 (Prop_lut3_I0_O)        0.043     4.707 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.254     4.962    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X76Y9          LUT6 (Prop_lut6_I5_O)        0.043     5.005 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.301     5.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X75Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.269     7.626    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X75Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]/C
                         clock pessimism              0.157     7.783    
                         clock uncertainty           -0.035     7.748    
    SLICE_X75Y11         FDRE (Setup_fdre_C_CE)      -0.201     7.547    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.431ns (16.646%)  route 2.158ns (83.354%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.506ns = ( 7.626 - 5.120 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.410     2.716    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y8          FDRE (Prop_fdre_C_Q)         0.259     2.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/Q
                         net (fo=4, routed)           0.585     3.560    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][14]
    SLICE_X82Y7          LUT4 (Prop_lut4_I0_O)        0.043     3.603 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21/O
                         net (fo=1, routed)           0.458     4.061    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21_n_0
    SLICE_X82Y7          LUT4 (Prop_lut4_I2_O)        0.043     4.104 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.560     4.664    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X77Y8          LUT3 (Prop_lut3_I0_O)        0.043     4.707 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.254     4.962    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X76Y9          LUT6 (Prop_lut6_I5_O)        0.043     5.005 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.301     5.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X75Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.269     7.626    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X75Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]/C
                         clock pessimism              0.157     7.783    
                         clock uncertainty           -0.035     7.748    
    SLICE_X75Y11         FDRE (Setup_fdre_C_CE)      -0.201     7.547    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.431ns (16.646%)  route 2.158ns (83.354%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.506ns = ( 7.626 - 5.120 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.410     2.716    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y8          FDRE (Prop_fdre_C_Q)         0.259     2.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/Q
                         net (fo=4, routed)           0.585     3.560    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][14]
    SLICE_X82Y7          LUT4 (Prop_lut4_I0_O)        0.043     3.603 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21/O
                         net (fo=1, routed)           0.458     4.061    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21_n_0
    SLICE_X82Y7          LUT4 (Prop_lut4_I2_O)        0.043     4.104 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.560     4.664    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X77Y8          LUT3 (Prop_lut3_I0_O)        0.043     4.707 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.254     4.962    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X76Y9          LUT6 (Prop_lut6_I5_O)        0.043     5.005 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.301     5.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X75Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.269     7.626    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X75Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]/C
                         clock pessimism              0.157     7.783    
                         clock uncertainty           -0.035     7.748    
    SLICE_X75Y11         FDRE (Setup_fdre_C_CE)      -0.201     7.547    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  2.241    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.431ns (16.685%)  route 2.152ns (83.315%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.506ns = ( 7.626 - 5.120 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.410     2.716    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y8          FDRE (Prop_fdre_C_Q)         0.259     2.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/Q
                         net (fo=4, routed)           0.585     3.560    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][14]
    SLICE_X82Y7          LUT4 (Prop_lut4_I0_O)        0.043     3.603 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21/O
                         net (fo=1, routed)           0.458     4.061    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21_n_0
    SLICE_X82Y7          LUT4 (Prop_lut4_I2_O)        0.043     4.104 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.560     4.664    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X77Y8          LUT3 (Prop_lut3_I0_O)        0.043     4.707 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.254     4.962    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X76Y9          LUT6 (Prop_lut6_I5_O)        0.043     5.005 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.295     5.299    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X74Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.269     7.626    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X74Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/C
                         clock pessimism              0.157     7.783    
                         clock uncertainty           -0.035     7.748    
    SLICE_X74Y11         FDRE (Setup_fdre_C_CE)      -0.201     7.547    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.247ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.431ns (16.685%)  route 2.152ns (83.315%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.506ns = ( 7.626 - 5.120 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.410     2.716    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y8          FDRE (Prop_fdre_C_Q)         0.259     2.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/Q
                         net (fo=4, routed)           0.585     3.560    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][14]
    SLICE_X82Y7          LUT4 (Prop_lut4_I0_O)        0.043     3.603 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21/O
                         net (fo=1, routed)           0.458     4.061    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21_n_0
    SLICE_X82Y7          LUT4 (Prop_lut4_I2_O)        0.043     4.104 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.560     4.664    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X77Y8          LUT3 (Prop_lut3_I0_O)        0.043     4.707 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.254     4.962    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X76Y9          LUT6 (Prop_lut6_I5_O)        0.043     5.005 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.295     5.299    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X74Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.269     7.626    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X74Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]/C
                         clock pessimism              0.157     7.783    
                         clock uncertainty           -0.035     7.748    
    SLICE_X74Y11         FDRE (Setup_fdre_C_CE)      -0.201     7.547    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                          -5.299    
  -------------------------------------------------------------------
                         slack                                  2.247    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.678ns (24.133%)  route 2.131ns (75.867%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.716ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.410     2.716    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y8          FDRE (Prop_fdre_C_Q)         0.259     2.975 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[14]/Q
                         net (fo=4, routed)           0.585     3.560    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/prv_RXDATA_IN_reg[31][14]
    SLICE_X82Y7          LUT4 (Prop_lut4_I0_O)        0.043     3.603 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21/O
                         net (fo=1, routed)           0.458     4.061    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_21_n_0
    SLICE_X82Y7          LUT4 (Prop_lut4_I2_O)        0.043     4.104 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.560     4.664    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X77Y8          LUT4 (Prop_lut4_I2_O)        0.049     4.713 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.362     5.075    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X79Y9          LUT2 (Prop_lut2_I1_O)        0.147     5.222 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.166     5.388    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X79Y9          LUT6 (Prop_lut6_I3_O)        0.137     5.525 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.525    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[1]_i_1_n_0
    SLICE_X79Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X79Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X79Y9          FDRE (Setup_fdre_C_D)        0.034     7.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -5.525    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.633ns (22.592%)  route 2.169ns (77.408%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 7.629 - 5.120 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.409     2.715    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_to_fabric_i
    SLICE_X84Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y9          FDRE (Prop_fdre_C_Q)         0.236     2.951 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxheader_to_fifo_i_reg[0]/Q
                         net (fo=8, routed)           0.663     3.614    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/Q[0]
    SLICE_X83Y7          LUT6 (Prop_lut6_I1_O)        0.126     3.740 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14/O
                         net (fo=1, routed)           0.452     4.193    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_14_n_0
    SLICE_X83Y7          LUT4 (Prop_lut4_I0_O)        0.043     4.236 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[2]_i_6/O
                         net (fo=4, routed)           0.474     4.710    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state_reg[2]
    SLICE_X80Y7          LUT6 (Prop_lut6_I0_O)        0.043     4.753 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_15/O
                         net (fo=3, routed)           0.331     5.084    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[28]
    SLICE_X79Y9          LUT3 (Prop_lut3_I2_O)        0.049     5.133 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_5/O
                         net (fo=2, routed)           0.248     5.381    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_5_n_0
    SLICE_X78Y9          LUT6 (Prop_lut6_I4_O)        0.136     5.517 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.517    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state[3]_i_1_n_0
    SLICE_X78Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.272     7.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/out
    SLICE_X78Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]/C
                         clock pessimism              0.157     7.786    
                         clock uncertainty           -0.035     7.751    
    SLICE_X78Y9          FDRE (Setup_fdre_C_D)        0.034     7.785    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/pol_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.785    
                         arrival time                          -5.517    
  -------------------------------------------------------------------
                         slack                                  2.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.713%)  route 0.110ns (52.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.606     1.158    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X87Y6          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y6          FDRE (Prop_fdre_C_Q)         0.100     1.258 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[17]/Q
                         net (fo=6, routed)           0.110     1.368    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[17]
    SLICE_X86Y5          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.826     1.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X86Y5          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/CLK
                         clock pessimism             -0.247     1.172    
    SLICE_X86Y5          SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.264    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.601     1.153    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/rx_cdrlocked_reg
    SLICE_X73Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y9          FDRE (Prop_fdre_C_Q)         0.100     1.253 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.308    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X73Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.822     1.415    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/rx_cdrlocked_reg
    SLICE_X73Y9          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg/C
                         clock pessimism             -0.262     1.153    
    SLICE_X73Y9          FDRE (Hold_fdre_C_D)         0.047     1.200    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.601     1.153    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/out
    SLICE_X73Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y7          FDRE (Prop_fdre_C_Q)         0.100     1.253 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.308    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X73Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.822     1.415    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/out
    SLICE_X73Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg/C
                         clock pessimism             -0.262     1.153    
    SLICE_X73Y7          FDRE (Hold_fdre_C_D)         0.047     1.200    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.601     1.153    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLICE_X75Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y7          FDRE (Prop_fdre_C_Q)         0.100     1.253 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.308    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X75Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.822     1.415    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/rx_cdrlocked_reg
    SLICE_X75Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg/C
                         clock pessimism             -0.262     1.153    
    SLICE_X75Y7          FDRE (Hold_fdre_C_D)         0.047     1.200    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_cdc_rxpolarity_/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.602     1.154    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X73Y3          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y3          FDRE (Prop_fdre_C_Q)         0.100     1.254 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage_reg[35]/Q
                         net (fo=1, routed)           0.055     1.309    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_2stage[35]
    SLICE_X73Y3          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.823     1.416    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X73Y3          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[35]/C
                         clock pessimism             -0.262     1.154    
    SLICE_X73Y3          FDRE (Hold_fdre_C_D)         0.047     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wdth_conv_3stage_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.410ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.597     1.149    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/out
    SLICE_X71Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y11         FDRE (Prop_fdre_C_Q)         0.100     1.249 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.304    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X71Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.817     1.410    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/out
    SLICE_X71Y11         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg/C
                         clock pessimism             -0.261     1.149    
    SLICE_X71Y11         FDRE (Hold_fdre_C_D)         0.047     1.196    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.401ns
    Source Clock Delay      (SCD):    1.142ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.590     1.142    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/rx_cdrlocked_reg
    SLICE_X71Y20         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y20         FDRE (Prop_fdre_C_Q)         0.100     1.242 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.297    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X71Y20         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.808     1.401    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/rx_cdrlocked_reg
    SLICE_X71Y20         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.259     1.142    
    SLICE_X71Y20         FDRE (Hold_fdre_C_D)         0.047     1.189    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_rst_sync_fsm_resetdone/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_rst_sync_fsm_resetdone/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.598     1.150    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_rst_sync_fsm_resetdone/out
    SLICE_X73Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_rst_sync_fsm_resetdone/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y13         FDRE (Prop_fdre_C_Q)         0.100     1.250 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_rst_sync_fsm_resetdone/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.305    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_rst_sync_fsm_resetdone/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X73Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_rst_sync_fsm_resetdone/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.818     1.411    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_rst_sync_fsm_resetdone/out
    SLICE_X73Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_rst_sync_fsm_resetdone/stg2_reg/C
                         clock pessimism             -0.261     1.150    
    SLICE_X73Y13         FDRE (Hold_fdre_C_D)         0.047     1.197    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/u_rst_sync_fsm_resetdone/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.118ns (39.672%)  route 0.179ns (60.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.605     1.157    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X88Y7          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y7          FDRE (Prop_fdre_C_Q)         0.118     1.275 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/Q
                         net (fo=6, routed)           0.179     1.454    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[16]
    SLICE_X84Y6          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.826     1.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X84Y6          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/CLK
                         clock pessimism             -0.229     1.190    
    SLICE_X84Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.344    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.670%)  route 0.119ns (54.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.419ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.604     1.156    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X85Y8          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y8          FDRE (Prop_fdre_C_Q)         0.100     1.256 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[0]/Q
                         net (fo=4, routed)           0.119     1.375    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[0]
    SLICE_X84Y6          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.826     1.419    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/out
    SLICE_X84Y6          SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
                         clock pessimism             -0.248     1.171    
    SLICE_X84Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.263    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         5.120       2.696      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            1.839         5.120       3.281      RAMB36_X4Y0         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.409         5.120       3.711      BUFGCTRL_X0Y1       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X83Y12        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/sh_valid_r_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X80Y13        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[14]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X80Y13        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X80Y13        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[8]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X80Y13        zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/block_sync_sm_gtx0_i/slip_count_i_reg[9]/C
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y7         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y6         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[31].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[19].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[20].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[21].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[22].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X86Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[31].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X84Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
  To Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         5.120       2.696      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         5.120       3.711      BUFGCTRL_X0Y6       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       5.120       94.880     MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.500         2.560       1.060      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.120       94.880     MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.120       208.240    MMCME2_ADV_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_clk_i
  To Clock:  sync_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        2.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.018ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.724ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.397ns (19.609%)  route 1.628ns (80.391%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 10.931 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.223     6.530 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.985    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y15        LUT4 (Prop_lut4_I0_O)        0.043     7.028 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.325     7.353    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y14        LUT5 (Prop_lut5_I4_O)        0.043     7.396 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.191     7.587    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y13        LUT6 (Prop_lut6_I5_O)        0.043     7.630 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.262     7.891    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X104Y13        LUT2 (Prop_lut2_I0_O)        0.045     7.936 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.395     8.332    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y16        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.318    10.931    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y16        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.471    11.402    
                         clock uncertainty           -0.056    11.346    
    SLICE_X103Y16        FDRE (Setup_fdre_C_CE)      -0.290    11.056    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  2.724    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.397ns (20.405%)  route 1.549ns (79.595%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 10.932 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.223     6.530 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.985    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y15        LUT4 (Prop_lut4_I0_O)        0.043     7.028 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.325     7.353    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y14        LUT5 (Prop_lut5_I4_O)        0.043     7.396 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.191     7.587    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y13        LUT6 (Prop_lut6_I5_O)        0.043     7.630 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.262     7.891    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X104Y13        LUT2 (Prop_lut2_I0_O)        0.045     7.936 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.316     8.253    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y15        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.319    10.932    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y15        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.471    11.403    
                         clock uncertainty           -0.056    11.347    
    SLICE_X103Y15        FDRE (Setup_fdre_C_CE)      -0.290    11.057    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.397ns (20.405%)  route 1.549ns (79.595%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 10.932 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.223     6.530 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.985    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y15        LUT4 (Prop_lut4_I0_O)        0.043     7.028 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.325     7.353    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y14        LUT5 (Prop_lut5_I4_O)        0.043     7.396 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.191     7.587    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y13        LUT6 (Prop_lut6_I5_O)        0.043     7.630 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.262     7.891    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X104Y13        LUT2 (Prop_lut2_I0_O)        0.045     7.936 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.316     8.253    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y15        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.319    10.932    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y15        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.471    11.403    
                         clock uncertainty           -0.056    11.347    
    SLICE_X103Y15        FDRE (Setup_fdre_C_CE)      -0.290    11.057    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.397ns (20.405%)  route 1.549ns (79.595%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 10.932 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.223     6.530 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.985    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y15        LUT4 (Prop_lut4_I0_O)        0.043     7.028 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.325     7.353    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y14        LUT5 (Prop_lut5_I4_O)        0.043     7.396 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.191     7.587    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y13        LUT6 (Prop_lut6_I5_O)        0.043     7.630 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.262     7.891    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X104Y13        LUT2 (Prop_lut2_I0_O)        0.045     7.936 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.316     8.253    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y15        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.319    10.932    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y15        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.471    11.403    
                         clock uncertainty           -0.056    11.347    
    SLICE_X103Y15        FDRE (Setup_fdre_C_CE)      -0.290    11.057    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.804ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.397ns (20.405%)  route 1.549ns (79.595%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.812ns = ( 10.932 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.223     6.530 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.985    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y15        LUT4 (Prop_lut4_I0_O)        0.043     7.028 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.325     7.353    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y14        LUT5 (Prop_lut5_I4_O)        0.043     7.396 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.191     7.587    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y13        LUT6 (Prop_lut6_I5_O)        0.043     7.630 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.262     7.891    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X104Y13        LUT2 (Prop_lut2_I0_O)        0.045     7.936 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.316     8.253    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y15        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.319    10.932    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y15        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.471    11.403    
                         clock uncertainty           -0.056    11.347    
    SLICE_X103Y15        FDRE (Setup_fdre_C_CE)      -0.290    11.057    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                  2.804    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.397ns (20.531%)  route 1.537ns (79.469%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 10.934 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.223     6.530 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.985    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y15        LUT4 (Prop_lut4_I0_O)        0.043     7.028 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.325     7.353    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y14        LUT5 (Prop_lut5_I4_O)        0.043     7.396 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.191     7.587    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y13        LUT6 (Prop_lut6_I5_O)        0.043     7.630 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.262     7.891    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X104Y13        LUT2 (Prop_lut2_I0_O)        0.045     7.936 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.304     8.241    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.321    10.934    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.471    11.405    
                         clock uncertainty           -0.056    11.349    
    SLICE_X103Y12        FDRE (Setup_fdre_C_CE)      -0.290    11.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.397ns (20.531%)  route 1.537ns (79.469%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 10.934 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.223     6.530 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.985    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y15        LUT4 (Prop_lut4_I0_O)        0.043     7.028 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.325     7.353    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y14        LUT5 (Prop_lut5_I4_O)        0.043     7.396 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.191     7.587    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y13        LUT6 (Prop_lut6_I5_O)        0.043     7.630 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.262     7.891    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X104Y13        LUT2 (Prop_lut2_I0_O)        0.045     7.936 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.304     8.241    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.321    10.934    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.471    11.405    
                         clock uncertainty           -0.056    11.349    
    SLICE_X103Y12        FDRE (Setup_fdre_C_CE)      -0.290    11.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.397ns (20.531%)  route 1.537ns (79.469%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 10.934 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.223     6.530 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.985    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y15        LUT4 (Prop_lut4_I0_O)        0.043     7.028 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.325     7.353    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y14        LUT5 (Prop_lut5_I4_O)        0.043     7.396 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.191     7.587    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y13        LUT6 (Prop_lut6_I5_O)        0.043     7.630 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.262     7.891    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X104Y13        LUT2 (Prop_lut2_I0_O)        0.045     7.936 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.304     8.241    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.321    10.934    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.471    11.405    
                         clock uncertainty           -0.056    11.349    
    SLICE_X103Y12        FDRE (Setup_fdre_C_CE)      -0.290    11.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.397ns (20.531%)  route 1.537ns (79.469%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 10.934 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.223     6.530 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.985    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y15        LUT4 (Prop_lut4_I0_O)        0.043     7.028 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.325     7.353    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y14        LUT5 (Prop_lut5_I4_O)        0.043     7.396 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.191     7.587    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y13        LUT6 (Prop_lut6_I5_O)        0.043     7.630 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.262     7.891    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X104Y13        LUT2 (Prop_lut2_I0_O)        0.045     7.936 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.304     8.241    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.321    10.934    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.471    11.405    
                         clock uncertainty           -0.056    11.349    
    SLICE_X103Y12        FDRE (Setup_fdre_C_CE)      -0.290    11.059    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.846ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (sync_clk_i rise@5.120ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.397ns (20.598%)  route 1.530ns (79.402%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.813ns = ( 10.933 - 5.120 ) 
    Source Clock Delay      (SCD):    6.307ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.454     6.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y14        FDRE (Prop_fdre_C_Q)         0.223     6.530 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.455     6.985    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X102Y15        LUT4 (Prop_lut4_I0_O)        0.043     7.028 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.325     7.353    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X102Y14        LUT5 (Prop_lut5_I4_O)        0.043     7.396 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7/O
                         net (fo=1, routed)           0.191     7.587    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_7_n_0
    SLICE_X102Y13        LUT6 (Prop_lut6_I5_O)        0.043     7.630 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.262     7.891    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count_reg[3]
    SLICE_X104Y13        LUT2 (Prop_lut2_I0_O)        0.045     7.936 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.298     8.234    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_1
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     7.782    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     7.855 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.675     9.530    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     9.613 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          1.320    10.933    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/MMCM_RESET_reg_0
    SLICE_X103Y14        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.494    11.427    
                         clock uncertainty           -0.056    11.371    
    SLICE_X103Y14        FDRE (Setup_fdre_C_CE)      -0.290    11.081    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         11.081    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                  2.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.633     2.663    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X111Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y11        FDRE (Prop_fdre_C_Q)         0.100     2.763 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.818    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X111Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.855     3.231    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X111Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                         clock pessimism             -0.568     2.663    
    SLICE_X111Y11        FDRE (Hold_fdre_C_D)         0.047     2.710    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.217ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.622     2.652    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X105Y25        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDRE (Prop_fdre_C_Q)         0.100     2.752 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.807    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X105Y25        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.841     3.217    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X105Y25        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.565     2.652    
    SLICE_X105Y25        FDRE (Hold_fdre_C_D)         0.047     2.699    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.217ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.622     2.652    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X111Y25        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y25        FDRE (Prop_fdre_C_Q)         0.100     2.752 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.807    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X111Y25        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.841     3.217    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/sync_clk
    SLICE_X111Y25        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                         clock pessimism             -0.565     2.652    
    SLICE_X111Y25        FDRE (Hold_fdre_C_D)         0.047     2.699    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.228ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.631     2.661    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X104Y13        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y13        FDRE (Prop_fdre_C_Q)         0.118     2.779 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.834    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X104Y13        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.852     3.228    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/MMCM_RESET_reg
    SLICE_X104Y13        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                         clock pessimism             -0.567     2.661    
    SLICE_X104Y13        FDRE (Hold_fdre_C_D)         0.042     2.703    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.834    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.632     2.662    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X104Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y12        FDRE (Prop_fdre_C_Q)         0.118     2.780 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.835    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X104Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.853     3.229    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X104Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                         clock pessimism             -0.567     2.662    
    SLICE_X104Y12        FDRE (Hold_fdre_C_D)         0.042     2.704    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                           2.835    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.213ns
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.619     2.649    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/sync_clk
    SLICE_X96Y25         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y25         FDRE (Prop_fdre_C_Q)         0.118     2.767 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.822    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X96Y25         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.837     3.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/sync_clk
    SLICE_X96Y25         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
                         clock pessimism             -0.564     2.649    
    SLICE_X96Y25         FDRE (Hold_fdre_C_D)         0.042     2.691    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.334%)  route 0.148ns (59.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.229ns
    Source Clock Delay      (SCD):    2.662ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.632     2.662    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X105Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y12        FDRE (Prop_fdre_C_Q)         0.100     2.762 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/Q
                         net (fo=1, routed)           0.148     2.910    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg_n_0
    SLICE_X104Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.853     3.229    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/MMCM_RESET_reg
    SLICE_X104Y12        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/C
                         clock pessimism             -0.556     2.673    
    SLICE_X104Y12        FDRE (Hold_fdre_C_D)         0.059     2.732    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.231ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.568ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.633     2.663    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X111Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y11        FDRE (Prop_fdre_C_Q)         0.091     2.754 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/Q
                         net (fo=1, routed)           0.106     2.860    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2
    SLICE_X111Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.855     3.231    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/MMCM_RESET_reg
    SLICE_X111Y11        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
                         clock pessimism             -0.568     2.663    
    SLICE_X111Y11        FDRE (Hold_fdre_C_D)         0.006     2.669    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.860    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.217ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.622     2.652    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X105Y25        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y25        FDRE (Prop_fdre_C_Q)         0.091     2.743 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/Q
                         net (fo=1, routed)           0.106     2.849    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2
    SLICE_X105Y25        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.841     3.217    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X105Y25        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
                         clock pessimism             -0.565     2.652    
    SLICE_X105Y25        FDRE (Hold_fdre_C_D)         0.006     2.658    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg
  -------------------------------------------------------------------
                         required time                         -2.658    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/C
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by sync_clk_i  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             sync_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sync_clk_i rise@0.000ns - sync_clk_i rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.146ns (50.871%)  route 0.141ns (49.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.214ns
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.620     2.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/sync_clk
    SLICE_X96Y26         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y26         FDRE (Prop_fdre_C_Q)         0.118     2.768 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/Q
                         net (fo=2, routed)           0.141     2.909    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg5_reg_0
    SLICE_X96Y26         LUT4 (Prop_lut4_I3_O)        0.028     2.937 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     2.937    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done_n_0
    SLICE_X96Y26         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sync_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/O
                         net (fo=68, routed)          0.838     3.214    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/sync_clk
    SLICE_X96Y26         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.564     2.650    
    SLICE_X96Y26         FDRE (Hold_fdre_C_D)         0.087     2.737    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_clk_i
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.409         5.120       3.711      BUFGCTRL_X0Y3       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/sync_clock_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.071         5.120       4.049      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X105Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X105Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X96Y25        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X96Y25        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X111Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Min Period        n/a     FDRE/C                  n/a            0.750         5.120       4.370      SLICE_X111Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       5.120       208.240    MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X104Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X104Y12       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X104Y13       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X104Y13       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X111Y11       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X111Y11       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X111Y11       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X111Y11       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X96Y25        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg2_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         2.560       2.160      SLICE_X96Y25        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_fsm_rst_done/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X96Y26        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X105Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X105Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X105Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X105Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg4_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X96Y26        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_run_phase_align/stg5_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X111Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X111Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg2_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X111Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         2.560       2.210      SLICE_X111Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/txresetfsm_i/u_rst_sync_tx_seq_scram_rst/stg4_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.462ns (11.494%)  route 3.557ns (88.506%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 16.051 - 10.240 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.393     6.246    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X80Y22         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y22         FDSE (Prop_fdse_C_Q)         0.223     6.469 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.472     6.941    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X80Y22         LUT4 (Prop_lut4_I0_O)        0.052     6.993 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.436     7.429    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X80Y23         LUT6 (Prop_lut6_I5_O)        0.136     7.565 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.878     9.443    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X102Y20        LUT5 (Prop_lut5_I1_O)        0.051     9.494 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.772    10.265    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.318    16.051    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X106Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[17]/C
                         clock pessimism              0.448    16.499    
                         clock uncertainty           -0.061    16.438    
    SLICE_X106Y17        FDRE (Setup_fdre_C_R)       -0.376    16.062    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[17]
  -------------------------------------------------------------------
                         required time                         16.062    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.462ns (11.494%)  route 3.557ns (88.506%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 16.051 - 10.240 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.393     6.246    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X80Y22         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y22         FDSE (Prop_fdse_C_Q)         0.223     6.469 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.472     6.941    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X80Y22         LUT4 (Prop_lut4_I0_O)        0.052     6.993 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.436     7.429    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X80Y23         LUT6 (Prop_lut6_I5_O)        0.136     7.565 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.878     9.443    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X102Y20        LUT5 (Prop_lut5_I1_O)        0.051     9.494 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.772    10.265    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.318    16.051    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X106Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[45]/C
                         clock pessimism              0.448    16.499    
                         clock uncertainty           -0.061    16.438    
    SLICE_X106Y17        FDRE (Setup_fdre_C_R)       -0.376    16.062    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[45]
  -------------------------------------------------------------------
                         required time                         16.062    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.462ns (11.494%)  route 3.557ns (88.506%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 16.051 - 10.240 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.393     6.246    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X80Y22         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y22         FDSE (Prop_fdse_C_Q)         0.223     6.469 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.472     6.941    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X80Y22         LUT4 (Prop_lut4_I0_O)        0.052     6.993 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.436     7.429    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X80Y23         LUT6 (Prop_lut6_I5_O)        0.136     7.565 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.878     9.443    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X102Y20        LUT5 (Prop_lut5_I1_O)        0.051     9.494 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.772    10.265    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.318    16.051    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X106Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[50]/C
                         clock pessimism              0.448    16.499    
                         clock uncertainty           -0.061    16.438    
    SLICE_X106Y17        FDRE (Setup_fdre_C_R)       -0.376    16.062    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[50]
  -------------------------------------------------------------------
                         required time                         16.062    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[51]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.462ns (11.494%)  route 3.557ns (88.506%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 16.051 - 10.240 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.393     6.246    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X80Y22         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y22         FDSE (Prop_fdse_C_Q)         0.223     6.469 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.472     6.941    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X80Y22         LUT4 (Prop_lut4_I0_O)        0.052     6.993 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.436     7.429    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X80Y23         LUT6 (Prop_lut6_I5_O)        0.136     7.565 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.878     9.443    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X102Y20        LUT5 (Prop_lut5_I1_O)        0.051     9.494 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.772    10.265    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[51]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.318    16.051    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X106Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[51]/C
                         clock pessimism              0.448    16.499    
                         clock uncertainty           -0.061    16.438    
    SLICE_X106Y17        FDRE (Setup_fdre_C_R)       -0.376    16.062    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[51]
  -------------------------------------------------------------------
                         required time                         16.062    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.462ns (11.494%)  route 3.557ns (88.506%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 16.051 - 10.240 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.393     6.246    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X80Y22         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y22         FDSE (Prop_fdse_C_Q)         0.223     6.469 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.472     6.941    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X80Y22         LUT4 (Prop_lut4_I0_O)        0.052     6.993 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.436     7.429    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X80Y23         LUT6 (Prop_lut6_I5_O)        0.136     7.565 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.878     9.443    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X102Y20        LUT5 (Prop_lut5_I1_O)        0.051     9.494 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.772    10.265    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.318    16.051    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X106Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[56]/C
                         clock pessimism              0.448    16.499    
                         clock uncertainty           -0.061    16.438    
    SLICE_X106Y17        FDRE (Setup_fdre_C_R)       -0.376    16.062    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[56]
  -------------------------------------------------------------------
                         required time                         16.062    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.462ns (11.494%)  route 3.557ns (88.506%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.811ns = ( 16.051 - 10.240 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.393     6.246    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X80Y22         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y22         FDSE (Prop_fdse_C_Q)         0.223     6.469 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.472     6.941    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X80Y22         LUT4 (Prop_lut4_I0_O)        0.052     6.993 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.436     7.429    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X80Y23         LUT6 (Prop_lut6_I5_O)        0.136     7.565 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.878     9.443    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X102Y20        LUT5 (Prop_lut5_I1_O)        0.051     9.494 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.772    10.265    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X106Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.318    16.051    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X106Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[57]/C
                         clock pessimism              0.448    16.499    
                         clock uncertainty           -0.061    16.438    
    SLICE_X106Y17        FDRE (Setup_fdre_C_R)       -0.376    16.062    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[57]
  -------------------------------------------------------------------
                         required time                         16.062    
                         arrival time                         -10.265    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.462ns (11.741%)  route 3.473ns (88.259%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 16.050 - 10.240 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.393     6.246    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X80Y22         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y22         FDSE (Prop_fdse_C_Q)         0.223     6.469 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.472     6.941    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X80Y22         LUT4 (Prop_lut4_I0_O)        0.052     6.993 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.436     7.429    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X80Y23         LUT6 (Prop_lut6_I5_O)        0.136     7.565 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.878     9.443    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X102Y20        LUT5 (Prop_lut5_I1_O)        0.051     9.494 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.687    10.181    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X103Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.317    16.050    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X103Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[16]/C
                         clock pessimism              0.448    16.498    
                         clock uncertainty           -0.061    16.437    
    SLICE_X103Y17        FDRE (Setup_fdre_C_R)       -0.399    16.038    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[16]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.462ns (11.741%)  route 3.473ns (88.259%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 16.050 - 10.240 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.393     6.246    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X80Y22         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y22         FDSE (Prop_fdse_C_Q)         0.223     6.469 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.472     6.941    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X80Y22         LUT4 (Prop_lut4_I0_O)        0.052     6.993 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.436     7.429    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X80Y23         LUT6 (Prop_lut6_I5_O)        0.136     7.565 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.878     9.443    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X102Y20        LUT5 (Prop_lut5_I1_O)        0.051     9.494 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.687    10.181    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X103Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.317    16.050    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X103Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[25]/C
                         clock pessimism              0.448    16.498    
                         clock uncertainty           -0.061    16.437    
    SLICE_X103Y17        FDRE (Setup_fdre_C_R)       -0.399    16.038    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[25]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.462ns (11.741%)  route 3.473ns (88.259%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 16.050 - 10.240 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.393     6.246    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X80Y22         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y22         FDSE (Prop_fdse_C_Q)         0.223     6.469 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.472     6.941    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X80Y22         LUT4 (Prop_lut4_I0_O)        0.052     6.993 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.436     7.429    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X80Y23         LUT6 (Prop_lut6_I5_O)        0.136     7.565 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.878     9.443    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X102Y20        LUT5 (Prop_lut5_I1_O)        0.051     9.494 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.687    10.181    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X103Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.317    16.050    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X103Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[30]/C
                         clock pessimism              0.448    16.498    
                         clock uncertainty           -0.061    16.437    
    SLICE_X103Y17        FDRE (Setup_fdre_C_R)       -0.399    16.038    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[30]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (user_clk_i rise@10.240ns - user_clk_i rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.462ns (11.741%)  route 3.473ns (88.259%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.810ns = ( 16.050 - 10.240 ) 
    Source Clock Delay      (SCD):    6.246ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.393     6.246    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/user_clk
    SLICE_X80Y22         FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y22         FDSE (Prop_fdse_C_Q)         0.223     6.469 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r_reg[10]/Q
                         net (fo=3, routed)           0.472     6.941    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/counter2_r[10]
    SLICE_X80Y22         LUT4 (Prop_lut4_I0_O)        0.052     6.993 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3/O
                         net (fo=1, routed)           0.436     7.429    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_3_n_0
    SLICE_X80Y23         LUT6 (Prop_lut6_I5_O)        0.136     7.565 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/tx_channel_up_INST_0_i_1/O
                         net (fo=42, routed)          1.878     9.443    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/DO_CC_reg
    SLICE_X102Y20        LUT5 (Prop_lut5_I1_O)        0.051     9.494 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/TX_DATA[63]_i_1/O
                         net (fo=56, routed)          0.687    10.181    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_PE_DATA_V_reg
    SLICE_X103Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                     10.240    10.240 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000    10.240 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154    11.394    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    11.477 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425    12.902    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.975 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675    14.650    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    14.733 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.317    16.050    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/user_clk
    SLICE_X103Y17        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[35]/C
                         clock pessimism              0.448    16.498    
                         clock uncertainty           -0.061    16.437    
    SLICE_X103Y17        FDRE (Setup_fdre_C_R)       -0.399    16.038    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_tx_aurora_lane_0_i/sym_gen_i/TX_DATA_reg[35]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  5.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_logic_cbcc_i/master_do_rd_en_out_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.206ns (52.187%)  route 0.189ns (47.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.287ns
    Source Clock Delay      (SCD):    5.762ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.154     1.154    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     1.237 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.425     2.662    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.735 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.675     4.410    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     4.493 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.269     5.762    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_logic_cbcc_i/MMCM_RESET_reg
    SLICE_X70Y3          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_logic_cbcc_i/master_do_rd_en_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y3          FDRE (Prop_fdre_C_Q)         0.206     5.968 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_logic_cbcc_i/master_do_rd_en_out_reg/Q
                         net (fo=2, routed)           0.189     6.157    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/master_do_rd_en_out_reg
    RAMB36_X4Y0          FIFO36E1                                     r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           1.583     2.889    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.966 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.794     4.760    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.853 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        1.434     6.287    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/MMCM_RESET_reg
    RAMB36_X4Y0          FIFO36E1                                     r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
                         clock pessimism             -0.470     5.817    
    RAMB36_X4Y0          FIFO36E1 (Hold_fifo36e1_RDCLK_RDEN)
                                                      0.296     6.113    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo
  -------------------------------------------------------------------
                         required time                         -6.113    
                         arrival time                           6.157    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.130ns (61.457%)  route 0.082ns (38.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.193ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.556ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.596     2.626    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X63Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.100     2.726 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=2, routed)           0.082     2.808    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_in_bin[7]
    SLICE_X62Y1          LUT2 (Prop_lut2_I0_O)        0.030     2.838 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff[7]_i_1/O
                         net (fo=1, routed)           0.000     2.838    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/gray_enc[7]
    SLICE_X62Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.817     3.193    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X62Y1          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                         clock pessimism             -0.556     2.637    
    SLICE_X62Y1          FDRE (Hold_fdre_C_D)         0.096     2.733    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.091ns (30.689%)  route 0.206ns (69.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.631     2.661    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X92Y5          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y5          FDRE (Prop_fdre_C_Q)         0.091     2.752 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/Q
                         net (fo=5, routed)           0.206     2.958    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]
    RAMB36_X5Y0          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.883     3.259    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X5Y0          RAMB36E1                                     r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.553     2.706    
    RAMB36_X5Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.147     2.853    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           2.958    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.203ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.606     2.636    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X89Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y4          FDRE (Prop_fdre_C_Q)         0.100     2.736 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.055     2.791    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X89Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.827     3.203    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X89Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.567     2.636    
    SLICE_X89Y4          FDRE (Hold_fdre_C_D)         0.049     2.685    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_link_rst_sync/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_link_rst_sync/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.194ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.599     2.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_link_rst_sync/out
    SLICE_X79Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_link_rst_sync/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y15         FDRE (Prop_fdre_C_Q)         0.100     2.729 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_link_rst_sync/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.784    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_link_rst_sync/stg1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X79Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_link_rst_sync/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.818     3.194    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_link_rst_sync/out
    SLICE_X79Y15         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_link_rst_sync/stg2_reg/C
                         clock pessimism             -0.565     2.629    
    SLICE_X79Y15         FDRE (Hold_fdre_C_D)         0.047     2.676    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/core_reset_logic_i/u_link_rst_sync/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.195ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.599     2.629    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/MMCM_RESET_reg
    SLICE_X71Y3          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y3          FDRE (Prop_fdre_C_Q)         0.100     2.729 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.784    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to
    SLICE_X71Y3          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.819     3.195    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/MMCM_RESET_reg
    SLICE_X71Y3          FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg/C
                         clock pessimism             -0.566     2.629    
    SLICE_X71Y3          FDRE (Hold_fdre_C_D)         0.047     2.676    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/u_cdc_wr_err_rd_clk/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.220ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.625     2.655    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/user_clk
    SLICE_X95Y31         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y31         FDRE (Prop_fdre_C_Q)         0.100     2.755 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.810    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X95Y31         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.844     3.220    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/user_clk
    SLICE_X95Y31         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d2_reg/C
                         clock pessimism             -0.565     2.655    
    SLICE_X95Y31         FDRE (Hold_fdre_C_D)         0.047     2.702    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_rxlossofsync_in/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.625     2.655    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/user_clk
    SLICE_X111Y21        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y21        FDRE (Prop_fdre_C_Q)         0.100     2.755 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.810    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X111Y21        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.845     3.221    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/user_clk
    SLICE_X111Y21        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/stg2_reg/C
                         clock pessimism             -0.566     2.655    
    SLICE_X111Y21        FDRE (Hold_fdre_C_D)         0.047     2.702    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/u_rst_sync_gtx_reset_comb/stg2_reg
  -------------------------------------------------------------------
                         required time                         -2.702    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.224ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.628     2.658    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/user_clk
    SLICE_X95Y36         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y36         FDRE (Prop_fdre_C_Q)         0.100     2.758 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.813    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X95Y36         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.848     3.224    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/user_clk
    SLICE_X95Y36         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_d2_reg/C
                         clock pessimism             -0.566     2.658    
    SLICE_X95Y36         FDRE (Hold_fdre_C_D)         0.047     2.705    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_rx_neg_r2/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_rx_neg_r2/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_i rise@0.000ns - user_clk_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.191ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.649     1.201    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.753     2.004    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.030 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.596     2.626    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_rx_neg_r2/user_clk
    SLICE_X91Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_rx_neg_r2/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y28         FDRE (Prop_fdre_C_Q)         0.100     2.726 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_rx_neg_r2/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     2.781    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_rx_neg_r2/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X91Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_rx_neg_r2/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_i rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/txout_clock_net_i/O
                         net (fo=1, routed)           0.880     1.473    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/clk_in_i
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.526 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.820     2.346    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.376 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/O
                         net (fo=1711, routed)        0.815     3.191    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_rx_neg_r2/user_clk
    SLICE_X91Y28         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_rx_neg_r2/s_level_out_d2_reg/C
                         clock pessimism             -0.565     2.626    
    SLICE_X91Y28         FDRE (Hold_fdre_C_D)         0.047     2.673    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_rx_neg_r2/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_i
Waveform(ns):       { 0.000 5.120 }
Period(ns):         10.240
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         10.240      4.036      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            6.204         10.240      4.036      GTXE2_CHANNEL_X0Y0  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXUSRCLK2
Min Period        n/a     FIFO36E1/RDCLK           n/a            1.839         10.240      8.401      RAMB36_X5Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
Min Period        n/a     FIFO36E1/RDCLK           n/a            1.839         10.240      8.401      RAMB36_X4Y0         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/data_fifo/RDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X5Y2         zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X5Y0         zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X5Y3         zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         10.240      8.401      RAMB36_X5Y4         zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I                   n/a            1.409         10.240      8.831      BUFGCTRL_X0Y0       zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/user_clk_net_i/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.071         10.240      9.169      MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       10.240      203.120    MMCME2_ADV_X0Y0     zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/clock_module_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X90Y26        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X90Y26        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X90Y26        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X90Y26        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X102Y6        zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X90Y26        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X90Y26        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X102Y15       zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X90Y26        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X90Y26        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X70Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_rd_clk/stg5_reg_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X66Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.120       4.478      SLICE_X66Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg30_reg_srl27/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X102Y6        zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X102Y6        zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X90Y26        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/SRLC32E_inst_0/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         5.120       4.478      SLICE_X102Y15       zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  To Clock:  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.526ns (18.165%)  route 2.370ns (81.835%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 7.677 - 5.120 ) 
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.450     2.756    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X104Y31        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y31        FDRE (Prop_fdre_C_Q)         0.259     3.015 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/Q
                         net (fo=4, routed)           0.556     3.571    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[12]
    SLICE_X106Y30        LUT4 (Prop_lut4_I0_O)        0.047     3.618 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.446     4.064    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X106Y31        LUT4 (Prop_lut4_I3_O)        0.134     4.198 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.549     4.748    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X102Y33        LUT3 (Prop_lut3_I0_O)        0.043     4.791 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.342     5.133    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X102Y35        LUT6 (Prop_lut6_I5_O)        0.043     5.176 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.475     5.652    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X99Y39         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.320     7.677    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X99Y39         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]/C
                         clock pessimism              0.157     7.834    
                         clock uncertainty           -0.035     7.799    
    SLICE_X99Y39         FDRE (Setup_fdre_C_CE)      -0.201     7.598    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -5.652    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 0.526ns (18.165%)  route 2.370ns (81.835%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 7.677 - 5.120 ) 
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.450     2.756    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X104Y31        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y31        FDRE (Prop_fdre_C_Q)         0.259     3.015 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/Q
                         net (fo=4, routed)           0.556     3.571    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[12]
    SLICE_X106Y30        LUT4 (Prop_lut4_I0_O)        0.047     3.618 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.446     4.064    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X106Y31        LUT4 (Prop_lut4_I3_O)        0.134     4.198 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.549     4.748    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X102Y33        LUT3 (Prop_lut3_I0_O)        0.043     4.791 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.342     5.133    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X102Y35        LUT6 (Prop_lut6_I5_O)        0.043     5.176 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.475     5.652    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X99Y39         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.320     7.677    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X99Y39         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]/C
                         clock pessimism              0.157     7.834    
                         clock uncertainty           -0.035     7.799    
    SLICE_X99Y39         FDRE (Setup_fdre_C_CE)      -0.201     7.598    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.598    
                         arrival time                          -5.652    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.996ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 0.668ns (21.704%)  route 2.410ns (78.296%))
  Logic Levels:           5  (LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 7.675 - 5.120 ) 
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.450     2.756    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X104Y31        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y31        FDRE (Prop_fdre_C_Q)         0.259     3.015 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/Q
                         net (fo=4, routed)           0.556     3.571    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[12]
    SLICE_X106Y30        LUT4 (Prop_lut4_I0_O)        0.047     3.618 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.446     4.064    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X106Y31        LUT4 (Prop_lut4_I3_O)        0.134     4.198 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.549     4.748    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X102Y33        LUT4 (Prop_lut4_I2_O)        0.051     4.799 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.425     5.224    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X99Y35         LUT5 (Prop_lut5_I3_O)        0.134     5.358 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_3/O
                         net (fo=1, routed)           0.433     5.791    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_3_n_0
    SLICE_X101Y35        LUT6 (Prop_lut6_I2_O)        0.043     5.834 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.834    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[0]_i_1_n_0
    SLICE_X101Y35        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.318     7.675    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X101Y35        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]/C
                         clock pessimism              0.157     7.832    
                         clock uncertainty           -0.035     7.797    
    SLICE_X101Y35        FDRE (Setup_fdre_C_D)        0.033     7.830    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.830    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  1.996    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.526ns (18.382%)  route 2.335ns (81.618%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 7.677 - 5.120 ) 
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.450     2.756    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X104Y31        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y31        FDRE (Prop_fdre_C_Q)         0.259     3.015 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/Q
                         net (fo=4, routed)           0.556     3.571    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[12]
    SLICE_X106Y30        LUT4 (Prop_lut4_I0_O)        0.047     3.618 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.446     4.064    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X106Y31        LUT4 (Prop_lut4_I3_O)        0.134     4.198 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.549     4.748    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X102Y33        LUT3 (Prop_lut3_I0_O)        0.043     4.791 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.342     5.133    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X102Y35        LUT6 (Prop_lut6_I5_O)        0.043     5.176 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.441     5.617    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X100Y39        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.320     7.677    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X100Y39        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]/C
                         clock pessimism              0.157     7.834    
                         clock uncertainty           -0.035     7.799    
    SLICE_X100Y39        FDRE (Setup_fdre_C_CE)      -0.178     7.621    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.621    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.526ns (18.382%)  route 2.335ns (81.618%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 7.677 - 5.120 ) 
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.450     2.756    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X104Y31        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y31        FDRE (Prop_fdre_C_Q)         0.259     3.015 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/Q
                         net (fo=4, routed)           0.556     3.571    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[12]
    SLICE_X106Y30        LUT4 (Prop_lut4_I0_O)        0.047     3.618 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.446     4.064    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X106Y31        LUT4 (Prop_lut4_I3_O)        0.134     4.198 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.549     4.748    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X102Y33        LUT3 (Prop_lut3_I0_O)        0.043     4.791 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.342     5.133    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X102Y35        LUT6 (Prop_lut6_I5_O)        0.043     5.176 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.441     5.617    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X100Y39        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.320     7.677    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X100Y39        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]/C
                         clock pessimism              0.157     7.834    
                         clock uncertainty           -0.035     7.799    
    SLICE_X100Y39        FDRE (Setup_fdre_C_CE)      -0.178     7.621    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.621    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.526ns (18.382%)  route 2.335ns (81.618%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 7.677 - 5.120 ) 
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.450     2.756    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X104Y31        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y31        FDRE (Prop_fdre_C_Q)         0.259     3.015 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/Q
                         net (fo=4, routed)           0.556     3.571    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[12]
    SLICE_X106Y30        LUT4 (Prop_lut4_I0_O)        0.047     3.618 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.446     4.064    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X106Y31        LUT4 (Prop_lut4_I3_O)        0.134     4.198 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.549     4.748    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X102Y33        LUT3 (Prop_lut3_I0_O)        0.043     4.791 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/inv_idl_count[4]_i_5/O
                         net (fo=1, routed)           0.342     5.133    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[31]
    SLICE_X102Y35        LUT6 (Prop_lut6_I5_O)        0.043     5.176 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2/O
                         net (fo=5, routed)           0.441     5.617    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count[4]_i_2_n_0
    SLICE_X100Y39        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.320     7.677    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X100Y39        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]/C
                         clock pessimism              0.157     7.834    
                         clock uncertainty           -0.035     7.799    
    SLICE_X100Y39        FDRE (Setup_fdre_C_CE)      -0.178     7.621    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/inv_idl_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.621    
                         arrival time                          -5.617    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.064ns  (logic 0.767ns (25.030%)  route 2.297ns (74.970%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 7.675 - 5.120 ) 
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.450     2.756    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X104Y31        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y31        FDRE (Prop_fdre_C_Q)         0.259     3.015 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/Q
                         net (fo=4, routed)           0.556     3.571    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[12]
    SLICE_X106Y30        LUT4 (Prop_lut4_I0_O)        0.047     3.618 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.446     4.064    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X106Y31        LUT4 (Prop_lut4_I3_O)        0.134     4.198 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.549     4.748    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X102Y33        LUT4 (Prop_lut4_I2_O)        0.051     4.799 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.409     5.208    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X103Y35        LUT2 (Prop_lut2_I1_O)        0.140     5.348 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.337     5.684    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X100Y35        LUT6 (Prop_lut6_I0_O)        0.136     5.820 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_1/O
                         net (fo=1, routed)           0.000     5.820    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_1_n_0
    SLICE_X100Y35        FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.318     7.675    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X100Y35        FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]/C
                         clock pessimism              0.157     7.832    
                         clock uncertainty           -0.035     7.797    
    SLICE_X100Y35        FDSE (Setup_fdse_C_D)        0.066     7.863    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.863    
                         arrival time                          -5.820    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.767ns (25.062%)  route 2.293ns (74.938%))
  Logic Levels:           5  (LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 7.675 - 5.120 ) 
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.450     2.756    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X104Y31        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y31        FDRE (Prop_fdre_C_Q)         0.259     3.015 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/Q
                         net (fo=4, routed)           0.556     3.571    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[12]
    SLICE_X106Y30        LUT4 (Prop_lut4_I0_O)        0.047     3.618 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.446     4.064    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X106Y31        LUT4 (Prop_lut4_I3_O)        0.134     4.198 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.549     4.748    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X102Y33        LUT4 (Prop_lut4_I2_O)        0.051     4.799 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_3/O
                         net (fo=5, routed)           0.409     5.208    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/cur_polarity_reg_1
    SLICE_X103Y35        LUT2 (Prop_lut2_I1_O)        0.140     5.348 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2/O
                         net (fo=3, routed)           0.333     5.680    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[4]_i_2_n_0
    SLICE_X100Y35        LUT6 (Prop_lut6_I3_O)        0.136     5.816 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.816    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[1]_i_1_n_0
    SLICE_X100Y35        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.318     7.675    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X100Y35        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]/C
                         clock pessimism              0.157     7.832    
                         clock uncertainty           -0.035     7.797    
    SLICE_X100Y35        FDRE (Setup_fdre_C_D)        0.065     7.862    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -5.816    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 0.664ns (22.469%)  route 2.291ns (77.531%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 7.677 - 5.120 ) 
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.450     2.756    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X104Y31        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y31        FDRE (Prop_fdre_C_Q)         0.259     3.015 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/Q
                         net (fo=4, routed)           0.556     3.571    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[12]
    SLICE_X106Y30        LUT4 (Prop_lut4_I0_O)        0.047     3.618 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.446     4.064    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X106Y31        LUT4 (Prop_lut4_I3_O)        0.134     4.198 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.479     4.678    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X102Y32        LUT6 (Prop_lut6_I5_O)        0.043     4.721 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_15/O
                         net (fo=3, routed)           0.454     5.175    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[28]
    SLICE_X102Y35        LUT3 (Prop_lut3_I2_O)        0.047     5.222 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[3]_i_5/O
                         net (fo=2, routed)           0.355     5.577    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[3]_i_5_n_0
    SLICE_X103Y35        LUT6 (Prop_lut6_I4_O)        0.134     5.711 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.711    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[2]_i_1_n_0
    SLICE_X103Y35        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.320     7.677    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X103Y35        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]/C
                         clock pessimism              0.157     7.834    
                         clock uncertainty           -0.035     7.799    
    SLICE_X103Y35        FDRE (Setup_fdre_C_D)        0.033     7.832    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.231ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.120ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@5.120ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.664ns (23.354%)  route 2.179ns (76.646%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.555ns = ( 7.675 - 5.120 ) 
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.213     1.213    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.306 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.450     2.756    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X104Y31        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y31        FDRE (Prop_fdre_C_Q)         0.259     3.015 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[12]/Q
                         net (fo=4, routed)           0.556     3.571    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/UNSCRAMBLED_DATA_OUT[12]
    SLICE_X106Y30        LUT4 (Prop_lut4_I0_O)        0.047     3.618 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22/O
                         net (fo=1, routed)           0.446     4.064    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_22_n_0
    SLICE_X106Y31        LUT4 (Prop_lut4_I3_O)        0.134     4.198 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9/O
                         net (fo=6, routed)           0.479     4.678    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_9_n_0
    SLICE_X102Y32        LUT6 (Prop_lut6_I5_O)        0.043     4.721 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/pol_state[3]_i_15/O
                         net (fo=3, routed)           0.454     5.175    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/unscrambled_data_i_reg[28]
    SLICE_X102Y35        LUT3 (Prop_lut3_I2_O)        0.047     5.222 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[3]_i_5/O
                         net (fo=2, routed)           0.243     5.465    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[3]_i_5_n_0
    SLICE_X101Y35        LUT6 (Prop_lut6_I4_O)        0.134     5.599 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[3]_i_1/O
                         net (fo=1, routed)           0.000     5.599    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state[3]_i_1_n_0
    SLICE_X101Y35        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      5.120     5.120 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     5.120 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.154     6.274    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.357 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         1.318     7.675    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/out
    SLICE_X101Y35        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[3]/C
                         clock pessimism              0.157     7.832    
                         clock uncertainty           -0.035     7.797    
    SLICE_X101Y35        FDRE (Setup_fdre_C_D)        0.034     7.831    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/polarity_check_i/pol_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.831    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  2.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.118ns (42.780%)  route 0.158ns (57.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.626     1.178    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X106Y29        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y29        FDRE (Prop_fdre_C_Q)         0.118     1.296 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/Q
                         net (fo=6, routed)           0.158     1.454    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[16]
    SLICE_X104Y29        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.846     1.439    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X104Y29        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/CLK
                         clock pessimism             -0.229     1.210    
    SLICE_X104Y29        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.364    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[42]/D
                            (rising edge-triggered cell FDSE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.132%)  route 0.061ns (37.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.626     1.178    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X107Y29        FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y29        FDSE (Prop_fdse_C_Q)         0.100     1.278 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[10]/Q
                         net (fo=2, routed)           0.061     1.339    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/poly[42]
    SLICE_X106Y29        FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.846     1.439    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X106Y29        FDSE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[42]/C
                         clock pessimism             -0.250     1.189    
    SLICE_X106Y29        FDSE (Hold_fdse_C_D)         0.059     1.248    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.100ns (44.569%)  route 0.124ns (55.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.626     1.178    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X107Y29        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y29        FDRE (Prop_fdre_C_Q)         0.100     1.278 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[10]/Q
                         net (fo=4, routed)           0.124     1.402    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[10]
    SLICE_X104Y29        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.846     1.439    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X104Y29        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
                         clock pessimism             -0.229     1.210    
    SLICE_X104Y29        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.308    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.524%)  route 0.064ns (33.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.626     1.178    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X107Y29        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y29        FDRE (Prop_fdre_C_Q)         0.100     1.278 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/descrambler_reg[23]/Q
                         net (fo=2, routed)           0.064     1.342    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/poly[55]
    SLICE_X106Y29        LUT3 (Prop_lut3_I1_O)        0.028     1.370 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i[16]_i_1/O
                         net (fo=1, routed)           0.000     1.370    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/tempData_0[15]
    SLICE_X106Y29        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.846     1.439    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X106Y29        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]/C
                         clock pessimism             -0.250     1.189    
    SLICE_X106Y29        FDRE (Hold_fdre_C_D)         0.087     1.276    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.180%)  route 0.065ns (33.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.600     1.152    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X89Y32         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y32         FDRE (Prop_fdre_C_Q)         0.100     1.252 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r_reg[2]/Q
                         net (fo=2, routed)           0.065     1.317    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r[2]
    SLICE_X88Y32         LUT5 (Prop_lut5_I0_O)        0.028     1.345 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r20/O
                         net (fo=1, routed)           0.000     1.345    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r20_n_0
    SLICE_X88Y32         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.819     1.412    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X88Y32         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r2_reg/C
                         clock pessimism             -0.249     1.163    
    SLICE_X88Y32         FDRE (Hold_fdre_C_D)         0.087     1.250    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_extend_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.412ns
    Source Clock Delay      (SCD):    1.152ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.600     1.152    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/CLK
    SLICE_X91Y32         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y32         FDRE (Prop_fdre_C_Q)         0.100     1.252 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.307    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X91Y32         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.819     1.412    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/CLK
    SLICE_X91Y32         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg/C
                         clock pessimism             -0.260     1.152    
    SLICE_X91Y32         FDRE (Hold_fdre_C_D)         0.047     1.199    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/u_cdc_valid_btf_detect/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.175ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.623     1.175    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/out
    SLICE_X95Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y29         FDRE (Prop_fdre_C_Q)         0.100     1.275 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.330    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X95Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.842     1.435    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/out
    SLICE_X95Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg/C
                         clock pessimism             -0.260     1.175    
    SLICE_X95Y29         FDRE (Hold_fdre_C_D)         0.047     1.222    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.418ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.604     1.156    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/rx_cdrlocked_reg
    SLICE_X91Y38         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y38         FDRE (Prop_fdre_C_Q)         0.100     1.256 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.311    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X91Y38         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.825     1.418    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/rx_cdrlocked_reg
    SLICE_X91Y38         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg/C
                         clock pessimism             -0.262     1.156    
    SLICE_X91Y38         FDRE (Hold_fdre_C_D)         0.047     1.203    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_fsm_reset_done/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg/D
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.151ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.599     1.151    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/rx_cdrlocked_reg
    SLICE_X89Y31         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y31         FDRE (Prop_fdre_C_Q)         0.100     1.251 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to_reg/Q
                         net (fo=1, routed)           0.055     1.306    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg1_ZynqDesign_OPTOLINK_1_0_cdc_to
    SLICE_X89Y31         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.818     1.411    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/rx_cdrlocked_reg
    SLICE_X89Y31         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg/C
                         clock pessimism             -0.260     1.151    
    SLICE_X89Y31         FDRE (Hold_fdre_C_D)         0.047     1.198    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxresetfsm_i/u_rst_sync_rx_reset/stg2_reg
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/D
                            (rising edge-triggered cell SRL16E clocked by zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@2.560ns period=5.120ns})
  Path Group:             zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns - zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.257%)  route 0.107ns (51.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.439ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.526     0.526    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.552 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.626     1.178    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/out
    SLICE_X105Y29        FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y29        FDRE (Prop_fdre_C_Q)         0.100     1.278 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/descrambler_64b66b_gtx0_i/unscrambled_data_i_reg[11]/Q
                         net (fo=4, routed)           0.107     1.385    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/UNSCRAMBLED_DATA_OUT[11]
    SLICE_X104Y29        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/D
  -------------------------------------------------------------------    -------------------

                         (clock zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.563     0.563    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_from_gtx_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.593 r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/O
                         net (fo=687, routed)         0.846     1.439    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/CLK
    SLICE_X104Y29        SRL16E                                       r  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
                         clock pessimism             -0.250     1.189    
    SLICE_X104Y29        SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     1.275    zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 2.560 }
Period(ns):         5.120
Sources:            { zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         5.120       2.018      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         5.120       2.696      GTXE2_CHANNEL_X0Y1  zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK
Min Period        n/a     FIFO36E1/WRCLK           n/a            1.839         5.120       3.281      RAMB36_X5Y5         zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/data_fifo/WRCLK
Min Period        n/a     BUFGCTRL/I0              n/a            1.409         5.120       3.711      BUFGCTRL_X0Y2       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/rxrecclk_bufg_i/I0
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X108Y35       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/sh_valid_r_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X106Y36       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X106Y36       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X107Y36       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[7]/C
Min Period        n/a     FDRE/C                   n/a            0.750         5.120       4.370      SLICE_X107Y36       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/block_sync_sm_gtx0_i/sync_header_invalid_count_i_reg[9]/C
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y30        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X104Y29       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X104Y29       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X104Y29       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X104Y29       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X104Y29       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X104Y29       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X104Y29       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X104Y29       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X102Y28       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[8]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X108Y25       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[9]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X96Y30        zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.560       1.918      SLICE_X104Y29       zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2

Setup :            0  Failing Endpoints,  Worst Slack        1.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.624ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 0.223ns (3.405%)  route 6.326ns (96.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         6.326     8.700    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.854    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.854    
                         clock uncertainty           -0.170    10.684    
    ILOGIC_X1Y196        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.241    adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 0.223ns (3.464%)  route 6.214ns (96.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 10.854 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         6.214     8.588    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.854    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.854    
                         clock uncertainty           -0.170    10.684    
    ILOGIC_X1Y194        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.241    adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.241    
                         arrival time                          -8.588    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 0.223ns (3.615%)  route 5.945ns (96.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 10.852 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.945     8.319    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.852    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.852    
                         clock uncertainty           -0.170    10.682    
    ILOGIC_X1Y190        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.239    adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.994ns  (logic 0.223ns (3.721%)  route 5.771ns (96.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 10.850 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.771     8.145    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.850    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.850    
                         clock uncertainty           -0.170    10.680    
    ILOGIC_X1Y188        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.237    adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.237    
                         arrival time                          -8.145    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 0.223ns (3.965%)  route 5.401ns (96.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.401     7.775    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.845    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.845    
                         clock uncertainty           -0.170    10.675    
    ILOGIC_X1Y180        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.232    adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -7.775    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 0.223ns (3.967%)  route 5.398ns (96.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.398     7.772    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.846    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.846    
                         clock uncertainty           -0.170    10.676    
    ILOGIC_X1Y182        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.233    adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -7.772    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.223ns (4.428%)  route 4.814ns (95.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.814     7.188    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.845    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.845    
                         clock uncertainty           -0.170    10.675    
    ILOGIC_X1Y168        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.232    adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.223ns (5.079%)  route 4.168ns (94.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.852ns = ( 10.852 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.168     6.542    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.852    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.852    
                         clock uncertainty           -0.170    10.682    
    ILOGIC_X1Y158        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.239    adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.239    
                         arrival time                          -6.542    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.573ns  (logic 0.204ns (35.630%)  route 0.369ns (64.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y156                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X111Y156       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.369     0.573    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X110Y156       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X110Y156       FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.383ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.525ns  (logic 0.204ns (38.891%)  route 0.321ns (61.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y156                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X112Y156       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.321     0.525    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X110Y156       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X110Y156       FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  7.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.624ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.100ns (4.141%)  route 2.315ns (95.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.315     3.293    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.598    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y158        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.598    
                         clock uncertainty            0.170     1.768    
    ILOGIC_X1Y158        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.669    adcs/adc_interface1/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.972ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.755ns  (logic 0.100ns (3.630%)  route 2.655ns (96.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.655     3.633    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.590    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y168        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.590    
                         clock uncertainty            0.170     1.760    
    ILOGIC_X1Y168        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.661    adcs/adc_interface1/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           3.633    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             2.293ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.100ns (3.252%)  route 2.975ns (96.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.975     3.953    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.589    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y180        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.589    
                         clock uncertainty            0.170     1.759    
    ILOGIC_X1Y180        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.660    adcs/adc_interface1/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           3.953    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.293ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.100ns (3.250%)  route 2.977ns (96.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.977     3.955    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.591    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y182        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.761    
    ILOGIC_X1Y182        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.662    adcs/adc_interface1/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           3.955    
  -------------------------------------------------------------------
                         slack                                  2.293    

Slack (MET) :             2.484ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.100ns (3.055%)  route 3.174ns (96.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.597ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.174     4.152    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.597    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y188        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.597    
                         clock uncertainty            0.170     1.767    
    ILOGIC_X1Y188        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.668    adcs/adc_interface1/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           4.152    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.573ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.100ns (2.973%)  route 3.264ns (97.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.264     4.242    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.598    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y190        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.598    
                         clock uncertainty            0.170     1.768    
    ILOGIC_X1Y190        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.669    adcs/adc_interface1/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           4.242    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.711ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.100ns (2.854%)  route 3.403ns (97.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.403     4.381    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.599    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y194        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.599    
                         clock uncertainty            0.170     1.769    
    ILOGIC_X1Y194        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.670    adcs/adc_interface1/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           4.381    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.777ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.100ns (2.802%)  route 3.469ns (97.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.469     4.447    adcs/adc_interface1/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.599    adcs/adc_interface1/ADC_DESER2/CLK
    ILOGIC_X1Y196        ISERDESE2                                    r  adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.599    
                         clock uncertainty            0.170     1.769    
    ILOGIC_X1Y196        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.670    adcs/adc_interface1/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           4.447    
  -------------------------------------------------------------------
                         slack                                  2.777    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack        4.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.223ns (5.746%)  route 3.658ns (94.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.848ns = ( 10.848 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.658     6.032    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.848    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.848    
                         clock uncertainty           -0.170    10.678    
    ILOGIC_X1Y146        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.235    adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.235    
                         arrival time                          -6.032    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.223ns (6.705%)  route 3.103ns (93.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.103     5.477    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y138        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 0.223ns (7.076%)  route 2.929ns (92.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.929     5.303    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y136        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.223ns (8.024%)  route 2.556ns (91.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.556     4.930    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.839    
                         clock uncertainty           -0.170    10.669    
    ILOGIC_X1Y130        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.226    adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                          -4.930    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.223ns (9.982%)  route 2.011ns (90.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.011     4.385    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.839    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.839    
                         clock uncertainty           -0.170    10.669    
    ILOGIC_X1Y118        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.226    adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                          -4.385    
  -------------------------------------------------------------------
                         slack                                  5.841    

Slack (MET) :             6.018ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.223ns (10.827%)  route 1.837ns (89.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.837     4.211    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.841    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.841    
                         clock uncertainty           -0.170    10.671    
    ILOGIC_X1Y116        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.228    adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.228    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                  6.018    

Slack (MET) :             6.119ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.223ns (11.374%)  route 1.738ns (88.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.738     4.112    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.843    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.843    
                         clock uncertainty           -0.170    10.673    
    ILOGIC_X1Y114        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.230    adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.230    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  6.119    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.223ns (12.484%)  route 1.563ns (87.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.563     3.937    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.844    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y112        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -3.937    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             7.345ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.562ns  (logic 0.204ns (36.314%)  route 0.358ns (63.686%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X110Y114       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.358     0.562    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X111Y114       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y114       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.562    
  -------------------------------------------------------------------
                         slack                                  7.345    

Slack (MET) :             7.384ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.526ns  (logic 0.204ns (38.780%)  route 0.322ns (61.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X110Y114       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.322     0.526    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X111Y113       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y113       FDRE (Setup_fdre_C_D)       -0.090     7.910    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  7.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.100ns (9.744%)  route 0.926ns (90.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         0.926     1.904    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.589    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y112        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.589    
                         clock uncertainty            0.170     1.759    
    ILOGIC_X1Y112        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.660    adcs/adc_interface2/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.100ns (8.956%)  route 1.017ns (91.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.017     1.995    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.588    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y114        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.588    
                         clock uncertainty            0.170     1.758    
    ILOGIC_X1Y114        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.659    adcs/adc_interface2/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.100ns (8.550%)  route 1.070ns (91.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.070     2.048    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.586    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y116        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.586    
                         clock uncertainty            0.170     1.756    
    ILOGIC_X1Y116        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.657    adcs/adc_interface2/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.100ns (7.937%)  route 1.160ns (92.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.160     2.138    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.584    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y118        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.584    
                         clock uncertainty            0.170     1.754    
    ILOGIC_X1Y118        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.655    adcs/adc_interface2/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.100ns (6.393%)  route 1.464ns (93.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.464     2.442    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.583    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y130        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.583    
                         clock uncertainty            0.170     1.753    
    ILOGIC_X1Y130        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.654    adcs/adc_interface2/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.761ns  (logic 0.100ns (5.680%)  route 1.661ns (94.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.661     2.639    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.588    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y136        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.588    
                         clock uncertainty            0.170     1.758    
    ILOGIC_X1Y136        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.659    adcs/adc_interface2/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.067ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.100ns (5.403%)  route 1.751ns (94.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.751     2.729    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.591    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y138        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.761    
    ILOGIC_X1Y138        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.662    adcs/adc_interface2/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.100ns (4.661%)  route 2.046ns (95.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.046     3.024    adcs/adc_interface2/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.593    adcs/adc_interface2/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y146        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.593    
                         clock uncertainty            0.170     1.763    
    ILOGIC_X1Y146        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.664    adcs/adc_interface2/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  1.360    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2_1

Setup :            0  Failing Endpoints,  Worst Slack        4.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.054ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.223ns (5.505%)  route 3.828ns (94.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 10.869 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.828     6.202    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.869    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.869    
                         clock uncertainty           -0.170    10.699    
    ILOGIC_X1Y148        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.256    adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                  4.054    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.223ns (6.196%)  route 3.376ns (93.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 10.868 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.376     5.750    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.868    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.868    
                         clock uncertainty           -0.170    10.698    
    ILOGIC_X1Y142        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.255    adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.425ns  (logic 0.223ns (6.511%)  route 3.202ns (93.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.202     5.576    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.867    
                         clock uncertainty           -0.170    10.697    
    ILOGIC_X1Y140        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.254    adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.223ns (7.305%)  route 2.830ns (92.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 10.863 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.830     5.204    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.863    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.863    
                         clock uncertainty           -0.170    10.693    
    ILOGIC_X1Y134        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.250    adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.250    
                         arrival time                          -5.204    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.219ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.223ns (7.748%)  route 2.655ns (92.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 10.861 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.655     5.029    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.861    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.861    
                         clock uncertainty           -0.170    10.691    
    ILOGIC_X1Y132        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.248    adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.248    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                  5.219    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.223ns (9.559%)  route 2.110ns (90.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 10.859 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.110     4.484    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.859    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.859    
                         clock uncertainty           -0.170    10.689    
    ILOGIC_X1Y120        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.246    adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.246    
                         arrival time                          -4.484    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.223ns (10.480%)  route 1.905ns (89.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 10.867 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.905     4.279    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.867    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.867    
                         clock uncertainty           -0.170    10.697    
    ILOGIC_X1Y108        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.254    adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.254    
                         arrival time                          -4.279    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.223ns (11.988%)  route 1.637ns (88.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 10.866 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.637     4.011    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.866    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.866    
                         clock uncertainty           -0.170    10.696    
    ILOGIC_X1Y110        ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.253    adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.253    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             7.340ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.570ns  (logic 0.204ns (35.769%)  route 0.366ns (64.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y125                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X115Y125       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.366     0.570    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X117Y125       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X117Y125       FDRE (Setup_fdre_C_D)       -0.090     7.910    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  7.340    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.605ns  (logic 0.223ns (36.883%)  route 0.382ns (63.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y125                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X115Y125       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.382     0.605    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X117Y125       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X117Y125       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  7.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.100ns (9.441%)  route 0.959ns (90.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         0.959     1.937    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.612    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y110        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.612    
                         clock uncertainty            0.170     1.782    
    ILOGIC_X1Y110        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.683    adcs/adc_interface2/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.100ns (8.335%)  route 1.100ns (91.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.100     2.078    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.613    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y108        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.170     1.783    
    ILOGIC_X1Y108        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.684    adcs/adc_interface2/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.100ns (7.617%)  route 1.213ns (92.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.603ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.213     2.191    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.603    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y120        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.603    
                         clock uncertainty            0.170     1.773    
    ILOGIC_X1Y120        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.674    adcs/adc_interface2/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.100ns (6.184%)  route 1.517ns (93.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.606ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.517     2.495    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.606    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y132        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.606    
                         clock uncertainty            0.170     1.776    
    ILOGIC_X1Y132        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.677    adcs/adc_interface2/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.708ns  (logic 0.100ns (5.856%)  route 1.608ns (94.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.608     2.586    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.608    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y134        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.608    
                         clock uncertainty            0.170     1.778    
    ILOGIC_X1Y134        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.679    adcs/adc_interface2/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.100ns (5.252%)  route 1.804ns (94.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.804     2.782    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.613    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y140        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.170     1.783    
    ILOGIC_X1Y140        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.684    adcs/adc_interface2/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.100ns (5.015%)  route 1.894ns (94.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.894     2.872    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.613    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y142        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.613    
                         clock uncertainty            0.170     1.783    
    ILOGIC_X1Y142        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.684    adcs/adc_interface2/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.424ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.100ns (4.480%)  route 2.132ns (95.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.132     3.110    adcs/adc_interface2/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.615    adcs/adc_interface2/ADC_DESER2/CLK
    ILOGIC_X1Y148        ISERDESE2                                    r  adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.170     1.785    
    ILOGIC_X1Y148        ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.686    adcs/adc_interface2/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  1.424    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  ADC_DESER1_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.223ns (5.739%)  route 3.662ns (94.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 10.829 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.662     6.036    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.829    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.829    
                         clock uncertainty           -0.170    10.660    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.217    adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  4.180    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.223ns (5.892%)  route 3.562ns (94.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.562     5.936    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.827    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.827    
                         clock uncertainty           -0.170    10.658    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.215    adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.215    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.890ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.223ns (7.025%)  route 2.951ns (92.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 10.828 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.951     5.325    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.828    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.828    
                         clock uncertainty           -0.170    10.659    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.216    adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.216    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  4.890    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.073ns  (logic 0.223ns (7.256%)  route 2.850ns (92.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.850     5.224    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.830    
                         clock uncertainty           -0.170    10.661    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.218    adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -5.224    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.223ns (7.502%)  route 2.750ns (92.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 10.830 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.750     5.124    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.830    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.830    
                         clock uncertainty           -0.170    10.661    
    ILOGIC_X1Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.218    adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.218    
                         arrival time                          -5.124    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.223ns (7.765%)  route 2.649ns (92.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 10.832 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.649     5.023    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.832    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.832    
                         clock uncertainty           -0.170    10.663    
    ILOGIC_X1Y90         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.220    adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.220    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.223ns (8.692%)  route 2.342ns (91.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.342     4.716    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.834    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.834    
                         clock uncertainty           -0.170    10.665    
    ILOGIC_X1Y96         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.222    adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -4.716    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.223ns (9.048%)  route 2.242ns (90.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 10.834 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.242     4.616    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.834    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.834    
                         clock uncertainty           -0.170    10.665    
    ILOGIC_X1Y98         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.222    adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.222    
                         arrival time                          -4.616    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.437%)  route 0.277ns (57.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.277     0.481    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X113Y86        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y86        FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.651%)  route 0.300ns (57.349%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X113Y85        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.300     0.523    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X113Y86        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y86        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  7.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.100ns (7.243%)  route 1.281ns (92.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.281     2.259    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.311     1.580    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y98         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.580    
                         clock uncertainty            0.170     1.750    
    ILOGIC_X1Y98         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.651    adcs/adc_interface3/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.100ns (6.961%)  route 1.336ns (93.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.579ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.336     2.314    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.579    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y96         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.579    
                         clock uncertainty            0.170     1.749    
    ILOGIC_X1Y96         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.650    adcs/adc_interface3/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.100ns (6.219%)  route 1.508ns (93.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.508     2.486    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.578    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y90         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.578    
                         clock uncertainty            0.170     1.748    
    ILOGIC_X1Y90         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.649    adcs/adc_interface3/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.100ns (6.011%)  route 1.564ns (93.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.564     2.542    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y88         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.577    
                         clock uncertainty            0.170     1.747    
    ILOGIC_X1Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.648    adcs/adc_interface3/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.100ns (5.816%)  route 1.619ns (94.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.619     2.597    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.574    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y86         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.574    
                         clock uncertainty            0.170     1.744    
    ILOGIC_X1Y86         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.645    adcs/adc_interface3/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.775ns  (logic 0.100ns (5.633%)  route 1.675ns (94.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.573ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.675     2.653    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.573    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y84         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.573    
                         clock uncertainty            0.170     1.743    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.644    adcs/adc_interface3/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.353ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.100ns (4.720%)  route 2.019ns (95.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.572ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.019     2.997    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.572    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y66         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.572    
                         clock uncertainty            0.170     1.742    
    ILOGIC_X1Y66         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.643    adcs/adc_interface3/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.407ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.174ns  (logic 0.100ns (4.599%)  route 2.074ns (95.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.074     3.052    adcs/adc_interface3/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.574    adcs/adc_interface3/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X1Y64         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.574    
                         clock uncertainty            0.170     1.744    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.645    adcs/adc_interface3/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  1.407    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2_2

Setup :            0  Failing Endpoints,  Worst Slack        3.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.223ns (5.335%)  route 3.957ns (94.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.845ns = ( 10.845 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.957     6.331    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.845    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.845    
                         clock uncertainty           -0.170    10.675    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.232    adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.232    
                         arrival time                          -6.331    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.223ns (5.456%)  route 3.864ns (94.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.693ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.844ns = ( 10.844 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.864     6.238    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.844    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.844    
                         clock uncertainty           -0.170    10.674    
    ILOGIC_X1Y60         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.231    adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -6.238    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.223ns (5.594%)  route 3.763ns (94.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.763     6.137    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.843    
                         clock uncertainty           -0.170    10.673    
    ILOGIC_X1Y62         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.230    adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.230    
                         arrival time                          -6.137    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.385ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.223ns (6.045%)  route 3.466ns (93.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.466     5.840    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.838    
                         clock uncertainty           -0.170    10.668    
    ILOGIC_X1Y68         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.225    adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.225    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                  4.385    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.372ns  (logic 0.223ns (6.613%)  route 3.149ns (93.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 10.838 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.149     5.523    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.838    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.838    
                         clock uncertainty           -0.170    10.668    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.225    adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.225    
                         arrival time                          -5.523    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.223ns (6.809%)  route 3.052ns (93.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.839ns = ( 10.839 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.052     5.426    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.839    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.839    
                         clock uncertainty           -0.170    10.669    
    ILOGIC_X1Y82         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.226    adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.226    
                         arrival time                          -5.426    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.223ns (8.059%)  route 2.544ns (91.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.846ns = ( 10.846 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.544     4.918    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.846    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.846    
                         clock uncertainty           -0.170    10.676    
    ILOGIC_X1Y92         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.233    adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  5.315    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.666ns  (logic 0.223ns (8.364%)  route 2.443ns (91.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 10.847 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.443     4.817    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.518    10.847    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.847    
                         clock uncertainty           -0.170    10.677    
    ILOGIC_X1Y94         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.234    adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.234    
                         arrival time                          -4.817    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             7.409ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.582ns  (logic 0.223ns (38.348%)  route 0.359ns (61.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y77                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X117Y77        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.359     0.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X117Y78        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X117Y78        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  7.409    

Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.437%)  route 0.277ns (57.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y77                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X117Y77        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.277     0.481    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X117Y78        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X117Y78        FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  7.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.100ns (6.701%)  route 1.392ns (93.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.392     2.370    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.592    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y94         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.592    
                         clock uncertainty            0.170     1.761    
    ILOGIC_X1Y94         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.662    adcs/adc_interface3/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.548ns  (logic 0.100ns (6.460%)  route 1.448ns (93.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.448     2.426    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.591    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y92         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.760    
    ILOGIC_X1Y92         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.661    adcs/adc_interface3/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             1.055ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.100ns (5.461%)  route 1.731ns (94.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.731     2.709    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.584    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y82         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.584    
                         clock uncertainty            0.170     1.753    
    ILOGIC_X1Y82         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.654    adcs/adc_interface3/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.100ns (5.310%)  route 1.783ns (94.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.783     2.761    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y80         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.582    
                         clock uncertainty            0.170     1.751    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.652    adcs/adc_interface3/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.761    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.100ns (4.836%)  route 1.968ns (95.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         1.968     2.946    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y68         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.583    
                         clock uncertainty            0.170     1.752    
    ILOGIC_X1Y68         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.653    adcs/adc_interface3/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.450ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.100ns (4.484%)  route 2.130ns (95.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.130     3.108    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.306     1.588    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y62         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.588    
                         clock uncertainty            0.170     1.757    
    ILOGIC_X1Y62         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.658    adcs/adc_interface3/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.504ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.100ns (4.374%)  route 2.186ns (95.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.712ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.186     3.164    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.590    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y60         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.590    
                         clock uncertainty            0.170     1.759    
    ILOGIC_X1Y60         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.660    adcs/adc_interface3/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           3.164    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.551ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.100ns (4.284%)  route 2.234ns (95.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.234     3.212    adcs/adc_interface3/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.591    adcs/adc_interface3/ADC_DESER2/CLK
    ILOGIC_X1Y58         ISERDESE2                                    r  adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.591    
                         clock uncertainty            0.170     1.760    
    ILOGIC_X1Y58         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.661    adcs/adc_interface3/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           3.212    
  -------------------------------------------------------------------
                         slack                                  1.551    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  ADC_DESER1_n_1_2

Setup :            0  Failing Endpoints,  Worst Slack        2.740ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 0.223ns (4.242%)  route 5.034ns (95.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 10.761 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         5.034     7.408    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.761    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.761    
                         clock uncertainty           -0.170    10.591    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.148    adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.148    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 0.223ns (4.364%)  route 4.887ns (95.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 10.758 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.887     7.261    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.758    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.758    
                         clock uncertainty           -0.170    10.588    
    ILOGIC_X0Y14         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.145    adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.145    
                         arrival time                          -7.261    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 0.223ns (5.392%)  route 3.913ns (94.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.913     6.287    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.759    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.759    
                         clock uncertainty           -0.170    10.589    
    ILOGIC_X0Y38         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.146    adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                  3.859    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.223ns (5.557%)  route 3.790ns (94.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.790     6.164    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.757    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.757    
                         clock uncertainty           -0.170    10.587    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.144    adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -6.164    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 0.223ns (5.629%)  route 3.739ns (94.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.739     6.113    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.763    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.763    
                         clock uncertainty           -0.170    10.593    
    ILOGIC_X0Y44         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.150    adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -6.113    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.223ns (5.637%)  route 3.733ns (94.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 10.759 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.733     6.107    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.513    10.759    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.759    
                         clock uncertainty           -0.170    10.589    
    ILOGIC_X0Y36         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.146    adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.223ns (5.640%)  route 3.731ns (94.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.731     6.105    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.763    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.763    
                         clock uncertainty           -0.170    10.593    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.150    adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.223ns (5.640%)  route 3.731ns (94.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 10.763 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.731     6.105    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.517    10.763    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.763    
                         clock uncertainty           -0.170    10.593    
    ILOGIC_X0Y48         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.150    adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.150    
                         arrival time                          -6.105    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.500ns  (logic 0.204ns (40.786%)  route 0.296ns (59.214%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.296     0.500    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X26Y44         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X26Y44         FDRE (Setup_fdre_C_D)       -0.057     7.943    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  7.443    

Slack (MET) :             7.448ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.491ns  (logic 0.204ns (41.521%)  route 0.287ns (58.479%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X27Y45         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.287     0.491    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X26Y44         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X26Y44         FDRE (Setup_fdre_C_D)       -0.061     7.939    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.939    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  7.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.502ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 0.100ns (4.325%)  route 2.212ns (95.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.212     3.190    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.617    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y48         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.617    
                         clock uncertainty            0.170     1.787    
    ILOGIC_X0Y48         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.688    adcs/adc_interface4/ADC_DESER1/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  1.502    

Slack (MET) :             1.505ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.314ns  (logic 0.100ns (4.321%)  route 2.214ns (95.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.214     3.192    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.616    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y46         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.616    
                         clock uncertainty            0.170     1.786    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.687    adcs/adc_interface4/ADC_DESER1/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.516ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.100ns (4.311%)  route 2.220ns (95.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.220     3.198    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.611    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y36         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.611    
                         clock uncertainty            0.170     1.781    
    ILOGIC_X0Y36         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.682    adcs/adc_interface4/ADC_DESER1/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  1.516    

Slack (MET) :             1.523ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.100ns (4.288%)  route 2.232ns (95.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.616ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.232     3.210    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.309     1.616    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y44         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.616    
                         clock uncertainty            0.170     1.786    
    ILOGIC_X0Y44         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.687    adcs/adc_interface4/ADC_DESER1/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           3.210    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.562ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.100ns (4.228%)  route 2.265ns (95.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.265     3.243    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.610    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y34         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.610    
                         clock uncertainty            0.170     1.780    
    ILOGIC_X0Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.681    adcs/adc_interface4/ADC_DESER1/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  1.562    

Slack (MET) :             1.618ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 0.100ns (4.125%)  route 2.325ns (95.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.325     3.303    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.614    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y38         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.614    
                         clock uncertainty            0.170     1.784    
    ILOGIC_X0Y38         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.685    adcs/adc_interface4/ADC_DESER1/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             2.160ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.100ns (3.374%)  route 2.864ns (96.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.733ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.864     3.842    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.611    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y14         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.611    
                         clock uncertainty            0.170     1.781    
    ILOGIC_X0Y14         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.682    adcs/adc_interface4/ADC_DESER1/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.237ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ADC_DESER1_n_1_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.100ns (3.284%)  route 2.945ns (96.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.945     3.923    adcs/adc_interface4/ADC_DESER1/serdes_reset_0[0]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.615    adcs/adc_interface4/ADC_DESER1/obitslip1_reg[8]
    ILOGIC_X0Y8          ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.170     1.785    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.686    adcs/adc_interface4/ADC_DESER1/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           3.923    
  -------------------------------------------------------------------
                         slack                                  2.237    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  clk_div_out2_3

Setup :            0  Failing Endpoints,  Worst Slack        2.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.223ns (4.319%)  route 4.941ns (95.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 10.789 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.941     7.315    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.789    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.789    
                         clock uncertainty           -0.170    10.619    
    ILOGIC_X0Y10         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.176    adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.176    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             3.008ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 0.223ns (4.448%)  route 4.790ns (95.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 10.785 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.790     7.164    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.510    10.785    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.785    
                         clock uncertainty           -0.170    10.615    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.172    adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.172    
                         arrival time                          -7.164    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.111ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 0.223ns (4.543%)  route 4.685ns (95.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 10.783 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.685     7.059    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.783    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.783    
                         clock uncertainty           -0.170    10.613    
    ILOGIC_X0Y18         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.170    adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.170    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  3.111    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 0.223ns (4.639%)  route 4.584ns (95.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 10.782 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.584     6.958    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.507    10.782    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.782    
                         clock uncertainty           -0.170    10.612    
    ILOGIC_X0Y20         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.169    adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.169    
                         arrival time                          -6.958    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 0.223ns (5.090%)  route 4.159ns (94.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 10.783 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.159     6.533    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.508    10.783    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.783    
                         clock uncertainty           -0.170    10.613    
    ILOGIC_X0Y30         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.170    adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.170    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.736ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 0.223ns (5.205%)  route 4.061ns (94.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 10.784 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         4.061     6.435    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.784    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.784    
                         clock uncertainty           -0.170    10.614    
    ILOGIC_X0Y32         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.171    adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.171    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                  3.736    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.223ns (5.623%)  route 3.743ns (94.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.791ns = ( 10.791 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.743     6.117    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.516    10.791    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.791    
                         clock uncertainty           -0.170    10.621    
    ILOGIC_X0Y42         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.178    adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.178    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  4.061    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.223ns (5.759%)  route 3.649ns (94.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 10.790 - 8.000 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.220     2.151    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.223     2.374 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         3.649     6.023    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.515    10.790    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000    10.790    
                         clock uncertainty           -0.170    10.620    
    ILOGIC_X0Y40         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.443    10.177    adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         10.177    
                         arrival time                          -6.023    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             7.356ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.555ns  (logic 0.204ns (36.773%)  route 0.351ns (63.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.351     0.555    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X37Y44         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)       -0.089     7.911    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  7.356    

Slack (MET) :             7.388ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.603ns  (logic 0.223ns (36.978%)  route 0.380ns (63.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.380     0.603    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X37Y45         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X37Y45         FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  7.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.451ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.100ns (4.370%)  route 2.188ns (95.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.188     3.166    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.644    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y40         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.170     1.814    
    ILOGIC_X0Y40         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.715    adcs/adc_interface4/ADC_DESER2/pins[1].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           3.166    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.499ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.100ns (4.281%)  route 2.236ns (95.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.236     3.214    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.644    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y42         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.644    
                         clock uncertainty            0.170     1.814    
    ILOGIC_X0Y42         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.715    adcs/adc_interface4/ADC_DESER2/pins[4].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.679ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.100ns (3.985%)  route 2.409ns (96.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.409     3.387    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.637    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y32         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.637    
                         clock uncertainty            0.170     1.807    
    ILOGIC_X0Y32         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.708    adcs/adc_interface4/ADC_DESER2/pins[5].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           3.387    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.733ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.100ns (3.904%)  route 2.462ns (96.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.635ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.462     3.440    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.299     1.635    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y30         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.635    
                         clock uncertainty            0.170     1.805    
    ILOGIC_X0Y30         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.706    adcs/adc_interface4/ADC_DESER2/pins[2].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           3.440    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.969ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.100ns (3.576%)  route 2.696ns (96.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.696     3.674    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.298     1.634    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y20         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.634    
                         clock uncertainty            0.170     1.804    
    ILOGIC_X0Y20         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.705    adcs/adc_interface4/ADC_DESER2/pins[6].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             2.023ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.100ns (3.506%)  route 2.752ns (96.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.636ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.752     3.730    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.636    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y18         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.636    
                         clock uncertainty            0.170     1.806    
    ILOGIC_X0Y18         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.707    adcs/adc_interface4/ADC_DESER2/pins[7].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           3.730    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.081ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.100ns (3.434%)  route 2.812ns (96.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.812     3.790    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.638    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y16         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.638    
                         clock uncertainty            0.170     1.808    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.709    adcs/adc_interface4/ADC_DESER2/pins[8].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           3.790    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.161ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_out2_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.100ns (3.337%)  route 2.897ns (96.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.643ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.534     0.878    zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X85Y116        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.100     0.978 r  zynq_subsystem/ZynqDesign_i/ADCSyncModule_0/U0/ADCSyncModule_v1_0_S00_AXI_inst/slv_reg14_reg[0]/Q
                         net (fo=169, routed)         2.897     3.875    adcs/adc_interface4/ADC_DESER2/serdes_reset_0[0]
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.307     1.643    adcs/adc_interface4/ADC_DESER2/CLK
    ILOGIC_X0Y10         ISERDESE2                                    r  adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master/CLKDIV
                         clock pessimism              0.000     1.643    
                         clock uncertainty            0.170     1.813    
    ILOGIC_X0Y10         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     1.714    adcs/adc_interface4/ADC_DESER2/pins[3].iserdese2_master
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           3.875    
  -------------------------------------------------------------------
                         slack                                  2.161    





---------------------------------------------------------------------------------------------------
From Clock:  testADCClk
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.367ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.367ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.623ns  (logic 0.223ns (35.782%)  route 0.400ns (64.218%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X116Y150       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.400     0.623    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X116Y149       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y149       FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.623    
  -------------------------------------------------------------------
                         slack                                  7.367    

Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.602ns  (logic 0.223ns (37.062%)  route 0.379ns (62.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X116Y150       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.379     0.602    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X116Y148       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y148       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.567ns  (logic 0.223ns (39.305%)  route 0.344ns (60.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X117Y150       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.344     0.567    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X117Y148       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X117Y148       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.475ns  (logic 0.204ns (42.924%)  route 0.271ns (57.076%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y150                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X116Y150       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.271     0.475    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X116Y149       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y149       FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  7.433    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.341ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.341ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.566ns  (logic 0.204ns (36.069%)  route 0.362ns (63.931%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y155                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X115Y155       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.362     0.566    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X115Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y154       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  7.341    

Slack (MET) :             7.414ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.577ns  (logic 0.223ns (38.662%)  route 0.354ns (61.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y155                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X115Y155       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.354     0.577    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X115Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y154       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  7.414    

Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.470ns  (logic 0.204ns (43.406%)  route 0.266ns (56.594%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y155                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X115Y155       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.266     0.470    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X115Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y154       FDRE (Setup_fdre_C_D)       -0.089     7.911    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  7.441    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.516ns  (logic 0.223ns (43.223%)  route 0.293ns (56.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y155                                    0.000     0.000 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X115Y155       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.293     0.516    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X115Y154       FDRE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X115Y154       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  7.475    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.264ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.264ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.648ns  (logic 0.204ns (31.472%)  route 0.444ns (68.528%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X113Y115       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.444     0.648    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X112Y114       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y114       FDRE (Setup_fdre_C_D)       -0.088     7.912    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  7.264    

Slack (MET) :             7.417ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.574ns  (logic 0.223ns (38.837%)  route 0.351ns (61.163%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X113Y115       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.351     0.574    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X111Y115       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X111Y115       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  7.417    

Slack (MET) :             7.441ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.550ns  (logic 0.223ns (40.525%)  route 0.327ns (59.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X113Y115       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.327     0.550    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X110Y114       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X110Y114       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.550    
  -------------------------------------------------------------------
                         slack                                  7.441    

Slack (MET) :             7.481ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.510ns  (logic 0.223ns (43.688%)  route 0.287ns (56.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X111Y112       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.287     0.510    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X109Y112       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X109Y112       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  7.481    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_1
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.351ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.351ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.640ns  (logic 0.223ns (34.829%)  route 0.417ns (65.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y119                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X115Y119       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.417     0.640    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X107Y119       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y119       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  7.351    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.535ns  (logic 0.204ns (38.163%)  route 0.331ns (61.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y118                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X115Y118       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.331     0.535    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X109Y118       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.535    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.423ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.568ns  (logic 0.223ns (39.234%)  route 0.345ns (60.766%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y118                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X115Y118       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.345     0.568    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X109Y118       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X109Y118       FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  7.423    

Slack (MET) :             7.488ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.502ns  (logic 0.223ns (44.383%)  route 0.279ns (55.617%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y119                                    0.000     0.000 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X111Y119       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.279     0.502    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X107Y119       FDRE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X107Y119       FDRE (Setup_fdre_C_D)       -0.010     7.990    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  7.488    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_1
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.167ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.741ns  (logic 0.204ns (27.548%)  route 0.537ns (72.452%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y85                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X115Y85        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.537     0.741    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X113Y85        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y85        FDRE (Setup_fdre_C_D)       -0.092     7.908    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                  7.167    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.605ns  (logic 0.223ns (36.887%)  route 0.382ns (63.113%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y85                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X115Y85        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.382     0.605    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X112Y85        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y85        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  7.386    

Slack (MET) :             7.449ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.532ns  (logic 0.223ns (41.928%)  route 0.309ns (58.072%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y85                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X115Y85        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.309     0.532    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X113Y85        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y85        FDRE (Setup_fdre_C_D)       -0.019     7.981    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.981    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  7.449    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.519ns  (logic 0.223ns (42.957%)  route 0.296ns (57.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X113Y87        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.296     0.519    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X112Y87        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y87        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  7.472    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_2
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.445ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.493ns  (logic 0.204ns (41.352%)  route 0.289ns (58.648%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y73                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X115Y73        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.289     0.493    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X114Y72        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X114Y72        FDRE (Setup_fdre_C_D)       -0.062     7.938    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  7.445    

Slack (MET) :             7.491ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.500ns  (logic 0.223ns (44.635%)  route 0.277ns (55.365%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y73                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X115Y73        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.277     0.500    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X112Y73        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X112Y73        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  7.491    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.495ns  (logic 0.223ns (45.057%)  route 0.272ns (54.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y73                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X116Y73        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.272     0.495    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X116Y74        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X116Y74        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.488ns  (logic 0.223ns (45.721%)  route 0.265ns (54.279%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y73                                     0.000     0.000 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X115Y73        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.265     0.488    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X113Y73        FDRE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X113Y73        FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  7.503    





---------------------------------------------------------------------------------------------------
From Clock:  ADC_DESER1_n_1_2
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.334ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.334ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.573ns  (logic 0.204ns (35.632%)  route 0.369ns (64.368%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.369     0.573    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X27Y49         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X27Y49         FDRE (Setup_fdre_C_D)       -0.093     7.907    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  7.334    

Slack (MET) :             7.394ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.597ns  (logic 0.223ns (37.346%)  route 0.374ns (62.654%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.374     0.597    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X27Y50         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X27Y50         FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  7.394    

Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.482ns  (logic 0.204ns (42.354%)  route 0.278ns (57.646%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.278     0.482    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X27Y49         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X27Y49         FDRE (Setup_fdre_C_D)       -0.089     7.911    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.493ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.498ns  (logic 0.223ns (44.774%)  route 0.275ns (55.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.275     0.498    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X27Y49         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X27Y49         FDRE (Setup_fdre_C_D)       -0.009     7.991    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  7.493    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_out2_3
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        7.339ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.599ns  (logic 0.204ns (34.032%)  route 0.395ns (65.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.395     0.599    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X36Y48         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)       -0.062     7.938    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.614ns  (logic 0.223ns (36.337%)  route 0.391ns (63.663%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.391     0.614    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X38Y49         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.021     8.021    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.021    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.506ns  (logic 0.204ns (40.334%)  route 0.302ns (59.666%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.302     0.506    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X36Y48         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)       -0.057     7.943    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.492ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.530ns  (logic 0.223ns (42.088%)  route 0.307ns (57.912%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47                                      0.000     0.000 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.307     0.530    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X36Y48         FDRE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.022     8.022    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -0.530    
  -------------------------------------------------------------------
                         slack                                  7.492    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack       15.118ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.118ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.869ns  (logic 0.259ns (29.821%)  route 0.610ns (70.179%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y129                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[11]/C
    SLICE_X34Y129        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.610     0.869    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[11]
    SLICE_X35Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X35Y127        FDRE (Setup_fdre_C_D)       -0.013    15.987    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         15.987    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 15.118    

Slack (MET) :             15.189ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.709ns  (logic 0.236ns (33.297%)  route 0.473ns (66.703%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X54Y122        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.473     0.709    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[8]
    SLICE_X55Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X55Y122        FDRE (Setup_fdre_C_D)       -0.102    15.898    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         15.898    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                 15.189    

Slack (MET) :             15.229ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.764ns  (logic 0.223ns (29.191%)  route 0.541ns (70.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y128                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[3]/C
    SLICE_X45Y128        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[3]/Q
                         net (fo=1, routed)           0.541     0.764    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[3]
    SLICE_X44Y128        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X44Y128        FDRE (Setup_fdre_C_D)       -0.007    15.993    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[3]
  -------------------------------------------------------------------
                         required time                         15.993    
                         arrival time                          -0.764    
  -------------------------------------------------------------------
                         slack                                 15.229    

Slack (MET) :             15.240ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.755ns  (logic 0.223ns (29.520%)  route 0.532ns (70.480%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[20]/C
    SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           0.532     0.755    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[20]
    SLICE_X40Y127        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X40Y127        FDRE (Setup_fdre_C_D)       -0.005    15.995    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                         15.995    
                         arrival time                          -0.755    
  -------------------------------------------------------------------
                         slack                                 15.240    

Slack (MET) :             15.249ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.738ns  (logic 0.223ns (30.200%)  route 0.515ns (69.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y130                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[31]/C
    SLICE_X35Y130        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.515     0.738    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[31]
    SLICE_X35Y129        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X35Y129        FDRE (Setup_fdre_C_D)       -0.013    15.987    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         15.987    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                 15.249    

Slack (MET) :             15.269ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.642ns  (logic 0.236ns (36.784%)  route 0.406ns (63.216%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[9]/C
    SLICE_X54Y122        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.406     0.642    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[9]
    SLICE_X55Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X55Y122        FDRE (Setup_fdre_C_D)       -0.089    15.911    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[9]
  -------------------------------------------------------------------
                         required time                         15.911    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                 15.269    

Slack (MET) :             15.292ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.603ns  (logic 0.236ns (39.124%)  route 0.367ns (60.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y129                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X34Y129        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.367     0.603    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[28]
    SLICE_X33Y129        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X33Y129        FDRE (Setup_fdre_C_D)       -0.105    15.895    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         15.895    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                 15.292    

Slack (MET) :             15.294ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.606ns  (logic 0.236ns (38.967%)  route 0.370ns (61.033%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y129                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X34Y129        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.370     0.606    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[30]
    SLICE_X33Y129        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X33Y129        FDRE (Setup_fdre_C_D)       -0.100    15.900    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         15.900    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                 15.294    

Slack (MET) :             15.294ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.693ns  (logic 0.223ns (32.200%)  route 0.470ns (67.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y130                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[11]/C
    SLICE_X35Y130        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.470     0.693    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/src_hsdata_ff[11]
    SLICE_X35Y128        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X35Y128        FDRE (Setup_fdre_C_D)       -0.013    15.987    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         15.987    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                 15.294    

Slack (MET) :             15.296ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (MaxDelay Path 16.000ns)
  Data Path Delay:        0.614ns  (logic 0.236ns (38.407%)  route 0.378ns (61.593%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y122                                     0.000     0.000 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[33]/C
    SLICE_X54Y122        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[33]/Q
                         net (fo=1, routed)           0.378     0.614    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[33]
    SLICE_X55Y122        FDRE                                         r  zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.000    16.000    
    SLICE_X55Y122        FDRE (Setup_fdre_C_D)       -0.090    15.910    zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[33]
  -------------------------------------------------------------------
                         required time                         15.910    
                         arrival time                          -0.614    
  -------------------------------------------------------------------
                         slack                                 15.296    





---------------------------------------------------------------------------------------------------
From Clock:  user_clk_i
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        9.466ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.466ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.680ns  (logic 0.236ns (34.726%)  route 0.444ns (65.274%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y1                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X62Y1          FDRE (Prop_fdre_C_Q)         0.236     0.236 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.444     0.680    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X60Y0          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X60Y0          FDRE (Setup_fdre_C_D)       -0.094    10.146    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -0.680    
  -------------------------------------------------------------------
                         slack                                  9.466    

Slack (MET) :             9.508ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.643ns  (logic 0.204ns (31.711%)  route 0.439ns (68.289%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y27                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X77Y27         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.439     0.643    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X75Y29         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X75Y29         FDRE (Setup_fdre_C_D)       -0.089    10.151    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  9.508    

Slack (MET) :             9.528ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.705ns  (logic 0.259ns (36.759%)  route 0.446ns (63.241%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y1                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y1          FDRE (Prop_fdre_C_Q)         0.259     0.259 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.446     0.705    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X60Y0          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X60Y0          FDRE (Setup_fdre_C_D)       -0.007    10.233    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  9.528    

Slack (MET) :             9.562ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.585ns  (logic 0.204ns (34.876%)  route 0.381ns (65.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y3                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X92Y3          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.381     0.585    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X92Y0          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X92Y0          FDRE (Setup_fdre_C_D)       -0.093    10.147    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.147    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  9.562    

Slack (MET) :             9.570ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.692ns  (logic 0.223ns (32.216%)  route 0.469ns (67.784%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X91Y14         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.469     0.692    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X90Y14         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X90Y14         FDRE (Setup_fdre_C_D)        0.022    10.262    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.262    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  9.570    

Slack (MET) :             9.575ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.658ns  (logic 0.223ns (33.896%)  route 0.435ns (66.104%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y30                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X78Y30         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.435     0.658    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X76Y30         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X76Y30         FDRE (Setup_fdre_C_D)       -0.007    10.233    zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -0.658    
  -------------------------------------------------------------------
                         slack                                  9.575    

Slack (MET) :             9.577ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.369%)  route 0.466ns (67.631%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y13                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X91Y13         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.466     0.689    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X90Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X90Y13         FDRE (Setup_fdre_C_D)        0.026    10.266    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.266    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  9.577    

Slack (MET) :             9.577ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.570ns  (logic 0.204ns (35.820%)  route 0.366ns (64.180%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y5                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X93Y5          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.366     0.570    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X93Y0          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X93Y0          FDRE (Setup_fdre_C_D)       -0.093    10.147    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.147    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  9.577    

Slack (MET) :             9.595ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.584ns  (logic 0.204ns (34.910%)  route 0.380ns (65.090%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y13                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X91Y13         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.380     0.584    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X90Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X90Y13         FDRE (Setup_fdre_C_D)       -0.061    10.179    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.179    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  9.595    

Slack (MET) :             9.602ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_main_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.240ns  (MaxDelay Path 10.240ns)
  Data Path Delay:        0.629ns  (logic 0.223ns (35.439%)  route 0.406ns (64.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.240ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y5                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X93Y5          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.406     0.629    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X93Y0          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.240    10.240    
    SLICE_X93Y0          FDRE (Setup_fdre_C_D)       -0.009    10.231    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.231    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  9.602    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_main_clock
  To Clock:  user_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        7.222ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.677ns  (logic 0.204ns (30.120%)  route 0.473ns (69.880%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y4                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X92Y4          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.473     0.677    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X93Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X93Y4          FDRE (Setup_fdre_C_D)       -0.101     7.899    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.899    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.675ns  (logic 0.204ns (30.200%)  route 0.471ns (69.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y16                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X91Y16         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.471     0.675    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X94Y16         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X94Y16         FDRE (Setup_fdre_C_D)       -0.088     7.912    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.264ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.646ns  (logic 0.204ns (31.556%)  route 0.442ns (68.444%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y16                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X91Y16         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.442     0.646    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X92Y16         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X92Y16         FDRE (Setup_fdre_C_D)       -0.090     7.910    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.910    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  7.264    

Slack (MET) :             7.298ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.613ns  (logic 0.204ns (33.256%)  route 0.409ns (66.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X60Y3          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.409     0.613    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X61Y3          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X61Y3          FDRE (Setup_fdre_C_D)       -0.089     7.911    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  7.298    

Slack (MET) :             7.338ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.652ns  (logic 0.223ns (34.198%)  route 0.429ns (65.802%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y18                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X91Y18         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.429     0.652    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X92Y18         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X92Y18         FDRE (Setup_fdre_C_D)       -0.010     7.990    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  7.338    

Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.650ns  (logic 0.223ns (34.300%)  route 0.427ns (65.700%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y3                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X60Y3          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.427     0.650    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X61Y3          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X61Y3          FDRE (Setup_fdre_C_D)       -0.008     7.992    zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.992    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  7.342    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.642ns  (logic 0.223ns (34.729%)  route 0.419ns (65.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y16                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X91Y16         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.419     0.642    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X92Y16         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X92Y16         FDRE (Setup_fdre_C_D)       -0.009     7.991    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.354ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.557ns  (logic 0.204ns (36.647%)  route 0.353ns (63.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y16                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X91Y16         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.353     0.557    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X92Y16         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X92Y16         FDRE (Setup_fdre_C_D)       -0.089     7.911    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  7.354    

Slack (MET) :             7.363ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.546ns  (logic 0.204ns (37.374%)  route 0.342ns (62.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y4                                       0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X92Y4          FDRE (Prop_fdre_C_Q)         0.204     0.204 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.342     0.546    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X93Y4          FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X93Y4          FDRE (Setup_fdre_C_D)       -0.091     7.909    zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.909    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  7.363    

Slack (MET) :             7.386ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_i  {rise@0.000ns fall@5.120ns period=10.240ns})
  Path Group:             user_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.605ns  (logic 0.223ns (36.868%)  route 0.382ns (63.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y16                                      0.000     0.000 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X91Y16         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.382     0.605    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X92Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X92Y13         FDRE (Setup_fdre_C_D)       -0.009     7.991    zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  7.386    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1
  To Clock:  ADC_DESER1_n_1

Setup :            0  Failing Endpoints,  Worst Slack        6.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.223ns (24.827%)  route 0.675ns (75.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 10.849 - 8.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.625     3.263    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDPE (Prop_fdpe_C_Q)         0.223     3.486 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.675     4.161    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y114       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.849    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y114       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    11.157    
                         clock uncertainty           -0.035    11.122    
    SLICE_X113Y114       FDCE (Recov_fdce_C_CLR)     -0.212    10.910    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.910    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.223ns (24.827%)  route 0.675ns (75.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 10.849 - 8.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.625     3.263    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDPE (Prop_fdpe_C_Q)         0.223     3.486 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.675     4.161    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y114       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.849    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y114       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    11.157    
                         clock uncertainty           -0.035    11.122    
    SLICE_X113Y114       FDCE (Recov_fdce_C_CLR)     -0.212    10.910    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.910    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.223ns (24.827%)  route 0.675ns (75.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 10.849 - 8.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.625     3.263    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDPE (Prop_fdpe_C_Q)         0.223     3.486 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.675     4.161    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y114       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.849    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y114       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    11.157    
                         clock uncertainty           -0.035    11.122    
    SLICE_X113Y114       FDCE (Recov_fdce_C_CLR)     -0.212    10.910    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.910    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.223ns (24.827%)  route 0.675ns (75.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 10.849 - 8.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.625     3.263    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDPE (Prop_fdpe_C_Q)         0.223     3.486 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.675     4.161    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y114       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.849    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y114       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    11.157    
                         clock uncertainty           -0.035    11.122    
    SLICE_X113Y114       FDCE (Recov_fdce_C_CLR)     -0.212    10.910    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.910    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.223ns (24.827%)  route 0.675ns (75.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 10.849 - 8.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.625     3.263    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDPE (Prop_fdpe_C_Q)         0.223     3.486 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.675     4.161    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y114       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.849    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y114       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.308    11.157    
                         clock uncertainty           -0.035    11.122    
    SLICE_X113Y114       FDCE (Recov_fdce_C_CLR)     -0.212    10.910    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.910    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.748ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.223ns (24.827%)  route 0.675ns (75.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 10.849 - 8.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.625     3.263    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDPE (Prop_fdpe_C_Q)         0.223     3.486 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.675     4.161    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y114       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.849    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y114       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    11.157    
                         clock uncertainty           -0.035    11.122    
    SLICE_X113Y114       FDCE (Recov_fdce_C_CLR)     -0.212    10.910    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.910    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  6.748    

Slack (MET) :             6.782ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.223ns (24.827%)  route 0.675ns (75.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 10.849 - 8.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.625     3.263    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDPE (Prop_fdpe_C_Q)         0.223     3.486 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.675     4.161    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y114       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.849    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y114       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.308    11.157    
                         clock uncertainty           -0.035    11.122    
    SLICE_X113Y114       FDPE (Recov_fdpe_C_PRE)     -0.178    10.944    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  6.782    

Slack (MET) :             6.782ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.223ns (24.827%)  route 0.675ns (75.173%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 10.849 - 8.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.625     3.263    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDPE (Prop_fdpe_C_Q)         0.223     3.486 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.675     4.161    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X113Y114       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.849    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X113Y114       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.308    11.157    
                         clock uncertainty           -0.035    11.122    
    SLICE_X113Y114       FDPE (Recov_fdpe_C_PRE)     -0.178    10.944    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  6.782    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.223ns (28.323%)  route 0.564ns (71.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 10.850 - 8.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.625     3.263    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDPE (Prop_fdpe_C_Q)         0.223     3.486 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.564     4.050    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y113       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.850    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y113       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.308    11.158    
                         clock uncertainty           -0.035    11.123    
    SLICE_X112Y113       FDCE (Recov_fdce_C_CLR)     -0.212    10.911    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.911    
                         arrival time                          -4.050    
  -------------------------------------------------------------------
                         slack                                  6.860    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1 rise@8.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.223ns (28.323%)  route 0.564ns (71.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns = ( 10.850 - 8.000 ) 
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.886     0.886 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.886    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.552 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.988    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.650     2.638 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.625     3.263    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDPE (Prop_fdpe_C_Q)         0.223     3.486 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.564     4.050    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y113       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      8.000     8.000 r  
    F8                                                0.000     8.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.784     8.784 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.784    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.359 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.716    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.614    10.330 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.520    10.850    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X112Y113       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.308    11.158    
                         clock uncertainty           -0.035    11.123    
    SLICE_X112Y113       FDCE (Recov_fdce_C_CLR)     -0.212    10.911    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.911    
                         arrival time                          -4.050    
  -------------------------------------------------------------------
                         slack                                  6.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.091ns (48.027%)  route 0.098ns (51.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.373    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDPE (Prop_fdpe_C_Q)         0.091     1.464 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.098     1.563    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X110Y113       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.337     1.620    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X110Y113       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.235     1.385    
    SLICE_X110Y113       FDPE (Remov_fdpe_C_PRE)     -0.110     1.275    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.091ns (48.027%)  route 0.098ns (51.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.373    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDPE (Prop_fdpe_C_Q)         0.091     1.464 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.098     1.563    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X110Y113       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.337     1.620    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X110Y113       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.235     1.385    
    SLICE_X110Y113       FDPE (Remov_fdpe_C_PRE)     -0.110     1.275    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.007%)  route 0.142ns (60.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.375    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y111       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDPE (Prop_fdpe_C_Q)         0.091     1.466 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.142     1.608    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y113       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.621    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y113       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.235     1.386    
    SLICE_X109Y113       FDPE (Remov_fdpe_C_PRE)     -0.110     1.276    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.091ns (30.886%)  route 0.204ns (69.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.375    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y111       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDPE (Prop_fdpe_C_Q)         0.091     1.466 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.204     1.670    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y112       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.621    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.210     1.411    
    SLICE_X110Y112       FDCE (Remov_fdce_C_CLR)     -0.107     1.304    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.091ns (30.886%)  route 0.204ns (69.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.375    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y111       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDPE (Prop_fdpe_C_Q)         0.091     1.466 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.204     1.670    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y112       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.621    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.210     1.411    
    SLICE_X110Y112       FDCE (Remov_fdce_C_CLR)     -0.107     1.304    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.091ns (30.886%)  route 0.204ns (69.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.375    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y111       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDPE (Prop_fdpe_C_Q)         0.091     1.466 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.204     1.670    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y112       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.621    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.210     1.411    
    SLICE_X110Y112       FDCE (Remov_fdce_C_CLR)     -0.107     1.304    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.091ns (30.886%)  route 0.204ns (69.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.375    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y111       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDPE (Prop_fdpe_C_Q)         0.091     1.466 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.204     1.670    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y112       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.621    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.210     1.411    
    SLICE_X110Y112       FDCE (Remov_fdce_C_CLR)     -0.107     1.304    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.091ns (30.886%)  route 0.204ns (69.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.375    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y111       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDPE (Prop_fdpe_C_Q)         0.091     1.466 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.204     1.670    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y112       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.621    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.210     1.411    
    SLICE_X110Y112       FDPE (Remov_fdpe_C_PRE)     -0.110     1.301    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.091ns (30.886%)  route 0.204ns (69.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.375    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y111       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDPE (Prop_fdpe_C_Q)         0.091     1.466 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.204     1.670    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y112       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.621    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.210     1.411    
    SLICE_X110Y112       FDPE (Remov_fdpe_C_PRE)     -0.110     1.301    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1 rise@0.000ns - ADC_DESER1_n_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.091ns (30.886%)  route 0.204ns (69.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.621ns
    Source Clock Delay      (SCD):    1.375ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.369    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.633 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.850    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.223     1.073 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.375    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y111       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y111       FDPE (Prop_fdpe_C_Q)         0.091     1.466 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.204     1.670    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y112       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1 rise edge)
                                                      0.000     0.000 r  
    F8                                                0.000     0.000 r  ADC_2_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER1/ADC_2_CLK_A_P
    F8                   IBUFDS (Prop_ibufds_I_O)     0.450     0.450 r  adcs/adc_interface2/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.450    adcs/adc_interface2/ADC_DESER1/clk_in_int
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.781 r  adcs/adc_interface2/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.032    adcs/adc_interface2/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.251     1.283 r  adcs/adc_interface2/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.621    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y112       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.210     1.411    
    SLICE_X110Y112       FDPE (Remov_fdpe_C_PRE)     -0.110     1.301    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.369    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1_1
  To Clock:  ADC_DESER1_n_1_1

Setup :            0  Failing Endpoints,  Worst Slack        7.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.129ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.204ns (39.665%)  route 0.310ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.578     3.202    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X116Y89        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y89        FDPE (Prop_fdpe_C_Q)         0.204     3.406 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.310     3.717    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X116Y88        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.835    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.341    11.176    
                         clock uncertainty           -0.035    11.141    
    SLICE_X116Y88        FDCE (Recov_fdce_C_CLR)     -0.295    10.846    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                  7.129    

Slack (MET) :             7.129ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.204ns (39.665%)  route 0.310ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.578     3.202    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X116Y89        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y89        FDPE (Prop_fdpe_C_Q)         0.204     3.406 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.310     3.717    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X116Y88        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.835    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.341    11.176    
                         clock uncertainty           -0.035    11.141    
    SLICE_X116Y88        FDCE (Recov_fdce_C_CLR)     -0.295    10.846    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                  7.129    

Slack (MET) :             7.129ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.204ns (39.665%)  route 0.310ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.578     3.202    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X116Y89        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y89        FDPE (Prop_fdpe_C_Q)         0.204     3.406 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.310     3.717    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X116Y88        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.835    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.341    11.176    
                         clock uncertainty           -0.035    11.141    
    SLICE_X116Y88        FDCE (Recov_fdce_C_CLR)     -0.295    10.846    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                  7.129    

Slack (MET) :             7.129ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.204ns (39.665%)  route 0.310ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.578     3.202    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X116Y89        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y89        FDPE (Prop_fdpe_C_Q)         0.204     3.406 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.310     3.717    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X116Y88        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.835    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.341    11.176    
                         clock uncertainty           -0.035    11.141    
    SLICE_X116Y88        FDCE (Recov_fdce_C_CLR)     -0.295    10.846    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                  7.129    

Slack (MET) :             7.140ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.204ns (37.926%)  route 0.334ns (62.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.578     3.202    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X116Y89        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y89        FDPE (Prop_fdpe_C_Q)         0.204     3.406 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.334     3.740    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X116Y87        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.835    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y87        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.341    11.176    
                         clock uncertainty           -0.035    11.141    
    SLICE_X116Y87        FDPE (Recov_fdpe_C_PRE)     -0.261    10.880    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                  7.140    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.204ns (39.665%)  route 0.310ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.578     3.202    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X116Y89        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y89        FDPE (Prop_fdpe_C_Q)         0.204     3.406 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.310     3.717    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X116Y88        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.835    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.341    11.176    
                         clock uncertainty           -0.035    11.141    
    SLICE_X116Y88        FDPE (Recov_fdpe_C_PRE)     -0.261    10.880    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.204ns (39.665%)  route 0.310ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.578     3.202    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X116Y89        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y89        FDPE (Prop_fdpe_C_Q)         0.204     3.406 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.310     3.717    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X116Y88        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.835    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.341    11.176    
                         clock uncertainty           -0.035    11.141    
    SLICE_X116Y88        FDPE (Recov_fdpe_C_PRE)     -0.261    10.880    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.204ns (39.665%)  route 0.310ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.578     3.202    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X116Y89        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y89        FDPE (Prop_fdpe_C_Q)         0.204     3.406 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.310     3.717    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X116Y88        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.835    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.341    11.176    
                         clock uncertainty           -0.035    11.141    
    SLICE_X116Y88        FDPE (Recov_fdpe_C_PRE)     -0.261    10.880    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.204ns (39.665%)  route 0.310ns (60.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.578     3.202    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X116Y89        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y89        FDPE (Prop_fdpe_C_Q)         0.204     3.406 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.310     3.717    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X116Y88        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.835    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.341    11.176    
                         clock uncertainty           -0.035    11.141    
    SLICE_X116Y88        FDPE (Recov_fdpe_C_PRE)     -0.261    10.880    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_1 rise@8.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.204ns (39.693%)  route 0.310ns (60.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.835ns = ( 10.835 - 8.000 ) 
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.872     0.872 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.872    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.538 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.974    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.650     2.624 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.577     3.201    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y88        FDPE (Prop_fdpe_C_Q)         0.204     3.405 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.310     3.715    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X117Y87        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      8.000     8.000 r  
    L5                                                0.000     8.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.770     8.770 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.770    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.345 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.702    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.614    10.316 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.519    10.835    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X117Y87        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.341    11.176    
                         clock uncertainty           -0.035    11.141    
    SLICE_X117Y87        FDPE (Recov_fdpe_C_PRE)     -0.261    10.880    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.880    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                  7.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.877%)  route 0.157ns (61.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y88        FDPE (Prop_fdpe_C_Q)         0.100     1.432 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157     1.590    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y86        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y86        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.234     1.343    
    SLICE_X117Y86        FDCE (Remov_fdce_C_CLR)     -0.069     1.274    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.877%)  route 0.157ns (61.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y88        FDPE (Prop_fdpe_C_Q)         0.100     1.432 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157     1.590    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y86        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y86        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.234     1.343    
    SLICE_X117Y86        FDCE (Remov_fdce_C_CLR)     -0.069     1.274    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.877%)  route 0.157ns (61.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y88        FDPE (Prop_fdpe_C_Q)         0.100     1.432 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157     1.590    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y86        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y86        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.234     1.343    
    SLICE_X117Y86        FDCE (Remov_fdce_C_CLR)     -0.069     1.274    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.877%)  route 0.157ns (61.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y88        FDPE (Prop_fdpe_C_Q)         0.100     1.432 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157     1.590    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y86        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y86        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.234     1.343    
    SLICE_X117Y86        FDCE (Remov_fdce_C_CLR)     -0.069     1.274    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.877%)  route 0.157ns (61.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y88        FDPE (Prop_fdpe_C_Q)         0.100     1.432 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157     1.590    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y86        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y86        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.234     1.343    
    SLICE_X117Y86        FDCE (Remov_fdce_C_CLR)     -0.069     1.274    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.877%)  route 0.157ns (61.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y88        FDPE (Prop_fdpe_C_Q)         0.100     1.432 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.157     1.590    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y86        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y86        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.234     1.343    
    SLICE_X117Y86        FDCE (Remov_fdce_C_CLR)     -0.069     1.274    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.563%)  route 0.159ns (61.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y88        FDPE (Prop_fdpe_C_Q)         0.100     1.432 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.159     1.592    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y86        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y86        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.234     1.343    
    SLICE_X116Y86        FDCE (Remov_fdce_C_CLR)     -0.069     1.274    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.563%)  route 0.159ns (61.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y88        FDPE (Prop_fdpe_C_Q)         0.100     1.432 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.159     1.592    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y86        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y86        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.234     1.343    
    SLICE_X116Y86        FDCE (Remov_fdce_C_CLR)     -0.069     1.274    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.563%)  route 0.159ns (61.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y88        FDPE (Prop_fdpe_C_Q)         0.100     1.432 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.159     1.592    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y86        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y86        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.234     1.343    
    SLICE_X116Y86        FDCE (Remov_fdce_C_CLR)     -0.069     1.274    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_1 rise@0.000ns - ADC_DESER1_n_1_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.563%)  route 0.159ns (61.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.355     0.355 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.355    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.619 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.836    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.223     1.059 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.273     1.332    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X116Y88        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y88        FDPE (Prop_fdpe_C_Q)         0.100     1.432 f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.159     1.592    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y86        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_1 rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  ADC_3_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER1/ADC_3_CLK_A_P
    L5                   IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  adcs/adc_interface3/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.436    adcs/adc_interface3/ADC_DESER1/clk_in_int
    IDELAY_X1Y72         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.767 r  adcs/adc_interface3/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.018    adcs/adc_interface3/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.251     1.269 r  adcs/adc_interface3/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.308     1.577    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y86        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.234     1.343    
    SLICE_X116Y86        FDCE (Remov_fdce_C_CLR)     -0.069     1.274    adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.317    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC_DESER1_n_1_2
  To Clock:  ADC_DESER1_n_1_2

Setup :            0  Failing Endpoints,  Worst Slack        7.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.092ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.223ns (35.042%)  route 0.413ns (64.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.640     3.169    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.223     3.392 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.413     3.805    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581    10.827    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.318    11.145    
                         clock uncertainty           -0.035    11.109    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.212    10.897    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                          -3.805    
  -------------------------------------------------------------------
                         slack                                  7.092    

Slack (MET) :             7.092ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.223ns (35.042%)  route 0.413ns (64.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.640     3.169    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.223     3.392 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.413     3.805    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581    10.827    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.318    11.145    
                         clock uncertainty           -0.035    11.109    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.212    10.897    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                          -3.805    
  -------------------------------------------------------------------
                         slack                                  7.092    

Slack (MET) :             7.092ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.223ns (35.042%)  route 0.413ns (64.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.640     3.169    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.223     3.392 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.413     3.805    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581    10.827    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.318    11.145    
                         clock uncertainty           -0.035    11.109    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.212    10.897    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                          -3.805    
  -------------------------------------------------------------------
                         slack                                  7.092    

Slack (MET) :             7.092ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.223ns (35.042%)  route 0.413ns (64.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.640     3.169    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.223     3.392 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.413     3.805    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581    10.827    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X28Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.318    11.145    
                         clock uncertainty           -0.035    11.109    
    SLICE_X28Y44         FDCE (Recov_fdce_C_CLR)     -0.212    10.897    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                          -3.805    
  -------------------------------------------------------------------
                         slack                                  7.092    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.223ns (35.158%)  route 0.411ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.640     3.169    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.223     3.392 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.411     3.803    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581    10.827    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.318    11.145    
                         clock uncertainty           -0.035    11.109    
    SLICE_X29Y44         FDCE (Recov_fdce_C_CLR)     -0.212    10.897    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.223ns (35.158%)  route 0.411ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.640     3.169    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.223     3.392 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.411     3.803    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581    10.827    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.318    11.145    
                         clock uncertainty           -0.035    11.109    
    SLICE_X29Y44         FDCE (Recov_fdce_C_CLR)     -0.212    10.897    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.223ns (35.158%)  route 0.411ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.640     3.169    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.223     3.392 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.411     3.803    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581    10.827    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.318    11.145    
                         clock uncertainty           -0.035    11.109    
    SLICE_X29Y44         FDCE (Recov_fdce_C_CLR)     -0.212    10.897    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.223ns (35.158%)  route 0.411ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.640     3.169    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.223     3.392 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.411     3.803    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581    10.827    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.318    11.145    
                         clock uncertainty           -0.035    11.109    
    SLICE_X29Y44         FDCE (Recov_fdce_C_CLR)     -0.212    10.897    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.223ns (35.158%)  route 0.411ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.640     3.169    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.223     3.392 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.411     3.803    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y44         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581    10.827    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y44         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.318    11.145    
                         clock uncertainty           -0.035    11.109    
    SLICE_X29Y44         FDPE (Recov_fdpe_C_PRE)     -0.178    10.931    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (ADC_DESER1_n_1_2 rise@8.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.223ns (35.158%)  route 0.411ns (64.842%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 10.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.169ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.777     0.777 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.777    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.443 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.879    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.650     2.529 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.640     3.169    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.223     3.392 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.411     3.803    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X29Y44         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      8.000     8.000 r  
    AB15                                              0.000     8.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.700     8.700 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.700    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.275 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.632    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.614    10.246 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.581    10.827    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X29Y44         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.318    11.145    
                         clock uncertainty           -0.035    11.109    
    SLICE_X29Y44         FDPE (Recov_fdpe_C_PRE)     -0.178    10.931    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.931    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  7.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.415    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDPE (Prop_fdpe_C_Q)         0.091     1.506 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.603    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y42         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.350     1.657    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y42         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.228     1.429    
    SLICE_X29Y42         FDCE (Remov_fdce_C_CLR)     -0.107     1.322    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.938%)  route 0.099ns (52.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.415    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDPE (Prop_fdpe_C_Q)         0.091     1.506 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.605    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y42         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.350     1.657    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y42         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.228     1.429    
    SLICE_X28Y42         FDCE (Remov_fdce_C_CLR)     -0.107     1.322    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.938%)  route 0.099ns (52.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.415    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDPE (Prop_fdpe_C_Q)         0.091     1.506 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.605    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y42         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.350     1.657    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y42         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.228     1.429    
    SLICE_X28Y42         FDCE (Remov_fdce_C_CLR)     -0.107     1.322    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.938%)  route 0.099ns (52.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.415    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDPE (Prop_fdpe_C_Q)         0.091     1.506 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.605    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y42         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.350     1.657    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y42         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.228     1.429    
    SLICE_X28Y42         FDCE (Remov_fdce_C_CLR)     -0.107     1.322    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.415    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDPE (Prop_fdpe_C_Q)         0.091     1.506 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.603    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y42         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.350     1.657    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.228     1.429    
    SLICE_X29Y42         FDPE (Remov_fdpe_C_PRE)     -0.110     1.319    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.415    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDPE (Prop_fdpe_C_Q)         0.091     1.506 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.603    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y42         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.350     1.657    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.228     1.429    
    SLICE_X29Y42         FDPE (Remov_fdpe_C_PRE)     -0.110     1.319    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.415    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDPE (Prop_fdpe_C_Q)         0.091     1.506 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.603    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y42         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.350     1.657    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.228     1.429    
    SLICE_X29Y42         FDPE (Remov_fdpe_C_PRE)     -0.110     1.319    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.474%)  route 0.097ns (51.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.415    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDPE (Prop_fdpe_C_Q)         0.091     1.506 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.097     1.603    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X29Y42         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.350     1.657    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.228     1.429    
    SLICE_X29Y42         FDPE (Remov_fdpe_C_PRE)     -0.110     1.319    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.091ns (47.938%)  route 0.099ns (52.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.415    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDPE (Prop_fdpe_C_Q)         0.091     1.506 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.099     1.605    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X28Y42         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.350     1.657    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X28Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.228     1.429    
    SLICE_X28Y42         FDPE (Remov_fdpe_C_PRE)     -0.110     1.319    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock ADC_DESER1_n_1_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC_DESER1_n_1_2 rise@0.000ns - ADC_DESER1_n_1_2 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.667%)  route 0.144ns (61.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.202ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.401    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.665 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.882    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.223     1.105 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.310     1.415    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X29Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.506 f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.144     1.650    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X27Y43         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC_DESER1_n_1_2 rise edge)
                                                      0.000     0.000 r  
    AB15                                              0.000     0.000 r  ADC_4_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER1/ADC_4_CLK_A_P
    AB15                 IBUFDS (Prop_ibufds_I_O)     0.474     0.474 r  adcs/adc_interface4/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.474    adcs/adc_interface4/ADC_DESER1/clk_in_int
    IDELAY_X0Y22         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.805 r  adcs/adc_interface4/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.056    adcs/adc_interface4/ADC_DESER1/clk_in_int_delay
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.251     1.307 r  adcs/adc_interface4/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.350     1.657    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X27Y43         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.202     1.455    
    SLICE_X27Y43         FDPE (Remov_fdpe_C_PRE)     -0.110     1.345    adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2
  To Clock:  clk_div_out2

Setup :            0  Failing Endpoints,  Worst Slack        7.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.204ns (39.536%)  route 0.312ns (60.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 10.906 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y154       FDPE (Prop_fdpe_C_Q)         0.204     3.478 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.312     3.790    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y154       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.906    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y154       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.308    11.214    
                         clock uncertainty           -0.035    11.179    
    SLICE_X111Y154       FDCE (Recov_fdce_C_CLR)     -0.295    10.884    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         10.884    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.204ns (39.536%)  route 0.312ns (60.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 10.906 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y154       FDPE (Prop_fdpe_C_Q)         0.204     3.478 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.312     3.790    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y154       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.906    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y154       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.308    11.214    
                         clock uncertainty           -0.035    11.179    
    SLICE_X111Y154       FDCE (Recov_fdce_C_CLR)     -0.295    10.884    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         10.884    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.204ns (39.536%)  route 0.312ns (60.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 10.906 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y154       FDPE (Prop_fdpe_C_Q)         0.204     3.478 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.312     3.790    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y154       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.906    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y154       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.308    11.214    
                         clock uncertainty           -0.035    11.179    
    SLICE_X111Y154       FDCE (Recov_fdce_C_CLR)     -0.295    10.884    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         10.884    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.204ns (39.536%)  route 0.312ns (60.464%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 10.906 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y154       FDPE (Prop_fdpe_C_Q)         0.204     3.478 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.312     3.790    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y154       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.906    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y154       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.308    11.214    
                         clock uncertainty           -0.035    11.179    
    SLICE_X111Y154       FDCE (Recov_fdce_C_CLR)     -0.295    10.884    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         10.884    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.204ns (38.313%)  route 0.328ns (61.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 10.907 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDPE (Prop_fdpe_C_Q)         0.204     3.477 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.328     3.806    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X109Y154       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.907    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.308    11.215    
                         clock uncertainty           -0.035    11.180    
    SLICE_X109Y154       FDPE (Recov_fdpe_C_PRE)     -0.261    10.919    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.113ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.204ns (38.313%)  route 0.328ns (61.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns = ( 10.907 - 8.000 ) 
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629     3.273    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDPE (Prop_fdpe_C_Q)         0.204     3.477 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.328     3.806    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X109Y154       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.571    10.907    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.308    11.215    
                         clock uncertainty           -0.035    11.180    
    SLICE_X109Y154       FDPE (Recov_fdpe_C_PRE)     -0.261    10.919    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -3.806    
  -------------------------------------------------------------------
                         slack                                  7.113    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.376%)  route 0.314ns (60.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 10.906 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y154       FDPE (Prop_fdpe_C_Q)         0.204     3.478 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.314     3.792    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y154       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.906    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.308    11.214    
                         clock uncertainty           -0.035    11.179    
    SLICE_X110Y154       FDPE (Recov_fdpe_C_PRE)     -0.261    10.918    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                  7.126    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.376%)  route 0.314ns (60.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 10.906 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y154       FDPE (Prop_fdpe_C_Q)         0.204     3.478 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.314     3.792    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y154       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.906    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.308    11.214    
                         clock uncertainty           -0.035    11.179    
    SLICE_X110Y154       FDPE (Recov_fdpe_C_PRE)     -0.261    10.918    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                  7.126    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.376%)  route 0.314ns (60.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 10.906 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y154       FDPE (Prop_fdpe_C_Q)         0.204     3.478 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.314     3.792    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y154       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.906    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.308    11.214    
                         clock uncertainty           -0.035    11.179    
    SLICE_X110Y154       FDPE (Recov_fdpe_C_PRE)     -0.261    10.918    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                  7.126    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2 rise@8.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.376%)  route 0.314ns (60.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 10.906 - 8.000 ) 
    Source Clock Delay      (SCD):    3.274ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.892     0.892 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.892    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.558 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.994    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.650     2.644 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.274    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y154       FDPE (Prop_fdpe_C_Q)         0.204     3.478 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.314     3.792    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X110Y154       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      8.000     8.000 r  
    F15                                               0.000     8.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.790     8.790 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.790    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.365 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.722    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.614    10.336 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.906    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.308    11.214    
                         clock uncertainty           -0.035    11.179    
    SLICE_X110Y154       FDPE (Recov_fdpe_C_PRE)     -0.261    10.918    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -3.792    
  -------------------------------------------------------------------
                         slack                                  7.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.209%)  route 0.169ns (62.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.382    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDPE (Prop_fdpe_C_Q)         0.100     1.482 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169     1.651    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.210     1.422    
    SLICE_X108Y155       FDCE (Remov_fdce_C_CLR)     -0.050     1.372    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.209%)  route 0.169ns (62.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.382    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDPE (Prop_fdpe_C_Q)         0.100     1.482 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169     1.651    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.210     1.422    
    SLICE_X108Y155       FDCE (Remov_fdce_C_CLR)     -0.050     1.372    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.209%)  route 0.169ns (62.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.382    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDPE (Prop_fdpe_C_Q)         0.100     1.482 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169     1.651    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.210     1.422    
    SLICE_X108Y155       FDCE (Remov_fdce_C_CLR)     -0.050     1.372    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.209%)  route 0.169ns (62.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.382    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDPE (Prop_fdpe_C_Q)         0.100     1.482 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169     1.651    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X108Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.210     1.422    
    SLICE_X108Y155       FDPE (Remov_fdpe_C_PRE)     -0.052     1.370    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.209%)  route 0.169ns (62.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.382    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDPE (Prop_fdpe_C_Q)         0.100     1.482 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169     1.651    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X109Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.210     1.422    
    SLICE_X109Y155       FDCE (Remov_fdce_C_CLR)     -0.069     1.353    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.209%)  route 0.169ns (62.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.382    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDPE (Prop_fdpe_C_Q)         0.100     1.482 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169     1.651    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X109Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.210     1.422    
    SLICE_X109Y155       FDCE (Remov_fdce_C_CLR)     -0.069     1.353    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.209%)  route 0.169ns (62.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.382    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDPE (Prop_fdpe_C_Q)         0.100     1.482 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169     1.651    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X109Y155       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y155       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.210     1.422    
    SLICE_X109Y155       FDCE (Remov_fdce_C_CLR)     -0.069     1.353    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.209%)  route 0.169ns (62.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.303     1.382    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X110Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y154       FDPE (Prop_fdpe_C_Q)         0.100     1.482 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169     1.651    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X109Y155       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X109Y155       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.210     1.422    
    SLICE_X109Y155       FDPE (Remov_fdpe_C_PRE)     -0.072     1.350    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.091ns (39.227%)  route 0.141ns (60.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y154       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.141     1.615    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y154       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.343     1.632    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.235     1.397    
    SLICE_X108Y154       FDPE (Remov_fdpe_C_PRE)     -0.090     1.307    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2 rise@0.000ns - clk_div_out2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.451%)  route 0.152ns (62.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.631ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.375    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.639 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.856    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223     1.079 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.304     1.383    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y154       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y154       FDPE (Prop_fdpe_C_Q)         0.091     1.474 f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.152     1.626    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y154       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2 rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  ADC_1_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER2/ADC_1_CLK_B_P
    F15                  IBUFDS (Prop_ibufds_I_O)     0.456     0.456 r  adcs/adc_interface1/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.456    adcs/adc_interface1/ADC_DESER2/clk_in_int
    IDELAY_X1Y172        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.787 r  adcs/adc_interface1/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.038    adcs/adc_interface1/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251     1.289 r  adcs/adc_interface1/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.342     1.631    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X111Y154       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.210     1.421    
    SLICE_X111Y154       FDCE (Remov_fdce_C_CLR)     -0.107     1.314    adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.312    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2_1
  To Clock:  clk_div_out2_1

Setup :            0  Failing Endpoints,  Worst Slack        6.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.204ns (26.081%)  route 0.578ns (73.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 10.863 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.224    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X115Y127       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.428 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.578     4.006    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y128       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.863    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y128       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.340    11.203    
                         clock uncertainty           -0.035    11.168    
    SLICE_X115Y128       FDCE (Recov_fdce_C_CLR)     -0.295    10.873    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  6.866    

Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.204ns (26.081%)  route 0.578ns (73.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 10.863 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.224    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X115Y127       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.428 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.578     4.006    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y128       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.863    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y128       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.340    11.203    
                         clock uncertainty           -0.035    11.168    
    SLICE_X115Y128       FDCE (Recov_fdce_C_CLR)     -0.295    10.873    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  6.866    

Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.204ns (26.081%)  route 0.578ns (73.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 10.863 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.224    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X115Y127       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.428 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.578     4.006    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y128       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.863    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y128       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.340    11.203    
                         clock uncertainty           -0.035    11.168    
    SLICE_X115Y128       FDCE (Recov_fdce_C_CLR)     -0.295    10.873    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  6.866    

Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.204ns (26.081%)  route 0.578ns (73.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 10.863 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.224    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X115Y127       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.428 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.578     4.006    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y128       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.863    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y128       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.340    11.203    
                         clock uncertainty           -0.035    11.168    
    SLICE_X115Y128       FDCE (Recov_fdce_C_CLR)     -0.295    10.873    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  6.866    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.204ns (26.081%)  route 0.578ns (73.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 10.863 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.224    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X115Y127       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.428 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.578     4.006    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y128       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.863    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y128       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.340    11.203    
                         clock uncertainty           -0.035    11.168    
    SLICE_X115Y128       FDPE (Recov_fdpe_C_PRE)     -0.261    10.907    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.204ns (26.081%)  route 0.578ns (73.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 10.863 - 8.000 ) 
    Source Clock Delay      (SCD):    3.224ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.224    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X115Y127       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y127       FDPE (Prop_fdpe_C_Q)         0.204     3.428 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.578     4.006    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X115Y128       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.512    10.863    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y128       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.340    11.203    
                         clock uncertainty           -0.035    11.168    
    SLICE_X115Y128       FDPE (Recov_fdpe_C_PRE)     -0.261    10.907    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         10.907    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             7.120ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.223ns (38.576%)  route 0.355ns (61.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.225    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y128       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y128       FDPE (Prop_fdpe_C_Q)         0.223     3.448 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.355     3.803    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y128       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y128       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X116Y128       FDCE (Recov_fdce_C_CLR)     -0.212    10.923    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.923    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  7.120    

Slack (MET) :             7.120ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.223ns (38.576%)  route 0.355ns (61.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.862ns = ( 10.862 - 8.000 ) 
    Source Clock Delay      (SCD):    3.225ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.566     3.225    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y128       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y128       FDPE (Prop_fdpe_C_Q)         0.223     3.448 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.355     3.803    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y128       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.511    10.862    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y128       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.308    11.170    
                         clock uncertainty           -0.035    11.135    
    SLICE_X116Y128       FDCE (Recov_fdce_C_CLR)     -0.212    10.923    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.923    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  7.120    

Slack (MET) :             7.131ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.204ns (39.302%)  route 0.315ns (60.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.222ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.563     3.222    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y126       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y126       FDPE (Prop_fdpe_C_Q)         0.204     3.426 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.315     3.741    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X117Y126       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.860    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X117Y126       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X117Y126       FDPE (Recov_fdpe_C_PRE)     -0.261    10.872    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                  7.131    

Slack (MET) :             7.131ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_1 rise@8.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.204ns (39.302%)  route 0.315ns (60.698%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 10.860 - 8.000 ) 
    Source Clock Delay      (SCD):    3.222ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.907    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.573 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     2.009    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.650     2.659 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.563     3.222    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y126       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y126       FDPE (Prop_fdpe_C_Q)         0.204     3.426 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.315     3.741    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X117Y126       FDPE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      8.000     8.000 r  
    D6                                                0.000     8.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.805     8.805 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.805    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.380 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.737    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.614    10.351 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.509    10.860    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X117Y126       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.308    11.168    
                         clock uncertainty           -0.035    11.133    
    SLICE_X117Y126       FDPE (Recov_fdpe_C_PRE)     -0.261    10.872    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         10.872    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                  7.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.306%)  route 0.175ns (63.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.360    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y128       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y128       FDPE (Prop_fdpe_C_Q)         0.100     1.460 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.175     1.635    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y127       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.604    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y127       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.210     1.394    
    SLICE_X117Y127       FDCE (Remov_fdce_C_CLR)     -0.069     1.325    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.100ns (36.306%)  route 0.175ns (63.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.360    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y128       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y128       FDPE (Prop_fdpe_C_Q)         0.100     1.460 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.175     1.635    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y127       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.604    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y127       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.210     1.394    
    SLICE_X117Y127       FDCE (Remov_fdce_C_CLR)     -0.069     1.325    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.091%)  route 0.177ns (63.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.360    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y128       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y128       FDPE (Prop_fdpe_C_Q)         0.100     1.460 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.177     1.637    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y128       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.605    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y128       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.210     1.395    
    SLICE_X116Y128       FDCE (Remov_fdce_C_CLR)     -0.069     1.326    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.091%)  route 0.177ns (63.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.360    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y128       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y128       FDPE (Prop_fdpe_C_Q)         0.100     1.460 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.177     1.637    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y128       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.605    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y128       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.210     1.395    
    SLICE_X116Y128       FDCE (Remov_fdce_C_CLR)     -0.069     1.326    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (36.032%)  route 0.178ns (63.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.360    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y128       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y128       FDPE (Prop_fdpe_C_Q)         0.100     1.460 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.178     1.637    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y127       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.604    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y127       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.210     1.394    
    SLICE_X116Y127       FDCE (Remov_fdce_C_CLR)     -0.069     1.325    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (36.032%)  route 0.178ns (63.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.360    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y128       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y128       FDPE (Prop_fdpe_C_Q)         0.100     1.460 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.178     1.637    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y127       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.604    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y127       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.210     1.394    
    SLICE_X116Y127       FDCE (Remov_fdce_C_CLR)     -0.069     1.325    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (36.032%)  route 0.178ns (63.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.360    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y128       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y128       FDPE (Prop_fdpe_C_Q)         0.100     1.460 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.178     1.637    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y127       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.604    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y127       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.210     1.394    
    SLICE_X116Y127       FDCE (Remov_fdce_C_CLR)     -0.069     1.325    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (36.032%)  route 0.178ns (63.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.360    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y128       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y128       FDPE (Prop_fdpe_C_Q)         0.100     1.460 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.178     1.637    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y127       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.604    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y127       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.210     1.394    
    SLICE_X116Y127       FDCE (Remov_fdce_C_CLR)     -0.069     1.325    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (36.032%)  route 0.178ns (63.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.360    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y128       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y128       FDPE (Prop_fdpe_C_Q)         0.100     1.460 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.178     1.637    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y127       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.604    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y127       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.210     1.394    
    SLICE_X116Y127       FDCE (Remov_fdce_C_CLR)     -0.069     1.325    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_1 rise@0.000ns - clk_div_out2_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (36.032%)  route 0.178ns (63.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.390    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.654 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.871    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.223     1.094 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.360    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X115Y128       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y128       FDPE (Prop_fdpe_C_Q)         0.100     1.460 f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.178     1.637    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y127       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_1 rise edge)
                                                      0.000     0.000 r  
    D6                                                0.000     0.000 r  ADC_2_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface2/ADC_DESER2/ADC_2_CLK_B_P
    D6                   IBUFDS (Prop_ibufds_I_O)     0.471     0.471 r  adcs/adc_interface2/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.471    adcs/adc_interface2/ADC_DESER2/clk_in_int
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.802 r  adcs/adc_interface2/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.053    adcs/adc_interface2/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.251     1.304 r  adcs/adc_interface2/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.604    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y127       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.210     1.394    
    SLICE_X116Y127       FDCE (Remov_fdce_C_CLR)     -0.069     1.325    adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.313    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2_2
  To Clock:  clk_div_out2_2

Setup :            0  Failing Endpoints,  Worst Slack        6.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.223ns (24.860%)  route 0.674ns (75.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.674     4.099    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y81        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y81        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.308    11.151    
                         clock uncertainty           -0.035    11.115    
    SLICE_X116Y81        FDCE (Recov_fdce_C_CLR)     -0.212    10.903    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -4.099    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.223ns (24.860%)  route 0.674ns (75.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.674     4.099    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y81        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y81        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.308    11.151    
                         clock uncertainty           -0.035    11.115    
    SLICE_X116Y81        FDCE (Recov_fdce_C_CLR)     -0.212    10.903    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -4.099    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.223ns (27.476%)  route 0.589ns (72.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.589     4.013    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y80        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y80        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    11.151    
                         clock uncertainty           -0.035    11.115    
    SLICE_X116Y80        FDCE (Recov_fdce_C_CLR)     -0.212    10.903    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.223ns (27.476%)  route 0.589ns (72.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.589     4.013    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y80        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y80        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    11.151    
                         clock uncertainty           -0.035    11.115    
    SLICE_X116Y80        FDCE (Recov_fdce_C_CLR)     -0.212    10.903    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.223ns (27.476%)  route 0.589ns (72.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.589     4.013    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y80        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y80        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.308    11.151    
                         clock uncertainty           -0.035    11.115    
    SLICE_X116Y80        FDCE (Recov_fdce_C_CLR)     -0.212    10.903    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.223ns (27.476%)  route 0.589ns (72.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.589     4.013    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y80        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y80        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    11.151    
                         clock uncertainty           -0.035    11.115    
    SLICE_X116Y80        FDCE (Recov_fdce_C_CLR)     -0.212    10.903    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.223ns (27.476%)  route 0.589ns (72.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.589     4.013    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X116Y80        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X116Y80        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    11.151    
                         clock uncertainty           -0.035    11.115    
    SLICE_X116Y80        FDCE (Recov_fdce_C_CLR)     -0.212    10.903    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.223ns (27.547%)  route 0.587ns (72.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.587     4.011    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y80        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y80        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.308    11.151    
                         clock uncertainty           -0.035    11.115    
    SLICE_X117Y80        FDCE (Recov_fdce_C_CLR)     -0.212    10.903    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.223ns (27.547%)  route 0.587ns (72.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.587     4.011    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y80        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y80        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.308    11.151    
                         clock uncertainty           -0.035    11.115    
    SLICE_X117Y80        FDCE (Recov_fdce_C_CLR)     -0.212    10.903    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                  6.892    

Slack (MET) :             6.892ns  (required time - arrival time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_2 rise@8.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.223ns (27.547%)  route 0.587ns (72.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 10.843 - 8.000 ) 
    Source Clock Delay      (SCD):    3.202ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.885    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.551 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.987    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.650     2.637 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.565     3.202    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.223     3.425 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.587     4.011    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X117Y80        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      8.000     8.000 r  
    L3                                                0.000     8.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.783     8.783 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.783    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.358 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.715    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.614    10.329 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.514    10.843    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X117Y80        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    11.151    
                         clock uncertainty           -0.035    11.115    
    SLICE_X117Y80        FDCE (Recov_fdce_C_CLR)     -0.212    10.903    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                  6.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.397%)  route 0.101ns (52.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.101     1.530    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X113Y79        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.584    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X113Y79        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.233     1.351    
    SLICE_X113Y79        FDPE (Remov_fdpe_C_PRE)     -0.110     1.241    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.397%)  route 0.101ns (52.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.101     1.530    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X113Y79        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.302     1.584    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X113Y79        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.233     1.351    
    SLICE_X113Y79        FDPE (Remov_fdpe_C_PRE)     -0.110     1.241    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.913%)  route 0.149ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     1.578    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y77        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.233     1.349    
    SLICE_X113Y77        FDCE (Remov_fdce_C_CLR)     -0.107     1.242    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.913%)  route 0.149ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     1.578    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y77        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.233     1.349    
    SLICE_X113Y77        FDCE (Remov_fdce_C_CLR)     -0.107     1.242    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.913%)  route 0.149ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     1.578    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y77        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.233     1.349    
    SLICE_X113Y77        FDCE (Remov_fdce_C_CLR)     -0.107     1.242    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.913%)  route 0.149ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     1.578    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y77        FDCE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDCE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.233     1.349    
    SLICE_X113Y77        FDCE (Remov_fdce_C_CLR)     -0.107     1.242    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.913%)  route 0.149ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     1.578    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y77        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.233     1.349    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.110     1.239    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.913%)  route 0.149ns (62.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.149     1.578    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y77        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.300     1.582    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y77        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.233     1.349    
    SLICE_X113Y77        FDPE (Remov_fdpe_C_PRE)     -0.110     1.239    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.115%)  route 0.161ns (63.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.161     1.590    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y78        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.234     1.349    
    SLICE_X113Y78        FDPE (Remov_fdpe_C_PRE)     -0.110     1.239    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_2 rise@0.000ns - clk_div_out2_2 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.091ns (36.115%)  route 0.161ns (63.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.368    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.632 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.849    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.223     1.072 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.266     1.338    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDPE (Prop_fdpe_C_Q)         0.091     1.429 f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.161     1.590    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y78        FDPE                                         f  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_2 rise edge)
                                                      0.000     0.000 r  
    L3                                                0.000     0.000 r  ADC_3_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface3/ADC_DESER2/ADC_3_CLK_B_P
    L3                   IBUFDS (Prop_ibufds_I_O)     0.449     0.449 r  adcs/adc_interface3/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.449    adcs/adc_interface3/ADC_DESER2/clk_in_int
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.780 r  adcs/adc_interface3/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.031    adcs/adc_interface3/ADC_DESER2/clk_in_int_delay
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.251     1.282 r  adcs/adc_interface3/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.301     1.583    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X113Y78        FDPE                                         r  adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.234     1.349    
    SLICE_X113Y78        FDPE (Remov_fdpe_C_PRE)     -0.110     1.239    adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.351    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_out2_3
  To Clock:  clk_div_out2_3

Setup :            0  Failing Endpoints,  Worst Slack        6.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.259ns (32.504%)  route 0.538ns (67.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 10.904 - 8.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.691     3.249    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDPE (Prop_fdpe_C_Q)         0.259     3.508 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.538     4.046    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y45         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629    10.904    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.322    11.226    
                         clock uncertainty           -0.035    11.191    
    SLICE_X39Y45         FDCE (Recov_fdce_C_CLR)     -0.212    10.979    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.259ns (32.504%)  route 0.538ns (67.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 10.904 - 8.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.691     3.249    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDPE (Prop_fdpe_C_Q)         0.259     3.508 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.538     4.046    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y45         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629    10.904    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.322    11.226    
                         clock uncertainty           -0.035    11.191    
    SLICE_X39Y45         FDCE (Recov_fdce_C_CLR)     -0.212    10.979    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.259ns (32.504%)  route 0.538ns (67.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 10.904 - 8.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.691     3.249    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDPE (Prop_fdpe_C_Q)         0.259     3.508 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.538     4.046    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y45         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629    10.904    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.322    11.226    
                         clock uncertainty           -0.035    11.191    
    SLICE_X38Y45         FDCE (Recov_fdce_C_CLR)     -0.187    11.004    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         11.004    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             6.958ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.259ns (32.504%)  route 0.538ns (67.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 10.904 - 8.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.691     3.249    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDPE (Prop_fdpe_C_Q)         0.259     3.508 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.538     4.046    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y45         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629    10.904    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.322    11.226    
                         clock uncertainty           -0.035    11.191    
    SLICE_X38Y45         FDCE (Recov_fdce_C_CLR)     -0.187    11.004    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.004    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                  6.958    

Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.259ns (32.504%)  route 0.538ns (67.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 10.904 - 8.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.691     3.249    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDPE (Prop_fdpe_C_Q)         0.259     3.508 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.538     4.046    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y45         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629    10.904    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.322    11.226    
                         clock uncertainty           -0.035    11.191    
    SLICE_X39Y45         FDPE (Recov_fdpe_C_PRE)     -0.178    11.013    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.013    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                  6.967    

Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.259ns (32.504%)  route 0.538ns (67.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 10.904 - 8.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.691     3.249    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDPE (Prop_fdpe_C_Q)         0.259     3.508 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.538     4.046    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X39Y45         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629    10.904    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y45         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.322    11.226    
                         clock uncertainty           -0.035    11.191    
    SLICE_X39Y45         FDPE (Recov_fdpe_C_PRE)     -0.178    11.013    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.013    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                  6.967    

Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.259ns (32.504%)  route 0.538ns (67.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 10.904 - 8.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.691     3.249    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDPE (Prop_fdpe_C_Q)         0.259     3.508 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.538     4.046    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y45         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629    10.904    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.322    11.226    
                         clock uncertainty           -0.035    11.191    
    SLICE_X38Y45         FDCE (Recov_fdce_C_CLR)     -0.154    11.037    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                  6.991    

Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.259ns (32.504%)  route 0.538ns (67.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 10.904 - 8.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.691     3.249    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDPE (Prop_fdpe_C_Q)         0.259     3.508 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.538     4.046    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y45         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629    10.904    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.322    11.226    
                         clock uncertainty           -0.035    11.191    
    SLICE_X38Y45         FDCE (Recov_fdce_C_CLR)     -0.154    11.037    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                  6.991    

Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.259ns (32.504%)  route 0.538ns (67.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 10.904 - 8.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.691     3.249    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDPE (Prop_fdpe_C_Q)         0.259     3.508 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.538     4.046    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y45         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629    10.904    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.322    11.226    
                         clock uncertainty           -0.035    11.191    
    SLICE_X38Y45         FDCE (Recov_fdce_C_CLR)     -0.154    11.037    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                  6.991    

Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_out2_3 rise@8.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.259ns (32.504%)  route 0.538ns (67.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.904ns = ( 10.904 - 8.000 ) 
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.806     0.806 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.806    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.472 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.908    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.650     2.558 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.691     3.249    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDPE (Prop_fdpe_C_Q)         0.259     3.508 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.538     4.046    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y45         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      8.000     8.000 r  
    AC12                                              0.000     8.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.729     8.729 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.729    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.304 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.661    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.614    10.275 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.629    10.904    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y45         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.322    11.226    
                         clock uncertainty           -0.035    11.191    
    SLICE_X38Y45         FDCE (Recov_fdce_C_CLR)     -0.154    11.037    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                  6.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.709%)  route 0.144ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.472    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.563 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.144     1.707    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y41         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.380     1.716    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.230     1.486    
    SLICE_X38Y41         FDCE (Remov_fdce_C_CLR)     -0.088     1.398    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.709%)  route 0.144ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.472    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.563 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.144     1.707    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y41         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.380     1.716    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.230     1.486    
    SLICE_X38Y41         FDCE (Remov_fdce_C_CLR)     -0.088     1.398    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.709%)  route 0.144ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.472    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.563 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.144     1.707    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y41         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.380     1.716    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.230     1.486    
    SLICE_X38Y41         FDCE (Remov_fdce_C_CLR)     -0.088     1.398    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.709%)  route 0.144ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.472    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.563 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.144     1.707    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y41         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.380     1.716    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.230     1.486    
    SLICE_X38Y41         FDCE (Remov_fdce_C_CLR)     -0.088     1.398    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.709%)  route 0.144ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.472    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.563 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.144     1.707    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y41         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.380     1.716    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.230     1.486    
    SLICE_X38Y41         FDPE (Remov_fdpe_C_PRE)     -0.090     1.396    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.709%)  route 0.144ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.472    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.563 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.144     1.707    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y41         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.380     1.716    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.230     1.486    
    SLICE_X38Y41         FDPE (Remov_fdpe_C_PRE)     -0.090     1.396    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.709%)  route 0.144ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.472    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.563 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.144     1.707    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y41         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.380     1.716    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.230     1.486    
    SLICE_X38Y41         FDPE (Remov_fdpe_C_PRE)     -0.090     1.396    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.091ns (38.709%)  route 0.144ns (61.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.472    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.563 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.144     1.707    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y41         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.380     1.716    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.230     1.486    
    SLICE_X38Y41         FDPE (Remov_fdpe_C_PRE)     -0.090     1.396    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.091ns (32.676%)  route 0.187ns (67.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.472    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDPE (Prop_fdpe_C_Q)         0.091     1.563 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.187     1.751    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y42         FDPE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.380     1.716    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y42         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.233     1.483    
    SLICE_X38Y42         FDPE (Remov_fdpe_C_PRE)     -0.090     1.393    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_div_out2_3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_out2_3 rise@0.000ns - clk_div_out2_3 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.118ns (35.402%)  route 0.215ns (64.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.430    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.694 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.911    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.223     1.134 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.338     1.472    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y41         FDPE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDPE (Prop_fdpe_C_Q)         0.118     1.590 f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.215     1.805    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y44         FDCE                                         f  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_out2_3 rise edge)
                                                      0.000     0.000 r  
    AC12                                              0.000     0.000 r  ADC_4_CLK_B_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface4/ADC_DESER2/ADC_4_CLK_B_P
    AC12                 IBUFDS (Prop_ibufds_I_O)     0.503     0.503 r  adcs/adc_interface4/ADC_DESER2/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.503    adcs/adc_interface4/ADC_DESER2/clk_in_int
    IDELAY_X0Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.834 r  adcs/adc_interface4/ADC_DESER2/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.085    adcs/adc_interface4/ADC_DESER2/clk_in_int_delay
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.251     1.336 r  adcs/adc_interface4/ADC_DESER2/clkout_buf_inst/O
                         net (fo=313, routed)         0.381     1.717    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X38Y44         FDCE                                         r  adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.230     1.487    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.050     1.437    adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.341ns (16.092%)  route 1.778ns (83.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns = ( 10.132 - 8.000 ) 
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.406     2.335    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X83Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y13         FDRE (Prop_fdre_C_Q)         0.204     2.539 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     3.088    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.137     3.225 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.229     4.454    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X73Y23         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.261    10.132    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X73Y23         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.146    10.278    
                         clock uncertainty           -0.125    10.153    
    SLICE_X73Y23         FDCE (Recov_fdce_C_CLR)     -0.306     9.847    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.341ns (16.092%)  route 1.778ns (83.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns = ( 10.132 - 8.000 ) 
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.406     2.335    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X83Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y13         FDRE (Prop_fdre_C_Q)         0.204     2.539 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     3.088    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.137     3.225 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.229     4.454    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X73Y23         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.261    10.132    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X73Y23         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.146    10.278    
                         clock uncertainty           -0.125    10.153    
    SLICE_X73Y23         FDCE (Recov_fdce_C_CLR)     -0.306     9.847    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.341ns (16.092%)  route 1.778ns (83.908%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.132ns = ( 10.132 - 8.000 ) 
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.406     2.335    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X83Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y13         FDRE (Prop_fdre_C_Q)         0.204     2.539 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     3.088    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.137     3.225 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.229     4.454    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X73Y23         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.261    10.132    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X73Y23         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.146    10.278    
                         clock uncertainty           -0.125    10.153    
    SLICE_X73Y23         FDCE (Recov_fdce_C_CLR)     -0.306     9.847    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.847    
                         arrival time                          -4.454    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.341ns (16.750%)  route 1.695ns (83.250%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.133ns = ( 10.133 - 8.000 ) 
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.406     2.335    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X83Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y13         FDRE (Prop_fdre_C_Q)         0.204     2.539 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     3.088    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.137     3.225 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.146     4.371    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X72Y22         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.262    10.133    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X72Y22         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.146    10.279    
                         clock uncertainty           -0.125    10.154    
    SLICE_X72Y22         FDCE (Recov_fdce_C_CLR)     -0.306     9.848    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.341ns (16.768%)  route 1.693ns (83.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.133ns = ( 10.133 - 8.000 ) 
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.406     2.335    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X83Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y13         FDRE (Prop_fdre_C_Q)         0.204     2.539 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     3.088    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.137     3.225 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.144     4.369    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X73Y22         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.262    10.133    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X73Y22         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.146    10.279    
                         clock uncertainty           -0.125    10.154    
    SLICE_X73Y22         FDCE (Recov_fdce_C_CLR)     -0.306     9.848    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.341ns (16.768%)  route 1.693ns (83.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.133ns = ( 10.133 - 8.000 ) 
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.406     2.335    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X83Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y13         FDRE (Prop_fdre_C_Q)         0.204     2.539 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     3.088    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.137     3.225 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.144     4.369    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X73Y22         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.262    10.133    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X73Y22         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.146    10.279    
                         clock uncertainty           -0.125    10.154    
    SLICE_X73Y22         FDCE (Recov_fdce_C_CLR)     -0.306     9.848    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.341ns (16.768%)  route 1.693ns (83.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.133ns = ( 10.133 - 8.000 ) 
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.406     2.335    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X83Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y13         FDRE (Prop_fdre_C_Q)         0.204     2.539 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     3.088    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.137     3.225 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.144     4.369    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X73Y22         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.262    10.133    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X73Y22         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.146    10.279    
                         clock uncertainty           -0.125    10.154    
    SLICE_X73Y22         FDCE (Recov_fdce_C_CLR)     -0.306     9.848    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.034ns  (logic 0.341ns (16.768%)  route 1.693ns (83.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.133ns = ( 10.133 - 8.000 ) 
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.406     2.335    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X83Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y13         FDRE (Prop_fdre_C_Q)         0.204     2.539 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     3.088    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.137     3.225 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.144     4.369    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X73Y22         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.262    10.133    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X73Y22         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.146    10.279    
                         clock uncertainty           -0.125    10.154    
    SLICE_X73Y22         FDCE (Recov_fdce_C_CLR)     -0.306     9.848    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.848    
                         arrival time                          -4.369    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.341ns (17.062%)  route 1.658ns (82.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.137ns = ( 10.137 - 8.000 ) 
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.406     2.335    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X83Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y13         FDRE (Prop_fdre_C_Q)         0.204     2.539 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     3.088    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.137     3.225 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          1.109     4.334    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X75Y18         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.266    10.137    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X75Y18         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[7]/C
                         clock pessimism              0.146    10.283    
                         clock uncertainty           -0.125    10.158    
    SLICE_X75Y18         FDCE (Recov_fdce_C_CLR)     -0.306     9.852    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/rx_state_reg[7]
  -------------------------------------------------------------------
                         required time                          9.852    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.341ns (18.322%)  route 1.520ns (81.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.136ns = ( 10.136 - 8.000 ) 
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.406     2.335    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/init_clk
    SLICE_X83Y13         FDRE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y13         FDRE (Prop_fdre_C_Q)         0.204     2.539 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cdr_reset_fsm_lnkreset_reg/Q
                         net (fo=4, routed)           0.549     3.088    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/cdr_reset_fsm_lnkreset
    SLICE_X79Y14         LUT3 (Prop_lut3_I1_O)        0.137     3.225 f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/rxfsm_reset_i_inferred_i_1/O
                         net (fo=24, routed)          0.971     4.196    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/AR[0]
    SLICE_X72Y20         FDCE                                         f  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.265    10.136    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/init_clk
    SLICE_X72Y20         FDCE                                         r  zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg/C
                         clock pessimism              0.146    10.282    
                         clock uncertainty           -0.125    10.157    
    SLICE_X72Y20         FDCE (Recov_fdce_C_CLR)     -0.306     9.851    zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/run_phase_alignment_int_reg
  -------------------------------------------------------------------
                         required time                          9.851    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                  5.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.146ns (35.597%)  route 0.264ns (64.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.551     0.893    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y97         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.118     1.011 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.094     1.105    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X35Y97         LUT3 (Prop_lut3_I1_O)        0.028     1.133 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.170     1.303    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X32Y97         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.752     1.132    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y97         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.206     0.926    
    SLICE_X32Y97         FDCE (Remov_fdce_C_CLR)     -0.050     0.876    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.146ns (35.597%)  route 0.264ns (64.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.551     0.893    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y97         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.118     1.011 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.094     1.105    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X35Y97         LUT3 (Prop_lut3_I1_O)        0.028     1.133 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.170     1.303    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X32Y97         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.752     1.132    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y97         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.206     0.926    
    SLICE_X32Y97         FDCE (Remov_fdce_C_CLR)     -0.050     0.876    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.146ns (35.597%)  route 0.264ns (64.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.551     0.893    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y97         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.118     1.011 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.094     1.105    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X35Y97         LUT3 (Prop_lut3_I1_O)        0.028     1.133 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.170     1.303    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X32Y97         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.752     1.132    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y97         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.206     0.926    
    SLICE_X32Y97         FDCE (Remov_fdce_C_CLR)     -0.050     0.876    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.146ns (35.597%)  route 0.264ns (64.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.551     0.893    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y97         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.118     1.011 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.094     1.105    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X35Y97         LUT3 (Prop_lut3_I1_O)        0.028     1.133 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.170     1.303    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X32Y97         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.752     1.132    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y97         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.206     0.926    
    SLICE_X32Y97         FDCE (Remov_fdce_C_CLR)     -0.050     0.876    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.146ns (35.597%)  route 0.264ns (64.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.551     0.893    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y97         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.118     1.011 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.094     1.105    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X35Y97         LUT3 (Prop_lut3_I1_O)        0.028     1.133 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.170     1.303    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X32Y97         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.752     1.132    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y97         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.206     0.926    
    SLICE_X32Y97         FDCE (Remov_fdce_C_CLR)     -0.050     0.876    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.146ns (35.597%)  route 0.264ns (64.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.551     0.893    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y97         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.118     1.011 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.094     1.105    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X35Y97         LUT3 (Prop_lut3_I1_O)        0.028     1.133 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.170     1.303    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X32Y97         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.752     1.132    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y97         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.206     0.926    
    SLICE_X32Y97         FDCE (Remov_fdce_C_CLR)     -0.050     0.876    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.146ns (35.597%)  route 0.264ns (64.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.551     0.893    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y97         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.118     1.011 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.094     1.105    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X35Y97         LUT3 (Prop_lut3_I1_O)        0.028     1.133 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.170     1.303    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X32Y97         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.752     1.132    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y97         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.206     0.926    
    SLICE_X32Y97         FDCE (Remov_fdce_C_CLR)     -0.050     0.876    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.157ns (40.304%)  route 0.233ns (59.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y90         FDPE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDPE (Prop_fdpe_C_Q)         0.091     1.018 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.127     1.145    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y89         LUT3 (Prop_lut3_I2_O)        0.066     1.211 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.317    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X12Y90         FDPE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y90         FDPE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.228     0.938    
    SLICE_X12Y90         FDPE (Remov_fdpe_C_PRE)     -0.052     0.886    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.157ns (40.304%)  route 0.233ns (59.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.585     0.927    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y90         FDPE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDPE (Prop_fdpe_C_Q)         0.091     1.018 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.127     1.145    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y89         LUT3 (Prop_lut3_I2_O)        0.066     1.211 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.105     1.317    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X12Y90         FDPE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.786     1.166    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X12Y90         FDPE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.228     0.938    
    SLICE_X12Y90         FDPE (Remov_fdpe_C_PRE)     -0.052     0.886    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.146ns (35.886%)  route 0.261ns (64.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.551     0.893    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X34Y97         FDRE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDRE (Prop_fdre_C_Q)         0.118     1.011 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.094     1.105    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X35Y97         LUT3 (Prop_lut3_I1_O)        0.028     1.133 f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.167     1.300    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X34Y96         FDCE                                         f  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.751     1.131    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X34Y96         FDCE                                         r  zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.225     0.906    
    SLICE_X34Y96         FDCE (Remov_fdce_C_CLR)     -0.050     0.856    zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.444    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_main_clock
  To Clock:  clk_out2_main_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.223ns (8.906%)  route 2.281ns (91.094%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.051ns = ( 10.051 - 8.000 ) 
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.277     2.208    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X103Y112       FDPE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y112       FDPE (Prop_fdpe_C_Q)         0.223     2.431 f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.281     4.712    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X112Y124       FDCE                                         f  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.178    10.051    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X112Y124       FDCE                                         r  adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]/C
                         clock pessimism              0.151    10.202    
                         clock uncertainty           -0.073    10.129    
    SLICE_X112Y124       FDCE (Recov_fdce_C_CLR)     -0.212     9.917    adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[60]
  -------------------------------------------------------------------
                         required time                          9.917    
                         arrival time                          -4.712    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[35]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.223ns (9.641%)  route 2.090ns (90.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 10.003 - 8.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.335     2.266    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y145       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDPE (Prop_fdpe_C_Q)         0.223     2.489 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.090     4.579    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X111Y121       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.130    10.003    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X111Y121       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[35]/C
                         clock pessimism              0.151    10.154    
                         clock uncertainty           -0.073    10.081    
    SLICE_X111Y121       FDCE (Recov_fdce_C_CLR)     -0.212     9.869    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[35]
  -------------------------------------------------------------------
                         required time                          9.869    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.290ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.223ns (9.641%)  route 2.090ns (90.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns = ( 10.003 - 8.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.335     2.266    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y145       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDPE (Prop_fdpe_C_Q)         0.223     2.489 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.090     4.579    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X111Y121       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.130    10.003    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X111Y121       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]/C
                         clock pessimism              0.151    10.154    
                         clock uncertainty           -0.073    10.081    
    SLICE_X111Y121       FDCE (Recov_fdce_C_CLR)     -0.212     9.869    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[38]
  -------------------------------------------------------------------
                         required time                          9.869    
                         arrival time                          -4.579    
  -------------------------------------------------------------------
                         slack                                  5.290    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.223ns (9.559%)  route 2.110ns (90.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 10.053 - 8.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.335     2.266    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y145       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDPE (Prop_fdpe_C_Q)         0.223     2.489 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.110     4.599    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X113Y127       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.180    10.053    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X113Y127       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]/C
                         clock pessimism              0.175    10.228    
                         clock uncertainty           -0.073    10.155    
    SLICE_X113Y127       FDCE (Recov_fdce_C_CLR)     -0.212     9.943    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.943    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.223ns (9.559%)  route 2.110ns (90.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 10.053 - 8.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.335     2.266    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y145       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDPE (Prop_fdpe_C_Q)         0.223     2.489 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.110     4.599    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X113Y127       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.180    10.053    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X113Y127       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]/C
                         clock pessimism              0.175    10.228    
                         clock uncertainty           -0.073    10.155    
    SLICE_X113Y127       FDCE (Recov_fdce_C_CLR)     -0.212     9.943    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[28]
  -------------------------------------------------------------------
                         required time                          9.943    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.223ns (9.559%)  route 2.110ns (90.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 10.053 - 8.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.335     2.266    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y145       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDPE (Prop_fdpe_C_Q)         0.223     2.489 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.110     4.599    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X113Y127       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.180    10.053    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X113Y127       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/C
                         clock pessimism              0.175    10.228    
                         clock uncertainty           -0.073    10.155    
    SLICE_X113Y127       FDCE (Recov_fdce_C_CLR)     -0.212     9.943    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]
  -------------------------------------------------------------------
                         required time                          9.943    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[39]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.223ns (9.559%)  route 2.110ns (90.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 10.053 - 8.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.335     2.266    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y145       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDPE (Prop_fdpe_C_Q)         0.223     2.489 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.110     4.599    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X113Y127       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.180    10.053    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X113Y127       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[39]/C
                         clock pessimism              0.175    10.228    
                         clock uncertainty           -0.073    10.155    
    SLICE_X113Y127       FDCE (Recov_fdce_C_CLR)     -0.212     9.943    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[39]
  -------------------------------------------------------------------
                         required time                          9.943    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.223ns (9.559%)  route 2.110ns (90.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 10.053 - 8.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.335     2.266    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y145       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDPE (Prop_fdpe_C_Q)         0.223     2.489 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.110     4.599    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X113Y127       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.180    10.053    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X113Y127       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]/C
                         clock pessimism              0.175    10.228    
                         clock uncertainty           -0.073    10.155    
    SLICE_X113Y127       FDCE (Recov_fdce_C_CLR)     -0.212     9.943    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[44]
  -------------------------------------------------------------------
                         required time                          9.943    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[53]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.223ns (9.559%)  route 2.110ns (90.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 10.053 - 8.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.335     2.266    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y145       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDPE (Prop_fdpe_C_Q)         0.223     2.489 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.110     4.599    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X113Y127       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.180    10.053    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X113Y127       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[53]/C
                         clock pessimism              0.175    10.228    
                         clock uncertainty           -0.073    10.155    
    SLICE_X113Y127       FDCE (Recov_fdce_C_CLR)     -0.212     9.943    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[53]
  -------------------------------------------------------------------
                         required time                          9.943    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[55]/CLR
                            (recovery check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_main_clock rise@8.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.223ns (9.559%)  route 2.110ns (90.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.053ns = ( 10.053 - 8.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.836     0.836    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.929 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.413     2.342    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.959    -0.617 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.455     0.838    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     0.931 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.335     2.266    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y145       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDPE (Prop_fdpe_C_Q)         0.223     2.489 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=76, routed)          2.110     4.599    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X113Y127       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.788     8.788    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     8.871 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        1.257    10.128    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.682     7.446 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.344     8.790    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.873 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        1.180    10.053    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X113Y127       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[55]/C
                         clock pessimism              0.175    10.228    
                         clock uncertainty           -0.073    10.155    
    SLICE_X113Y127       FDCE (Recov_fdce_C_CLR)     -0.212     9.943    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[55]
  -------------------------------------------------------------------
                         required time                          9.943    
                         arrival time                          -4.599    
  -------------------------------------------------------------------
                         slack                                  5.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U0_10/U7/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_10/U7/WP_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.100ns (29.613%)  route 0.238ns (70.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.586     0.930    U0_10/U7/clk_out2
    SLICE_X110Y99        FDCE                                         r  U0_10/U7/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.100     1.030 f  U0_10/U7/intReset_reg/Q
                         net (fo=16, routed)          0.238     1.268    U0_10/U7/intReset_reg_n_0
    SLICE_X110Y101       FDCE                                         f  U0_10/U7/WP_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.778     1.160    U0_10/U7/clk_out2
    SLICE_X110Y101       FDCE                                         r  U0_10/U7/WP_reg[5]/C
                         clock pessimism             -0.038     1.122    
    SLICE_X110Y101       FDCE (Remov_fdce_C_CLR)     -0.069     1.053    U0_10/U7/WP_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U0_10/U7/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_10/U7/WP_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.100ns (29.613%)  route 0.238ns (70.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.586     0.930    U0_10/U7/clk_out2
    SLICE_X110Y99        FDCE                                         r  U0_10/U7/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.100     1.030 f  U0_10/U7/intReset_reg/Q
                         net (fo=16, routed)          0.238     1.268    U0_10/U7/intReset_reg_n_0
    SLICE_X110Y101       FDCE                                         f  U0_10/U7/WP_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.778     1.160    U0_10/U7/clk_out2
    SLICE_X110Y101       FDCE                                         r  U0_10/U7/WP_reg[6]/C
                         clock pessimism             -0.038     1.122    
    SLICE_X110Y101       FDCE (Remov_fdce_C_CLR)     -0.069     1.053    U0_10/U7/WP_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U0_10/U7/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_10/U7/WP_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.100ns (29.613%)  route 0.238ns (70.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.586     0.930    U0_10/U7/clk_out2
    SLICE_X110Y99        FDCE                                         r  U0_10/U7/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.100     1.030 f  U0_10/U7/intReset_reg/Q
                         net (fo=16, routed)          0.238     1.268    U0_10/U7/intReset_reg_n_0
    SLICE_X110Y101       FDCE                                         f  U0_10/U7/WP_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.778     1.160    U0_10/U7/clk_out2
    SLICE_X110Y101       FDCE                                         r  U0_10/U7/WP_reg[7]/C
                         clock pessimism             -0.038     1.122    
    SLICE_X110Y101       FDCE (Remov_fdce_C_CLR)     -0.069     1.053    U0_10/U7/WP_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U0_10/U7/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_10/U7/WP_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.100ns (29.613%)  route 0.238ns (70.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.586     0.930    U0_10/U7/clk_out2
    SLICE_X110Y99        FDCE                                         r  U0_10/U7/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.100     1.030 f  U0_10/U7/intReset_reg/Q
                         net (fo=16, routed)          0.238     1.268    U0_10/U7/intReset_reg_n_0
    SLICE_X110Y101       FDCE                                         f  U0_10/U7/WP_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.778     1.160    U0_10/U7/clk_out2
    SLICE_X110Y101       FDCE                                         r  U0_10/U7/WP_reg[8]/C
                         clock pessimism             -0.038     1.122    
    SLICE_X110Y101       FDCE (Remov_fdce_C_CLR)     -0.069     1.053    U0_10/U7/WP_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U0_10/U7/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_10/U7/WP_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.100ns (29.613%)  route 0.238ns (70.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.586     0.930    U0_10/U7/clk_out2
    SLICE_X110Y99        FDCE                                         r  U0_10/U7/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.100     1.030 f  U0_10/U7/intReset_reg/Q
                         net (fo=16, routed)          0.238     1.268    U0_10/U7/intReset_reg_n_0
    SLICE_X110Y101       FDCE                                         f  U0_10/U7/WP_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.778     1.160    U0_10/U7/clk_out2
    SLICE_X110Y101       FDCE                                         r  U0_10/U7/WP_reg[9]/C
                         clock pessimism             -0.038     1.122    
    SLICE_X110Y101       FDCE (Remov_fdce_C_CLR)     -0.069     1.053    U0_10/U7/WP_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U0_10/U7/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_10/U7/WP_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.531%)  route 0.239ns (70.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.586     0.930    U0_10/U7/clk_out2
    SLICE_X110Y99        FDCE                                         r  U0_10/U7/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.100     1.030 f  U0_10/U7/intReset_reg/Q
                         net (fo=16, routed)          0.239     1.269    U0_10/U7/intReset_reg_n_0
    SLICE_X110Y100       FDCE                                         f  U0_10/U7/WP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.778     1.160    U0_10/U7/clk_out2
    SLICE_X110Y100       FDCE                                         r  U0_10/U7/WP_reg[0]/C
                         clock pessimism             -0.038     1.122    
    SLICE_X110Y100       FDCE (Remov_fdce_C_CLR)     -0.069     1.053    U0_10/U7/WP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U0_10/U7/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_10/U7/WP_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.531%)  route 0.239ns (70.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.586     0.930    U0_10/U7/clk_out2
    SLICE_X110Y99        FDCE                                         r  U0_10/U7/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.100     1.030 f  U0_10/U7/intReset_reg/Q
                         net (fo=16, routed)          0.239     1.269    U0_10/U7/intReset_reg_n_0
    SLICE_X110Y100       FDCE                                         f  U0_10/U7/WP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.778     1.160    U0_10/U7/clk_out2
    SLICE_X110Y100       FDCE                                         r  U0_10/U7/WP_reg[1]/C
                         clock pessimism             -0.038     1.122    
    SLICE_X110Y100       FDCE (Remov_fdce_C_CLR)     -0.069     1.053    U0_10/U7/WP_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U0_10/U7/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_10/U7/WP_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.531%)  route 0.239ns (70.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.586     0.930    U0_10/U7/clk_out2
    SLICE_X110Y99        FDCE                                         r  U0_10/U7/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.100     1.030 f  U0_10/U7/intReset_reg/Q
                         net (fo=16, routed)          0.239     1.269    U0_10/U7/intReset_reg_n_0
    SLICE_X110Y100       FDCE                                         f  U0_10/U7/WP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.778     1.160    U0_10/U7/clk_out2
    SLICE_X110Y100       FDCE                                         r  U0_10/U7/WP_reg[2]/C
                         clock pessimism             -0.038     1.122    
    SLICE_X110Y100       FDCE (Remov_fdce_C_CLR)     -0.069     1.053    U0_10/U7/WP_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U0_10/U7/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_10/U7/WP_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.531%)  route 0.239ns (70.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.586     0.930    U0_10/U7/clk_out2
    SLICE_X110Y99        FDCE                                         r  U0_10/U7/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.100     1.030 f  U0_10/U7/intReset_reg/Q
                         net (fo=16, routed)          0.239     1.269    U0_10/U7/intReset_reg_n_0
    SLICE_X110Y100       FDCE                                         f  U0_10/U7/WP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.778     1.160    U0_10/U7/clk_out2
    SLICE_X110Y100       FDCE                                         r  U0_10/U7/WP_reg[3]/C
                         clock pessimism             -0.038     1.122    
    SLICE_X110Y100       FDCE (Remov_fdce_C_CLR)     -0.069     1.053    U0_10/U7/WP_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U0_10/U7/intReset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            U0_10/U7/WP_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_main_clock  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_main_clock rise@0.000ns - clk_out2_main_clock rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.531%)  route 0.239ns (70.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.599     0.941    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.189    -0.248 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.566     0.318    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.344 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.586     0.930    U0_10/U7/clk_out2
    SLICE_X110Y99        FDCE                                         r  U0_10/U7/intReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.100     1.030 f  U0_10/U7/intReset_reg/Q
                         net (fo=16, routed)          0.239     1.269    U0_10/U7/intReset_reg_n_0
    SLICE_X110Y100       FDCE                                         f  U0_10/U7/WP_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_main_clock rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  zynq_subsystem/ZynqDesign_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9405, routed)        0.810     1.190    main_clock_gen/inst/lopt
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.469    -0.279 r  main_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.631     0.352    main_clock_gen/inst/clk_out2_main_clock
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.382 r  main_clock_gen/inst/clkout2_buf/O
                         net (fo=7371, routed)        0.778     1.160    U0_10/U7/clk_out2
    SLICE_X110Y100       FDCE                                         r  U0_10/U7/WP_reg[4]/C
                         clock pessimism             -0.038     1.122    
    SLICE_X110Y100       FDCE (Remov_fdce_C_CLR)     -0.069     1.053    U0_10/U7/WP_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  testADCClk
  To Clock:  testADCClk

Setup :            0  Failing Endpoints,  Worst Slack        7.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.259ns (37.724%)  route 0.428ns (62.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.428     3.942    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y153       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y153       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X110Y153       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.942    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.259ns (43.083%)  route 0.342ns (56.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.342     3.856    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y152       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X110Y152       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  7.091    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.259ns (43.083%)  route 0.342ns (56.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.342     3.856    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y152       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X110Y152       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  7.091    

Slack (MET) :             7.091ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.259ns (43.083%)  route 0.342ns (56.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.342     3.856    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X110Y152       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X110Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X110Y152       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  7.091    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.259ns (43.234%)  route 0.340ns (56.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.340     3.854    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y152       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X111Y152       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.259ns (43.234%)  route 0.340ns (56.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.340     3.854    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y152       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X111Y152       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.259ns (43.234%)  route 0.340ns (56.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.340     3.854    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y152       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X111Y152       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.259ns (43.234%)  route 0.340ns (56.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.340     3.854    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y152       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X111Y152       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.259ns (43.234%)  route 0.340ns (56.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.340     3.854    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y152       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X111Y152       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  7.094    

Slack (MET) :             7.094ns  (required time - arrival time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (testADCClk rise@8.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.259ns (43.234%)  route 0.340ns (56.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.887ns = ( 10.887 - 8.000 ) 
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.873     0.873 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.873    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.539 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.436     1.975    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.650     2.625 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.630     3.255    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.259     3.514 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.340     3.854    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X111Y152       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      8.000     8.000 r  
    G14                                               0.000     8.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     8.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.771     8.771 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     8.771    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.346 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.357     9.703    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.614    10.317 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.570    10.887    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X111Y152       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.308    11.195    
                         clock uncertainty           -0.035    11.160    
    SLICE_X111Y152       FDCE (Recov_fdce_C_CLR)     -0.212    10.948    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  7.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.107ns (52.238%)  route 0.098ns (47.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.107     1.472 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.098     1.570    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X109Y152       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.235     1.379    
    SLICE_X109Y152       FDPE (Remov_fdpe_C_PRE)     -0.108     1.271    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.107ns (52.238%)  route 0.098ns (47.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y151       FDPE (Prop_fdpe_C_Q)         0.107     1.472 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.098     1.570    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X109Y152       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X109Y152       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.235     1.379    
    SLICE_X109Y152       FDPE (Remov_fdpe_C_PRE)     -0.108     1.271    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.570    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.656%)  route 0.138ns (60.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.138     1.595    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.235     1.379    
    SLICE_X108Y151       FDCE (Remov_fdce_C_CLR)     -0.088     1.291    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.656%)  route 0.138ns (60.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.138     1.595    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y151       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.235     1.379    
    SLICE_X108Y151       FDPE (Remov_fdpe_C_PRE)     -0.090     1.289    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.656%)  route 0.138ns (60.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.138     1.595    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y151       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.235     1.379    
    SLICE_X108Y151       FDPE (Remov_fdpe_C_PRE)     -0.090     1.289    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.656%)  route 0.138ns (60.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.138     1.595    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y151       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.235     1.379    
    SLICE_X108Y151       FDPE (Remov_fdpe_C_PRE)     -0.090     1.289    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.656%)  route 0.138ns (60.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.138     1.595    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y151       FDPE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X108Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.235     1.379    
    SLICE_X108Y151       FDPE (Remov_fdpe_C_PRE)     -0.090     1.289    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.656%)  route 0.138ns (60.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.138     1.595    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.235     1.379    
    SLICE_X109Y151       FDCE (Remov_fdce_C_CLR)     -0.107     1.272    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.656%)  route 0.138ns (60.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.138     1.595    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.235     1.379    
    SLICE_X109Y151       FDCE (Remov_fdce_C_CLR)     -0.107     1.272    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock testADCClk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (testADCClk rise@0.000ns - testADCClk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.656%)  route 0.138ns (60.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.614ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.356     0.356 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.356    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.620 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.217     0.837    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     1.060 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.305     1.365    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y151       FDPE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y151       FDPE (Prop_fdpe_C_Q)         0.091     1.456 f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.138     1.595    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y151       FDCE                                         f  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock testADCClk rise edge)
                                                      0.000     0.000 r  
    G14                                               0.000     0.000 r  ADC_1_CLK_A_P (IN)
                         net (fo=0)                   0.000     0.000    adcs/adc_interface1/ADC_DESER1/ADC_1_CLK_A_P
    G14                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  adcs/adc_interface1/ADC_DESER1/ibufds_clk_inst/O
                         net (fo=1, routed)           0.000     0.437    adcs/adc_interface1/ADC_DESER1/clk_in_int
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.768 r  adcs/adc_interface1/ADC_DESER1/idelaye2_clk/DATAOUT
                         net (fo=2, routed)           0.251     1.019    adcs/adc_interface1/ADC_DESER1/clk_in_int_delay
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     1.270 r  adcs/adc_interface1/ADC_DESER1/clkout_buf_inst/O
                         net (fo=313, routed)         0.344     1.614    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X109Y151       FDCE                                         r  adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.235     1.379    
    SLICE_X109Y151       FDCE (Remov_fdce_C_CLR)     -0.107     1.272    adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.322    





