// Seed: 1705222653
module module_0 (
    output supply1 id_0,
    output wand id_1,
    output wor id_2,
    output uwire id_3,
    input wand id_4,
    output tri1 id_5,
    input wor id_6,
    output uwire id_7,
    input tri1 id_8,
    input supply0 id_9,
    input wand id_10,
    input wor id_11,
    output tri id_12
);
  logic id_14;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wor id_4,
    input tri id_5,
    input tri0 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input wor id_9,
    input uwire id_10,
    input wand id_11,
    input tri1 id_12,
    input wire id_13,
    output supply0 id_14,
    input tri0 id_15,
    output supply1 id_16,
    input tri id_17,
    output supply1 id_18
);
  module_0 modCall_1 (
      id_18,
      id_18,
      id_8,
      id_16,
      id_1,
      id_3,
      id_4,
      id_14,
      id_2,
      id_2,
      id_9,
      id_17,
      id_18
  );
  assign modCall_1.id_5 = 0;
  assign id_14 = id_11;
endmodule
