

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'
================================================================
* Date:           Wed Nov 20 14:25:16 2024

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.027 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      7|        -|        -|     -|
|Expression           |        -|      -|        0|      452|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     10|        0|      110|     -|
|Memory               |        8|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|      659|      160|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        8|     17|      659|      722|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_22s_22s_38_1_1_U1  |mul_22s_22s_38_1_1  |        0|   2|  0|  22|    0|
    |mul_22s_22s_38_1_1_U2  |mul_22s_22s_38_1_1  |        0|   2|  0|  22|    0|
    |mul_22s_22s_38_1_1_U3  |mul_22s_22s_38_1_1  |        0|   2|  0|  22|    0|
    |mul_22s_22s_38_1_1_U4  |mul_22s_22s_38_1_1  |        0|   2|  0|  22|    0|
    |mul_22s_22s_38_1_1_U5  |mul_22s_22s_38_1_1  |        0|   2|  0|  22|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|  10|  0| 110|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------+-------------------------+-----------+
    |          Instance          |          Module         | Expression|
    +----------------------------+-------------------------+-----------+
    |mul_mul_15ns_22s_37_1_1_U6  |mul_mul_15ns_22s_37_1_1  |  i0 * i1  |
    |mul_mul_15ns_22s_37_1_1_U7  |mul_mul_15ns_22s_37_1_1  |  i0 * i1  |
    |mul_mul_22s_9ns_31_1_1_U8   |mul_mul_22s_9ns_31_1_1   |  i0 * i1  |
    |mul_mul_22s_9ns_31_1_1_U9   |mul_mul_22s_9ns_31_1_1   |  i0 * i1  |
    |mul_mul_22s_9ns_31_1_1_U10  |mul_mul_22s_9ns_31_1_1   |  i0 * i1  |
    |mul_mul_22s_9ns_31_1_1_U11  |mul_mul_22s_9ns_31_1_1   |  i0 * i1  |
    |mul_mul_22s_9ns_31_1_1_U12  |mul_mul_22s_9ns_31_1_1   |  i0 * i1  |
    +----------------------------+-------------------------+-----------+

    * Memory: 
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |       Memory       |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |invert_sqr_table_U  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_invert_sqr_tabkb  |        8|  0|   0|    0|  16384|    9|     1|       147456|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total               |                                                                                  |        8|  0|   0|    0|  16384|    9|     1|       147456|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln695_fu_387_p2          |     +    |   0|  0|  27|           1|          20|
    |add_ln703_1_fu_161_p2        |     +    |   0|  0|  22|          22|          22|
    |add_ln703_2_fu_167_p2        |     +    |   0|  0|  22|          22|          22|
    |add_ln703_3_fu_173_p2        |     +    |   0|  0|  22|          22|          22|
    |add_ln703_4_fu_332_p2        |     +    |   0|  0|  22|          22|          22|
    |add_ln703_5_fu_320_p2        |     +    |   0|  0|  22|          22|          22|
    |add_ln703_6_fu_326_p2        |     +    |   0|  0|  22|          22|          22|
    |add_ln703_7_fu_336_p2        |     +    |   0|  0|  22|          22|          22|
    |add_ln703_fu_155_p2          |     +    |   0|  0|  22|          22|          22|
    |sub_ln703_1_fu_220_p2        |     -    |   0|  0|  29|          22|          22|
    |sub_ln703_2_fu_245_p2        |     -    |   0|  0|  29|          22|          22|
    |sub_ln703_3_fu_270_p2        |     -    |   0|  0|  29|          22|          22|
    |sub_ln703_4_fu_295_p2        |     -    |   0|  0|  29|          22|          22|
    |sub_ln703_fu_195_p2          |     -    |   0|  0|  29|          22|          22|
    |ap_block_pp0_stage0_11001    |    and   |   0|  0|   2|           1|           1|
    |icmp_ln143_fu_438_p2         |   icmp   |   0|  0|  11|           6|           1|
    |icmp_ln851_fu_371_p2         |   icmp   |   0|  0|  13|          16|           1|
    |ap_block_pp0_stage0_subdone  |    or    |   0|  0|   2|           1|           1|
    |index_1_fu_416_p3            |  select  |   0|  0|  20|           1|           1|
    |index_2_fu_444_p3            |  select  |   0|  0|  14|           1|           2|
    |index_fu_400_p3              |  select  |   0|  0|  20|           1|          20|
    |select_ln850_fu_393_p3       |  select  |   0|  0|  20|           1|          20|
    |ap_enable_pp0                |    xor   |   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 452|         316|         355|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln703_6_reg_636      |  22|   0|   22|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |icmp_ln851_reg_651       |   1|   0|    1|          0|
    |mean_V_reg_596           |  21|   0|   21|          0|
    |r_V_1_reg_641            |  37|   0|   37|          0|
    |shl_ln728_1_reg_576      |  16|   0|   22|          6|
    |shl_ln728_2_reg_581      |  16|   0|   22|          6|
    |shl_ln728_3_reg_586      |  16|   0|   22|          6|
    |shl_ln728_4_reg_591      |  16|   0|   22|          6|
    |shl_ln_reg_571           |  16|   0|   22|          6|
    |sub_ln703_1_reg_611      |  22|   0|   22|          0|
    |sub_ln703_2_reg_621      |  22|   0|   22|          0|
    |sub_ln703_3_reg_626      |  22|   0|   22|          0|
    |sub_ln703_4_reg_631      |  22|   0|   22|          0|
    |sub_ln703_reg_601        |  22|   0|   22|          0|
    |tmp_reg_646              |  19|   0|   19|          0|
    |trunc_ln708_1_reg_616    |  22|   0|   22|          0|
    |trunc_ln_reg_606         |  22|   0|   22|          0|
    |sub_ln703_1_reg_611      |  64|  32|   22|          0|
    |sub_ln703_2_reg_621      |  64|  32|   22|          0|
    |sub_ln703_3_reg_626      |  64|  32|   22|          0|
    |sub_ln703_4_reg_631      |  64|  32|   22|          0|
    |sub_ln703_reg_601        |  64|  32|   22|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 659| 160|  479|         30|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_start     |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_done      | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_idle      | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_ready     | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_ce        |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_0  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_1  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_2  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_3  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|ap_return_4  | out |   33| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> | return value |
|p_read       |  in |   16|   ap_none  |                                   p_read                                   |    scalar    |
|p_read1      |  in |   16|   ap_none  |                                   p_read1                                  |    scalar    |
|p_read2      |  in |   16|   ap_none  |                                   p_read2                                  |    scalar    |
|p_read3      |  in |   16|   ap_none  |                                   p_read3                                  |    scalar    |
|p_read4      |  in |   16|   ap_none  |                                   p_read4                                  |    scalar    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.92>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 6 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 7 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 8 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 9 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 10 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_5, i6"   --->   Operation 11 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln728_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_4, i6"   --->   Operation 12 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln728_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_3, i6"   --->   Operation 13 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_2, i6"   --->   Operation 14 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln728_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_1, i6"   --->   Operation 15 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i22 %shl_ln728_1, i22 %shl_ln"   --->   Operation 16 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1 = add i22 %shl_ln728_3, i22 %shl_ln728_4"   --->   Operation 17 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 18 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln703_2 = add i22 %add_ln703_1, i22 %shl_ln728_2"   --->   Operation 18 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 19 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln703_3 = add i22 %add_ln703_2, i22 %add_ln703"   --->   Operation 19 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %add_ln703_3"   --->   Operation 20 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i37, i37 %sext_ln1118"   --->   Operation 21 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mean_V = partselect i21 @_ssdm_op_PartSelect.i21.i37.i32.i32, i37 %r_V, i32, i32"   --->   Operation 22 'partselect' 'mean_V' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.02>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i21 %mean_V"   --->   Operation 23 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.82ns)   --->   "%sub_ln703 = sub i22 %shl_ln, i22 %sext_ln708"   --->   Operation 24 'sub' 'sub_ln703' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i22 %sub_ln703"   --->   Operation 25 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.51ns)   --->   "%mul_ln708 = mul i38 %sext_ln1118_1, i38 %sext_ln1118_1"   --->   Operation 26 'mul' 'mul_ln708' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708, i32, i32"   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.82ns)   --->   "%sub_ln703_1 = sub i22 %shl_ln728_1, i22 %sext_ln708"   --->   Operation 28 'sub' 'sub_ln703_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i22 %sub_ln703_1"   --->   Operation 29 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.51ns)   --->   "%mul_ln708_1 = mul i38 %sext_ln1118_2, i38 %sext_ln1118_2"   --->   Operation 30 'mul' 'mul_ln708_1' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708_1, i32, i32"   --->   Operation 31 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.82ns)   --->   "%sub_ln703_2 = sub i22 %shl_ln728_2, i22 %sext_ln708"   --->   Operation 32 'sub' 'sub_ln703_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i22 %sub_ln703_2"   --->   Operation 33 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.51ns)   --->   "%mul_ln708_2 = mul i38 %sext_ln1118_3, i38 %sext_ln1118_3"   --->   Operation 34 'mul' 'mul_ln708_2' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708_2, i32, i32"   --->   Operation 35 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.82ns)   --->   "%sub_ln703_3 = sub i22 %shl_ln728_3, i22 %sext_ln708"   --->   Operation 36 'sub' 'sub_ln703_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i22 %sub_ln703_3"   --->   Operation 37 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.51ns)   --->   "%mul_ln708_3 = mul i38 %sext_ln1118_4, i38 %sext_ln1118_4"   --->   Operation 38 'mul' 'mul_ln708_3' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708_3, i32, i32"   --->   Operation 39 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.82ns)   --->   "%sub_ln703_4 = sub i22 %shl_ln728_4, i22 %sext_ln708"   --->   Operation 40 'sub' 'sub_ln703_4' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i22 %sub_ln703_4"   --->   Operation 41 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.51ns)   --->   "%mul_ln708_4 = mul i38 %sext_ln1118_5, i38 %sext_ln1118_5"   --->   Operation 42 'mul' 'mul_ln708_4' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln708_4, i32, i32"   --->   Operation 43 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_5 = add i22 %trunc_ln708_3, i22 %trunc_ln708_4"   --->   Operation 44 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 45 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln703_6 = add i22 %add_ln703_5, i22 %trunc_ln708_2"   --->   Operation 45 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 3 <SV = 2> <Delay = 3.90>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_4 = add i22 %trunc_ln708_1, i22 %trunc_ln"   --->   Operation 46 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 47 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln703_7 = add i22 %add_ln703_6, i22 %add_ln703_4"   --->   Operation 47 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i22 %add_ln703_7"   --->   Operation 48 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i37, i37 %sext_ln1118_6"   --->   Operation 49 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = partselect i19 @_ssdm_op_PartSelect.i19.i37.i32.i32, i37 %r_V_1, i32, i32"   --->   Operation 50 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i37.i32.i32, i37 %r_V_1, i32, i32"   --->   Operation 51 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i2.i14, i2 %tmp_1, i14"   --->   Operation 52 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.67ns)   --->   "%icmp_ln851 = icmp_ne  i16 %p_Result_2, i16"   --->   Operation 53 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.60>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln850 = sext i19 %tmp"   --->   Operation 54 'sext' 'sext_ln850' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i37.i32, i37 %r_V_1, i32"   --->   Operation 55 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.80ns)   --->   "%add_ln695 = add i20, i20 %sext_ln850"   --->   Operation 56 'add' 'add_ln695' <Predicate = (icmp_ln851)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln850 = select i1 %icmp_ln851, i20 %add_ln695, i20 %sext_ln850"   --->   Operation 57 'select' 'select_ln850' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.34ns) (out node of the LUT)   --->   "%index = select i1 %tmp_2, i20 %select_ln850, i20 %sext_ln850"   --->   Operation 58 'select' 'index' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i20.i32, i20 %index, i32" [firmware/nnet_utils/nnet_layernorm.h:142]   --->   Operation 59 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.34ns)   --->   "%index_1 = select i1 %tmp_3, i20, i20 %index" [firmware/nnet_utils/nnet_layernorm.h:142]   --->   Operation 60 'select' 'index_1' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i20 %index_1" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 61 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i20.i32.i32, i20 %index_1, i32, i32" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 62 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.61ns)   --->   "%icmp_ln143 = icmp_ne  i6 %tmp_4, i6" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 63 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.34ns)   --->   "%index_2 = select i1 %icmp_ln143, i14, i14 %trunc_ln140" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 64 'select' 'index_2' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i14 %index_2" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 65 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%invert_sqr_table_addr = getelementptr i9 %invert_sqr_table, i64, i64 %zext_ln144" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 66 'getelementptr' 'invert_sqr_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (1.15ns)   --->   "%deno_inver_V = load i14 %invert_sqr_table_addr"   --->   Operation 67 'load' 'deno_inver_V' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16384> <ROM>

State 5 <SV = 4> <Delay = 3.69>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (1.15ns)   --->   "%deno_inver_V = load i14 %invert_sqr_table_addr"   --->   Operation 69 'load' 'deno_inver_V' <Predicate = true> <Delay = 1.15> <CoreInst = "ROM">   --->   Core 41 'ROM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16384> <ROM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i9 %deno_inver_V"   --->   Operation 70 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i22 %sub_ln703"   --->   Operation 71 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i31 %sext_ln1118_7, i31 %zext_ln1116"   --->   Operation 72 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i31 %mul_ln1118"   --->   Operation 73 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i22 %sub_ln703_1"   --->   Operation 74 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i31 %sext_ln1118_8, i31 %zext_ln1116"   --->   Operation 75 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i31 %mul_ln1118_1"   --->   Operation 76 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i22 %sub_ln703_2"   --->   Operation 77 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i31 %sext_ln1118_9, i31 %zext_ln1116"   --->   Operation 78 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i31 %mul_ln1118_2"   --->   Operation 79 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i22 %sub_ln703_3"   --->   Operation 80 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i31 %sext_ln1118_10, i31 %zext_ln1116"   --->   Operation 81 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i31 %mul_ln1118_3"   --->   Operation 82 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i22 %sub_ln703_4"   --->   Operation 83 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i31 %sext_ln1118_11, i31 %zext_ln1116"   --->   Operation 84 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i31 %mul_ln1118_4" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 85 'sext' 'sext_ln151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%mrv = insertvalue i165, i33 %sext_ln1116" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 86 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i165 %mrv, i33 %sext_ln1116_1" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 87 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i165 %mrv_1, i33 %sext_ln1116_2" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 88 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i165 %mrv_2, i33 %sext_ln1116_3" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 89 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i165 %mrv_3, i33 %sext_ln151" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 90 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln151 = ret i165 %mrv_4" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 91 'ret' 'ret_ln151' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ invert_sqr_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1              (read          ) [ 000000]
p_read_2              (read          ) [ 000000]
p_read_3              (read          ) [ 000000]
p_read_4              (read          ) [ 000000]
p_read_5              (read          ) [ 000000]
shl_ln                (bitconcatenate) [ 011000]
shl_ln728_1           (bitconcatenate) [ 011000]
shl_ln728_2           (bitconcatenate) [ 011000]
shl_ln728_3           (bitconcatenate) [ 011000]
shl_ln728_4           (bitconcatenate) [ 011000]
add_ln703             (add           ) [ 000000]
add_ln703_1           (add           ) [ 000000]
add_ln703_2           (add           ) [ 000000]
add_ln703_3           (add           ) [ 000000]
sext_ln1118           (sext          ) [ 000000]
r_V                   (mul           ) [ 000000]
mean_V                (partselect    ) [ 011000]
sext_ln708            (sext          ) [ 000000]
sub_ln703             (sub           ) [ 010111]
sext_ln1118_1         (sext          ) [ 000000]
mul_ln708             (mul           ) [ 000000]
trunc_ln              (partselect    ) [ 010100]
sub_ln703_1           (sub           ) [ 010111]
sext_ln1118_2         (sext          ) [ 000000]
mul_ln708_1           (mul           ) [ 000000]
trunc_ln708_1         (partselect    ) [ 010100]
sub_ln703_2           (sub           ) [ 010111]
sext_ln1118_3         (sext          ) [ 000000]
mul_ln708_2           (mul           ) [ 000000]
trunc_ln708_2         (partselect    ) [ 000000]
sub_ln703_3           (sub           ) [ 010111]
sext_ln1118_4         (sext          ) [ 000000]
mul_ln708_3           (mul           ) [ 000000]
trunc_ln708_3         (partselect    ) [ 000000]
sub_ln703_4           (sub           ) [ 010111]
sext_ln1118_5         (sext          ) [ 000000]
mul_ln708_4           (mul           ) [ 000000]
trunc_ln708_4         (partselect    ) [ 000000]
add_ln703_5           (add           ) [ 000000]
add_ln703_6           (add           ) [ 010100]
add_ln703_4           (add           ) [ 000000]
add_ln703_7           (add           ) [ 000000]
sext_ln1118_6         (sext          ) [ 000000]
r_V_1                 (mul           ) [ 010010]
tmp                   (partselect    ) [ 010010]
tmp_1                 (partselect    ) [ 000000]
p_Result_2            (bitconcatenate) [ 000000]
icmp_ln851            (icmp          ) [ 010010]
sext_ln850            (sext          ) [ 000000]
tmp_2                 (bitselect     ) [ 000000]
add_ln695             (add           ) [ 000000]
select_ln850          (select        ) [ 000000]
index                 (select        ) [ 000000]
tmp_3                 (bitselect     ) [ 000000]
index_1               (select        ) [ 000000]
trunc_ln140           (trunc         ) [ 000000]
tmp_4                 (partselect    ) [ 000000]
icmp_ln143            (icmp          ) [ 000000]
index_2               (select        ) [ 000000]
zext_ln144            (zext          ) [ 000000]
invert_sqr_table_addr (getelementptr ) [ 010001]
specpipeline_ln0      (specpipeline  ) [ 000000]
deno_inver_V          (load          ) [ 000000]
zext_ln1116           (zext          ) [ 000000]
sext_ln1118_7         (sext          ) [ 000000]
mul_ln1118            (mul           ) [ 000000]
sext_ln1116           (sext          ) [ 000000]
sext_ln1118_8         (sext          ) [ 000000]
mul_ln1118_1          (mul           ) [ 000000]
sext_ln1116_1         (sext          ) [ 000000]
sext_ln1118_9         (sext          ) [ 000000]
mul_ln1118_2          (mul           ) [ 000000]
sext_ln1116_2         (sext          ) [ 000000]
sext_ln1118_10        (sext          ) [ 000000]
mul_ln1118_3          (mul           ) [ 000000]
sext_ln1116_3         (sext          ) [ 000000]
sext_ln1118_11        (sext          ) [ 000000]
mul_ln1118_4          (mul           ) [ 000000]
sext_ln151            (sext          ) [ 000000]
mrv                   (insertvalue   ) [ 000000]
mrv_1                 (insertvalue   ) [ 000000]
mrv_2                 (insertvalue   ) [ 000000]
mrv_3                 (insertvalue   ) [ 000000]
mrv_4                 (insertvalue   ) [ 000000]
ret_ln151             (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="invert_sqr_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_sqr_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i2.i14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i37.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i20.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_1_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_2_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_3_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_4_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_5_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="invert_sqr_table_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="14" slack="0"/>
<pin id="106" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_sqr_table_addr/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="14" slack="0"/>
<pin id="111" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deno_inver_V/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="shl_ln_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="22" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="0"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="shl_ln728_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="22" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_1/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="shl_ln728_2_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="22" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="0"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_2/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="shl_ln728_3_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="22" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_3/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="shl_ln728_4_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="22" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_4/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln703_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="22" slack="0"/>
<pin id="157" dir="0" index="1" bw="22" slack="0"/>
<pin id="158" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln703_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="22" slack="0"/>
<pin id="163" dir="0" index="1" bw="22" slack="0"/>
<pin id="164" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln703_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="22" slack="0"/>
<pin id="169" dir="0" index="1" bw="22" slack="0"/>
<pin id="170" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln703_3_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="22" slack="0"/>
<pin id="175" dir="0" index="1" bw="22" slack="0"/>
<pin id="176" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sext_ln1118_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="22" slack="0"/>
<pin id="181" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="mean_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="21" slack="0"/>
<pin id="185" dir="0" index="1" bw="37" slack="0"/>
<pin id="186" dir="0" index="2" bw="6" slack="0"/>
<pin id="187" dir="0" index="3" bw="7" slack="0"/>
<pin id="188" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mean_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sext_ln708_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="21" slack="1"/>
<pin id="194" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sub_ln703_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="22" slack="1"/>
<pin id="197" dir="0" index="1" bw="21" slack="0"/>
<pin id="198" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln1118_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="22" slack="0"/>
<pin id="202" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mul_ln708_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="22" slack="0"/>
<pin id="206" dir="0" index="1" bw="22" slack="0"/>
<pin id="207" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="trunc_ln_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="22" slack="0"/>
<pin id="212" dir="0" index="1" bw="38" slack="0"/>
<pin id="213" dir="0" index="2" bw="6" slack="0"/>
<pin id="214" dir="0" index="3" bw="7" slack="0"/>
<pin id="215" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sub_ln703_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="22" slack="1"/>
<pin id="222" dir="0" index="1" bw="21" slack="0"/>
<pin id="223" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="sext_ln1118_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="22" slack="0"/>
<pin id="227" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="mul_ln708_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="22" slack="0"/>
<pin id="231" dir="0" index="1" bw="22" slack="0"/>
<pin id="232" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln708_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="22" slack="0"/>
<pin id="237" dir="0" index="1" bw="38" slack="0"/>
<pin id="238" dir="0" index="2" bw="6" slack="0"/>
<pin id="239" dir="0" index="3" bw="7" slack="0"/>
<pin id="240" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="sub_ln703_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="22" slack="1"/>
<pin id="247" dir="0" index="1" bw="21" slack="0"/>
<pin id="248" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_2/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sext_ln1118_3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="22" slack="0"/>
<pin id="252" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="mul_ln708_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="22" slack="0"/>
<pin id="256" dir="0" index="1" bw="22" slack="0"/>
<pin id="257" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_2/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln708_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="22" slack="0"/>
<pin id="262" dir="0" index="1" bw="38" slack="0"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="0" index="3" bw="7" slack="0"/>
<pin id="265" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sub_ln703_3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="22" slack="1"/>
<pin id="272" dir="0" index="1" bw="21" slack="0"/>
<pin id="273" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_3/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln1118_4_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="22" slack="0"/>
<pin id="277" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="mul_ln708_3_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="22" slack="0"/>
<pin id="281" dir="0" index="1" bw="22" slack="0"/>
<pin id="282" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_3/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln708_3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="22" slack="0"/>
<pin id="287" dir="0" index="1" bw="38" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="0" index="3" bw="7" slack="0"/>
<pin id="290" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sub_ln703_4_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="22" slack="1"/>
<pin id="297" dir="0" index="1" bw="21" slack="0"/>
<pin id="298" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_4/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sext_ln1118_5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="22" slack="0"/>
<pin id="302" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="mul_ln708_4_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="22" slack="0"/>
<pin id="306" dir="0" index="1" bw="22" slack="0"/>
<pin id="307" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln708_4/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln708_4_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="22" slack="0"/>
<pin id="312" dir="0" index="1" bw="38" slack="0"/>
<pin id="313" dir="0" index="2" bw="6" slack="0"/>
<pin id="314" dir="0" index="3" bw="7" slack="0"/>
<pin id="315" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln703_5_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="22" slack="0"/>
<pin id="322" dir="0" index="1" bw="22" slack="0"/>
<pin id="323" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln703_6_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="22" slack="0"/>
<pin id="328" dir="0" index="1" bw="22" slack="0"/>
<pin id="329" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_6/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln703_4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="22" slack="1"/>
<pin id="334" dir="0" index="1" bw="22" slack="1"/>
<pin id="335" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln703_7_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="22" slack="1"/>
<pin id="338" dir="0" index="1" bw="22" slack="0"/>
<pin id="339" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_7/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sext_ln1118_6_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="22" slack="0"/>
<pin id="343" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="19" slack="0"/>
<pin id="347" dir="0" index="1" bw="37" slack="0"/>
<pin id="348" dir="0" index="2" bw="6" slack="0"/>
<pin id="349" dir="0" index="3" bw="7" slack="0"/>
<pin id="350" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="0"/>
<pin id="356" dir="0" index="1" bw="37" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="0" index="3" bw="6" slack="0"/>
<pin id="359" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_Result_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="0" index="1" bw="2" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln851_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="16" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln851/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sext_ln850_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="19" slack="1"/>
<pin id="379" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln850/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="37" slack="1"/>
<pin id="383" dir="0" index="2" bw="7" slack="0"/>
<pin id="384" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln695_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="19" slack="0"/>
<pin id="390" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln695/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln850_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="0" index="1" bw="20" slack="0"/>
<pin id="396" dir="0" index="2" bw="20" slack="0"/>
<pin id="397" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln850/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="index_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="20" slack="0"/>
<pin id="403" dir="0" index="2" bw="20" slack="0"/>
<pin id="404" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="20" slack="0"/>
<pin id="411" dir="0" index="2" bw="6" slack="0"/>
<pin id="412" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="index_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="20" slack="0"/>
<pin id="419" dir="0" index="2" bw="20" slack="0"/>
<pin id="420" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_1/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln140_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="20" slack="0"/>
<pin id="426" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="0" index="1" bw="20" slack="0"/>
<pin id="431" dir="0" index="2" bw="5" slack="0"/>
<pin id="432" dir="0" index="3" bw="6" slack="0"/>
<pin id="433" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln143_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="0" index="1" bw="6" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="index_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="14" slack="0"/>
<pin id="447" dir="0" index="2" bw="14" slack="0"/>
<pin id="448" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_2/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln144_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="14" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln1116_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="9" slack="0"/>
<pin id="459" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sext_ln1118_7_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="22" slack="3"/>
<pin id="463" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sext_ln1116_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="31" slack="0"/>
<pin id="466" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sext_ln1118_8_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="22" slack="3"/>
<pin id="469" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sext_ln1116_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="31" slack="0"/>
<pin id="472" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sext_ln1118_9_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="22" slack="3"/>
<pin id="475" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sext_ln1116_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="31" slack="0"/>
<pin id="478" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sext_ln1118_10_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="22" slack="3"/>
<pin id="481" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln1116_3_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="31" slack="0"/>
<pin id="484" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="sext_ln1118_11_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="22" slack="3"/>
<pin id="487" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="sext_ln151_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="31" slack="0"/>
<pin id="490" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln151/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="mrv_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="165" slack="0"/>
<pin id="493" dir="0" index="1" bw="31" slack="0"/>
<pin id="494" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="mrv_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="165" slack="0"/>
<pin id="499" dir="0" index="1" bw="31" slack="0"/>
<pin id="500" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="503" class="1004" name="mrv_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="165" slack="0"/>
<pin id="505" dir="0" index="1" bw="31" slack="0"/>
<pin id="506" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="509" class="1004" name="mrv_3_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="165" slack="0"/>
<pin id="511" dir="0" index="1" bw="31" slack="0"/>
<pin id="512" dir="1" index="2" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="mrv_4_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="165" slack="0"/>
<pin id="517" dir="0" index="1" bw="31" slack="0"/>
<pin id="518" dir="1" index="2" bw="165" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/5 "/>
</bind>
</comp>

<comp id="521" class="1007" name="r_V_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="37" slack="0"/>
<pin id="523" dir="0" index="1" bw="22" slack="0"/>
<pin id="524" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="528" class="1007" name="r_V_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="37" slack="0"/>
<pin id="530" dir="0" index="1" bw="22" slack="0"/>
<pin id="531" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="536" class="1007" name="mul_ln1118_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="22" slack="0"/>
<pin id="538" dir="0" index="1" bw="9" slack="0"/>
<pin id="539" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/5 "/>
</bind>
</comp>

<comp id="543" class="1007" name="mul_ln1118_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="22" slack="0"/>
<pin id="545" dir="0" index="1" bw="9" slack="0"/>
<pin id="546" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/5 "/>
</bind>
</comp>

<comp id="550" class="1007" name="mul_ln1118_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="22" slack="0"/>
<pin id="552" dir="0" index="1" bw="9" slack="0"/>
<pin id="553" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/5 "/>
</bind>
</comp>

<comp id="557" class="1007" name="mul_ln1118_3_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="22" slack="0"/>
<pin id="559" dir="0" index="1" bw="9" slack="0"/>
<pin id="560" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/5 "/>
</bind>
</comp>

<comp id="564" class="1007" name="mul_ln1118_4_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="22" slack="0"/>
<pin id="566" dir="0" index="1" bw="9" slack="0"/>
<pin id="567" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/5 "/>
</bind>
</comp>

<comp id="571" class="1005" name="shl_ln_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="22" slack="1"/>
<pin id="573" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="576" class="1005" name="shl_ln728_1_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="22" slack="1"/>
<pin id="578" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_1 "/>
</bind>
</comp>

<comp id="581" class="1005" name="shl_ln728_2_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="22" slack="1"/>
<pin id="583" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_2 "/>
</bind>
</comp>

<comp id="586" class="1005" name="shl_ln728_3_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="22" slack="1"/>
<pin id="588" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_3 "/>
</bind>
</comp>

<comp id="591" class="1005" name="shl_ln728_4_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="22" slack="1"/>
<pin id="593" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln728_4 "/>
</bind>
</comp>

<comp id="596" class="1005" name="mean_V_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="21" slack="1"/>
<pin id="598" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mean_V "/>
</bind>
</comp>

<comp id="601" class="1005" name="sub_ln703_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="22" slack="3"/>
<pin id="603" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703 "/>
</bind>
</comp>

<comp id="606" class="1005" name="trunc_ln_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="22" slack="1"/>
<pin id="608" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="611" class="1005" name="sub_ln703_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="22" slack="3"/>
<pin id="613" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="trunc_ln708_1_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="22" slack="1"/>
<pin id="618" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="sub_ln703_2_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="22" slack="3"/>
<pin id="623" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703_2 "/>
</bind>
</comp>

<comp id="626" class="1005" name="sub_ln703_3_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="22" slack="3"/>
<pin id="628" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703_3 "/>
</bind>
</comp>

<comp id="631" class="1005" name="sub_ln703_4_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="22" slack="3"/>
<pin id="633" dir="1" index="1" bw="22" slack="3"/>
</pin_list>
<bind>
<opset="sub_ln703_4 "/>
</bind>
</comp>

<comp id="636" class="1005" name="add_ln703_6_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="22" slack="1"/>
<pin id="638" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_6 "/>
</bind>
</comp>

<comp id="641" class="1005" name="r_V_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="37" slack="1"/>
<pin id="643" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="tmp_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="19" slack="1"/>
<pin id="648" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="651" class="1005" name="icmp_ln851_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln851 "/>
</bind>
</comp>

<comp id="656" class="1005" name="invert_sqr_table_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="14" slack="1"/>
<pin id="658" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="invert_sqr_table_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="12" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="60" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="96" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="90" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="84" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="78" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="72" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="123" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="115" pin="3"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="139" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="147" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="131" pin="3"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="155" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="195" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="204" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="224"><net_src comp="192" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="220" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="229" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="22" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="249"><net_src comp="192" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="253"><net_src comp="245" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="274"><net_src comp="192" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="270" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="26" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="279" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="22" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="28" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="299"><net_src comp="192" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="295" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="300" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="26" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="22" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="324"><net_src comp="285" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="310" pin="4"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="260" pin="4"/><net_sink comp="326" pin=1"/></net>

<net id="340"><net_src comp="332" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="336" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="351"><net_src comp="30" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="32" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="353"><net_src comp="24" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="360"><net_src comp="34" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="22" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="362"><net_src comp="36" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="368"><net_src comp="38" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="354" pin="4"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="40" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="385"><net_src comp="44" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="24" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="46" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="377" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="387" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="399"><net_src comp="377" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="380" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="393" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="377" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="48" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="400" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="50" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="52" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="400" pin="3"/><net_sink comp="416" pin=2"/></net>

<net id="427"><net_src comp="416" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="54" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="416" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="56" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="50" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="442"><net_src comp="428" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="16" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="58" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="424" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="444" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="460"><net_src comp="109" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="495"><net_src comp="70" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="464" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="470" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="476" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="503" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="482" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="488" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="18" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="179" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="527"><net_src comp="521" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="532"><net_src comp="18" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="341" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="534"><net_src comp="528" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="535"><net_src comp="528" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="540"><net_src comp="461" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="457" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="542"><net_src comp="536" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="547"><net_src comp="467" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="457" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="549"><net_src comp="543" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="554"><net_src comp="473" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="457" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="556"><net_src comp="550" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="561"><net_src comp="479" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="457" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="563"><net_src comp="557" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="568"><net_src comp="485" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="457" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="570"><net_src comp="564" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="574"><net_src comp="115" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="579"><net_src comp="123" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="584"><net_src comp="131" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="589"><net_src comp="139" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="594"><net_src comp="147" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="599"><net_src comp="183" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="604"><net_src comp="195" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="609"><net_src comp="210" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="614"><net_src comp="220" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="619"><net_src comp="235" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="624"><net_src comp="245" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="629"><net_src comp="270" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="634"><net_src comp="295" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="639"><net_src comp="326" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="644"><net_src comp="528" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="649"><net_src comp="345" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="654"><net_src comp="371" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="659"><net_src comp="102" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="109" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
	Port: p_read4 | {}
	Port: invert_sqr_table | {}
 - Input state : 
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : p_read | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : p_read1 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : p_read2 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : p_read3 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : p_read4 | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2> : invert_sqr_table | {4 5 }
  - Chain level:
	State 1
		add_ln703 : 1
		add_ln703_1 : 1
		add_ln703_2 : 2
		add_ln703_3 : 3
		sext_ln1118 : 4
		r_V : 5
		mean_V : 6
	State 2
		sub_ln703 : 1
		sext_ln1118_1 : 2
		mul_ln708 : 3
		trunc_ln : 4
		sub_ln703_1 : 1
		sext_ln1118_2 : 2
		mul_ln708_1 : 3
		trunc_ln708_1 : 4
		sub_ln703_2 : 1
		sext_ln1118_3 : 2
		mul_ln708_2 : 3
		trunc_ln708_2 : 4
		sub_ln703_3 : 1
		sext_ln1118_4 : 2
		mul_ln708_3 : 3
		trunc_ln708_3 : 4
		sub_ln703_4 : 1
		sext_ln1118_5 : 2
		mul_ln708_4 : 3
		trunc_ln708_4 : 4
		add_ln703_5 : 5
		add_ln703_6 : 6
	State 3
		add_ln703_7 : 1
		sext_ln1118_6 : 2
		r_V_1 : 3
		tmp : 4
		tmp_1 : 4
		p_Result_2 : 5
		icmp_ln851 : 6
	State 4
		add_ln695 : 1
		select_ln850 : 2
		index : 3
		tmp_3 : 4
		index_1 : 5
		trunc_ln140 : 6
		tmp_4 : 6
		icmp_ln143 : 7
		index_2 : 8
		zext_ln144 : 9
		invert_sqr_table_addr : 10
		deno_inver_V : 11
	State 5
		zext_ln1116 : 1
		mul_ln1118 : 2
		sext_ln1116 : 3
		mul_ln1118_1 : 2
		sext_ln1116_1 : 3
		mul_ln1118_2 : 2
		sext_ln1116_2 : 3
		mul_ln1118_3 : 2
		sext_ln1116_3 : 3
		mul_ln1118_4 : 2
		sext_ln151 : 3
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		mrv_3 : 7
		mrv_4 : 8
		ret_ln151 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln703_fu_155   |    0    |    0    |    22   |
|          |   add_ln703_1_fu_161  |    0    |    0    |    22   |
|          |   add_ln703_2_fu_167  |    0    |    0    |    22   |
|          |   add_ln703_3_fu_173  |    0    |    0    |    22   |
|    add   |   add_ln703_5_fu_320  |    0    |    0    |    22   |
|          |   add_ln703_6_fu_326  |    0    |    0    |    22   |
|          |   add_ln703_4_fu_332  |    0    |    0    |    22   |
|          |   add_ln703_7_fu_336  |    0    |    0    |    22   |
|          |    add_ln695_fu_387   |    0    |    0    |    26   |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln703_fu_195   |    0    |    0    |    29   |
|          |   sub_ln703_1_fu_220  |    0    |    0    |    29   |
|    sub   |   sub_ln703_2_fu_245  |    0    |    0    |    29   |
|          |   sub_ln703_3_fu_270  |    0    |    0    |    29   |
|          |   sub_ln703_4_fu_295  |    0    |    0    |    29   |
|----------|-----------------------|---------|---------|---------|
|          |    mul_ln708_fu_204   |    2    |    0    |    22   |
|          |   mul_ln708_1_fu_229  |    2    |    0    |    22   |
|          |   mul_ln708_2_fu_254  |    2    |    0    |    22   |
|          |   mul_ln708_3_fu_279  |    2    |    0    |    22   |
|          |   mul_ln708_4_fu_304  |    2    |    0    |    22   |
|    mul   |       r_V_fu_521      |    1    |    0    |    0    |
|          |      r_V_1_fu_528     |    1    |    0    |    0    |
|          |   mul_ln1118_fu_536   |    1    |    0    |    0    |
|          |  mul_ln1118_1_fu_543  |    1    |    0    |    0    |
|          |  mul_ln1118_2_fu_550  |    1    |    0    |    0    |
|          |  mul_ln1118_3_fu_557  |    1    |    0    |    0    |
|          |  mul_ln1118_4_fu_564  |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln850_fu_393  |    0    |    0    |    20   |
|  select  |      index_fu_400     |    0    |    0    |    20   |
|          |     index_1_fu_416    |    0    |    0    |    20   |
|          |     index_2_fu_444    |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln851_fu_371   |    0    |    0    |    13   |
|          |   icmp_ln143_fu_438   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |  p_read_1_read_fu_72  |    0    |    0    |    0    |
|          |  p_read_2_read_fu_78  |    0    |    0    |    0    |
|   read   |  p_read_3_read_fu_84  |    0    |    0    |    0    |
|          |  p_read_4_read_fu_90  |    0    |    0    |    0    |
|          |  p_read_5_read_fu_96  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     shl_ln_fu_115     |    0    |    0    |    0    |
|          |   shl_ln728_1_fu_123  |    0    |    0    |    0    |
|bitconcatenate|   shl_ln728_2_fu_131  |    0    |    0    |    0    |
|          |   shl_ln728_3_fu_139  |    0    |    0    |    0    |
|          |   shl_ln728_4_fu_147  |    0    |    0    |    0    |
|          |   p_Result_2_fu_363   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   sext_ln1118_fu_179  |    0    |    0    |    0    |
|          |   sext_ln708_fu_192   |    0    |    0    |    0    |
|          |  sext_ln1118_1_fu_200 |    0    |    0    |    0    |
|          |  sext_ln1118_2_fu_225 |    0    |    0    |    0    |
|          |  sext_ln1118_3_fu_250 |    0    |    0    |    0    |
|          |  sext_ln1118_4_fu_275 |    0    |    0    |    0    |
|          |  sext_ln1118_5_fu_300 |    0    |    0    |    0    |
|          |  sext_ln1118_6_fu_341 |    0    |    0    |    0    |
|          |   sext_ln850_fu_377   |    0    |    0    |    0    |
|   sext   |  sext_ln1118_7_fu_461 |    0    |    0    |    0    |
|          |   sext_ln1116_fu_464  |    0    |    0    |    0    |
|          |  sext_ln1118_8_fu_467 |    0    |    0    |    0    |
|          |  sext_ln1116_1_fu_470 |    0    |    0    |    0    |
|          |  sext_ln1118_9_fu_473 |    0    |    0    |    0    |
|          |  sext_ln1116_2_fu_476 |    0    |    0    |    0    |
|          | sext_ln1118_10_fu_479 |    0    |    0    |    0    |
|          |  sext_ln1116_3_fu_482 |    0    |    0    |    0    |
|          | sext_ln1118_11_fu_485 |    0    |    0    |    0    |
|          |   sext_ln151_fu_488   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     mean_V_fu_183     |    0    |    0    |    0    |
|          |    trunc_ln_fu_210    |    0    |    0    |    0    |
|          |  trunc_ln708_1_fu_235 |    0    |    0    |    0    |
|          |  trunc_ln708_2_fu_260 |    0    |    0    |    0    |
|partselect|  trunc_ln708_3_fu_285 |    0    |    0    |    0    |
|          |  trunc_ln708_4_fu_310 |    0    |    0    |    0    |
|          |       tmp_fu_345      |    0    |    0    |    0    |
|          |      tmp_1_fu_354     |    0    |    0    |    0    |
|          |      tmp_4_fu_428     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|      tmp_2_fu_380     |    0    |    0    |    0    |
|          |      tmp_3_fu_408     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln140_fu_424  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   zext_ln144_fu_452   |    0    |    0    |    0    |
|          |   zext_ln1116_fu_457  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       mrv_fu_491      |    0    |    0    |    0    |
|          |      mrv_1_fu_497     |    0    |    0    |    0    |
|insertvalue|      mrv_2_fu_503     |    0    |    0    |    0    |
|          |      mrv_3_fu_509     |    0    |    0    |    0    |
|          |      mrv_4_fu_515     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    17   |    0    |   555   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     add_ln703_6_reg_636     |   22   |
|      icmp_ln851_reg_651     |    1   |
|invert_sqr_table_addr_reg_656|   14   |
|        mean_V_reg_596       |   21   |
|        r_V_1_reg_641        |   37   |
|     shl_ln728_1_reg_576     |   22   |
|     shl_ln728_2_reg_581     |   22   |
|     shl_ln728_3_reg_586     |   22   |
|     shl_ln728_4_reg_591     |   22   |
|        shl_ln_reg_571       |   22   |
|     sub_ln703_1_reg_611     |   22   |
|     sub_ln703_2_reg_621     |   22   |
|     sub_ln703_3_reg_626     |   22   |
|     sub_ln703_4_reg_631     |   22   |
|      sub_ln703_reg_601      |   22   |
|         tmp_reg_646         |   19   |
|    trunc_ln708_1_reg_616    |   22   |
|       trunc_ln_reg_606      |   22   |
+-----------------------------+--------+
|            Total            |   378  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   28   ||  0.603  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   17   |    -   |    0   |   555  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   378  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |    0   |   378  |   564  |
+-----------+--------+--------+--------+--------+
