// Seed: 2335742141
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout supply1 id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wand id_5;
  wire id_6;
  initial
    if (1) begin : LABEL_0
      $signed(43);
      ;
      wait (1);
    end
  assign id_5 = -1;
  assign id_4 = 1;
  always @(*);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  not primCall (id_2, id_3);
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3
  );
  logic [1 : -1] id_4;
endmodule
