// Seed: 1988861798
module module_0;
  assign id_1 = id_1 - 1 == (-1);
  supply1 id_3 = id_2;
  id_4(
      1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_5;
  wire id_6;
  module_0 modCall_1 ();
  assign id_1 = id_4 - -1;
  wire id_7, id_8;
  wire id_9;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  initial id_1 <= -1;
  parameter id_2 = 1'b0;
  module_0 modCall_1 ();
  reg id_3;
  id_4 :
  assert property (@(id_2) id_2)
    #1
      if (1) id_3 <= 1 !== -1;
      else #1 #1 id_3 = 1;
endmodule : SymbolIdentifier
