# COEN122 Final Project
Alex Martin, Kush Mahajani

A MIPS-like pipelined CPU implemented in Verilog.
