INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:13:03 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.570ns period=7.140ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.140ns  (clk rise@7.140ns - clk rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 2.161ns (35.045%)  route 4.005ns (64.955%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.623 - 7.140 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2051, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X47Y173        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y173        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/Q
                         net (fo=37, routed)          0.522     1.246    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]
    SLICE_X44Y174        LUT5 (Prop_lut5_I3_O)        0.043     1.289 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_8/O
                         net (fo=1, routed)           0.000     1.289    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_i_8_n_0
    SLICE_X44Y174        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.527 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.007     1.534    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X44Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.584 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.584    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X44Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.634 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.634    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X44Y177        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.781 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=9, routed)           0.315     2.095    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_4
    SLICE_X45Y177        LUT3 (Prop_lut3_I0_O)        0.120     2.215 f  lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_8/O
                         net (fo=34, routed)          0.421     2.637    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_8_n_0
    SLICE_X43Y178        LUT6 (Prop_lut6_I2_O)        0.043     2.680 f  lsq1/handshake_lsq_lsq1_core/dataReg[25]_i_5/O
                         net (fo=2, routed)           0.412     3.092    lsq1/handshake_lsq_lsq1_core/dataReg[25]_i_5_n_0
    SLICE_X41Y179        LUT6 (Prop_lut6_I5_O)        0.043     3.135 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_22/O
                         net (fo=12, routed)          0.321     3.456    lsq1/handshake_lsq_lsq1_core/dataReg_reg[25]
    SLICE_X41Y179        LUT4 (Prop_lut4_I3_O)        0.043     3.499 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9/O
                         net (fo=10, routed)          0.197     3.696    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_9_n_0
    SLICE_X42Y179        LUT6 (Prop_lut6_I0_O)        0.043     3.739 r  lsq1/handshake_lsq_lsq1_core/level4_c1[17]_i_3/O
                         net (fo=50, routed)          0.272     4.011    lsq1/handshake_lsq_lsq1_core/dataReg_reg[29]
    SLICE_X42Y178        LUT3 (Prop_lut3_I1_O)        0.043     4.054 f  lsq1/handshake_lsq_lsq1_core/level4_c1[9]_i_2/O
                         net (fo=4, routed)           0.101     4.155    load1/data_tehb/control/ltOp_carry
    SLICE_X42Y178        LUT6 (Prop_lut6_I4_O)        0.043     4.198 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.262     4.460    addf0/operator/DI[3]
    SLICE_X43Y179        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.644 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.644    addf0/operator/ltOp_carry_n_0
    SLICE_X43Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.693 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.693    addf0/operator/ltOp_carry__0_n_0
    SLICE_X43Y181        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.742 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.742    addf0/operator/ltOp_carry__1_n_0
    SLICE_X43Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.791 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.791    addf0/operator/ltOp_carry__2_n_0
    SLICE_X43Y183        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.918 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.363     5.281    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X42Y184        LUT2 (Prop_lut2_I0_O)        0.134     5.415 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.415    addf0/operator/p_1_in[0]
    SLICE_X42Y184        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.235     5.650 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.339     5.989    addf0/operator/RightShifterComponent/O[1]
    SLICE_X43Y185        LUT4 (Prop_lut4_I0_O)        0.126     6.115 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.179     6.294    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X42Y186        LUT5 (Prop_lut5_I0_O)        0.043     6.337 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.102     6.439    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X42Y186        LUT3 (Prop_lut3_I1_O)        0.043     6.482 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.192     6.674    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X43Y187        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.140     7.140 r  
                                                      0.000     7.140 r  clk (IN)
                         net (fo=2051, unset)         0.483     7.623    addf0/operator/RightShifterComponent/clk
    SLICE_X43Y187        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     7.623    
                         clock uncertainty           -0.035     7.587    
    SLICE_X43Y187        FDRE (Setup_fdre_C_R)       -0.295     7.292    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.292    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  0.618    




