

================================================================
== Synthesis Summary Report of 'butterworth_double'
================================================================
+ General Information: 
    * Date:           Mon Jun 10 10:01:08 2024
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        butter_double
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |        Modules       |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |        & Loops       |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +----------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ butterworth_double  |  Timing|   1.16|    21560|  2.156e+05|         -|    21561|     -|        no|     -|  17 (7%)|  3380 (3%)|  3407 (6%)|    -|
    | o loop_stream        |       -|  -7.30|    21558|  2.156e+05|        76|       21|  1024|       yes|     -|        -|          -|          -|    -|
    +----------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+

