// Seed: 720123689
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    output uwire id_2,
    input wand id_3,
    input wand id_4,
    output tri id_5,
    output tri0 id_6,
    output wand id_7,
    input wand id_8,
    output supply0 id_9,
    output tri1 id_10,
    input wire id_11,
    input wor id_12,
    input wire id_13,
    input tri0 id_14,
    output wire id_15,
    input tri0 id_16,
    output wire id_17,
    input wor id_18,
    input wor id_19,
    input tri1 id_20
    , id_22
);
  tri0 id_23;
  id_24(
      id_19, id_5(id_11, id_23, id_22) - 1, 1
  );
endmodule
module module_1 (
    output uwire id_0
    , id_3,
    input  tri   id_1
);
  assign id_3 = 1;
  wire id_4;
  module_0(
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
  assign id_3 = 1;
endmodule
