{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574896925605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574896925621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 17:22:05 2019 " "Processing started: Wed Nov 27 17:22:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574896925621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896925621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toplevel -c toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896925621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574896926902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574896926902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uca.v 1 1 " "Found 1 design units, including 1 entities, in source file uca.v" { { "Info" "ISGN_ENTITY_NAME" "1 UCA " "Found entity 1: UCA" {  } { { "UCA.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UCA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_4.v 1 1 " "Found 1 design units, including 1 entities, in source file sum_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUM_4 " "Found entity 1: SUM_4" {  } { { "SUM_4.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/SUM_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.v 1 1 " "Found 1 design units, including 1 entities, in source file sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 SUM " "Found entity 1: SUM" {  } { { "SUM.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/SUM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Found entity 1: sign_ext" {  } { { "sign_ext.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/sign_ext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936168 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mult4 mult4.v " "Entity \"mult4\" obtained from \"mult4.v\" instead of from Quartus Prime megafunction library" {  } { { "mult4.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mult4.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1574896936168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult4.v 1 1 " "Found 1 design units, including 1 entities, in source file mult4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult4 " "Found entity 1: mult4" {  } { { "mult4.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mult4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult3.v 1 1 " "Found 1 design units, including 1 entities, in source file mult3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult3 " "Found entity 1: mult3" {  } { { "mult3.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mult3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936168 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mult2 mult2.v " "Entity \"mult2\" obtained from \"mult2.v\" instead of from Quartus Prime megafunction library" {  } { { "mult2.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mult2.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1574896936184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult2.v 1 1 " "Found 1 design units, including 1 entities, in source file mult2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult2 " "Found entity 1: mult2" {  } { { "mult2.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mult2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mult.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_instrucciones.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_instrucciones.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_instrucciones " "Found entity 1: memoria_instrucciones" {  } { { "memoria_instrucciones.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/memoria_instrucciones.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_dat.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_dat.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_dat " "Found entity 1: mem_dat" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ma.v 1 1 " "Found 1 design units, including 1 entities, in source file ma.v" { { "Info" "ISGN_ENTITY_NAME" "1 MA " "Found entity 1: MA" {  } { { "MA.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/MA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufer_mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file bufer_mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFER_MEM_WB " "Found entity 1: BUFER_MEM_WB" {  } { { "BUFER_MEM_WB.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/BUFER_MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufer_if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file bufer_if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFER_IF_ID " "Found entity 1: BUFER_IF_ID" {  } { { "BUFER_IF_ID.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/BUFER_IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufer_id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file bufer_id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFER_ID_EX " "Found entity 1: BUFER_ID_EX" {  } { { "BUFER_ID_EX.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/BUFER_ID_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bufer_ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file bufer_ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFER_EX_MEM " "Found entity 1: BUFER_EX_MEM" {  } { { "BUFER_EX_MEM.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/BUFER_EX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "br.v 1 1 " "Found 1 design units, including 1 entities, in source file br.v" { { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "BR.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/BR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT2 " "Found entity 1: SHIFT2" {  } { { "SHIFT2.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/SHIFT2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Escribir_Dato Escribir_dato toplevel.v(4) " "Verilog HDL Declaration information at toplevel.v(4): object \"Escribir_Dato\" differs only in case from object \"Escribir_dato\" in the same scope" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574896936215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult5.v 1 1 " "Found 1 design units, including 1 entities, in source file mult5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult5 " "Found entity 1: mult5" {  } { { "mult5.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mult5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574896936215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936215 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 toplevel.v(63) " "Verilog HDL assignment warning at toplevel.v(63): truncated value with size 32 to match size of target (9)" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst11 " "Elaborating entity \"pc\" for hierarchy \"pc:inst11\"" {  } { { "toplevel.v" "inst11" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_instrucciones memoria_instrucciones:inst12 " "Elaborating entity \"memoria_instrucciones\" for hierarchy \"memoria_instrucciones:inst12\"" {  } { { "toplevel.v" "inst12" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "140 0 511 memoria_instrucciones.v(15) " "Verilog HDL warning at memoria_instrucciones.v(15): number of words (140) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "memoria_instrucciones.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/memoria_instrucciones.v" 15 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|memoria_instrucciones:inst12"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mem memoria_instrucciones.v(14) " "Verilog HDL warning at memoria_instrucciones.v(14): initial value for variable mem should be constant" {  } { { "memoria_instrucciones.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/memoria_instrucciones.v" 14 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|memoria_instrucciones:inst12"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem 0 memoria_instrucciones.v(7) " "Net \"mem\" at memoria_instrucciones.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "memoria_instrucciones.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/memoria_instrucciones.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|memoria_instrucciones:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUM_4 SUM_4:inst13 " "Elaborating entity \"SUM_4\" for hierarchy \"SUM_4:inst13\"" {  } { { "toplevel.v" "inst13" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFER_IF_ID BUFER_IF_ID:inst16 " "Elaborating entity \"BUFER_IF_ID\" for hierarchy \"BUFER_IF_ID:inst16\"" {  } { { "toplevel.v" "inst16" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT2 SHIFT2:inst21 " "Elaborating entity \"SHIFT2\" for hierarchy \"SHIFT2:inst21\"" {  } { { "toplevel.v" "inst21" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:inst2 " "Elaborating entity \"UC\" for hierarchy \"UC:inst2\"" {  } { { "toplevel.v" "inst2" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"en\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enw UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"enw\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enr UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"enr\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluc UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"aluc\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_mult2 UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"en_mult2\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memreg UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"memreg\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_mult3 UC.v(16) " "Verilog HDL Always Construct warning at UC.v(16): inferring latch(es) for variable \"en_mult3\", which holds its previous value in one or more paths through the always construct" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_mult3 UC.v(16) " "Inferred latch for \"en_mult3\" at UC.v(16)" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memreg UC.v(16) " "Inferred latch for \"memreg\" at UC.v(16)" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch UC.v(16) " "Inferred latch for \"branch\" at UC.v(16)" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump UC.v(16) " "Inferred latch for \"jump\" at UC.v(16)" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_mult2 UC.v(16) " "Inferred latch for \"en_mult2\" at UC.v(16)" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluc\[0\] UC.v(16) " "Inferred latch for \"aluc\[0\]\" at UC.v(16)" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluc\[1\] UC.v(16) " "Inferred latch for \"aluc\[1\]\" at UC.v(16)" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluc\[2\] UC.v(16) " "Inferred latch for \"aluc\[2\]\" at UC.v(16)" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enr UC.v(16) " "Inferred latch for \"enr\" at UC.v(16)" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enw UC.v(16) " "Inferred latch for \"enw\" at UC.v(16)" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en UC.v(16) " "Inferred latch for \"en\" at UC.v(16)" {  } { { "UC.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UC.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936840 "|toplevel|UC:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR BR:inst1 " "Elaborating entity \"BR\" for hierarchy \"BR:inst1\"" {  } { { "toplevel.v" "inst1" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:inst10 " "Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:inst10\"" {  } { { "toplevel.v" "inst10" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFER_ID_EX BUFER_ID_EX:inst17 " "Elaborating entity \"BUFER_ID_EX\" for hierarchy \"BUFER_ID_EX:inst17\"" {  } { { "toplevel.v" "inst17" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult3 mult3:inst8 " "Elaborating entity \"mult3\" for hierarchy \"mult3:inst8\"" {  } { { "toplevel.v" "inst8" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst3\"" {  } { { "toplevel.v" "inst3" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(9) " "Verilog HDL Case Statement warning at ALU.v(9): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ALU.v(51) " "Verilog HDL Case Statement warning at ALU.v(51): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 51 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] ALU.v(9) " "Inferred latch for \"res\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] ALU.v(9) " "Inferred latch for \"res\[1\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] ALU.v(9) " "Inferred latch for \"res\[2\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] ALU.v(9) " "Inferred latch for \"res\[3\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] ALU.v(9) " "Inferred latch for \"res\[4\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] ALU.v(9) " "Inferred latch for \"res\[5\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] ALU.v(9) " "Inferred latch for \"res\[6\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] ALU.v(9) " "Inferred latch for \"res\[7\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] ALU.v(9) " "Inferred latch for \"res\[8\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] ALU.v(9) " "Inferred latch for \"res\[9\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] ALU.v(9) " "Inferred latch for \"res\[10\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] ALU.v(9) " "Inferred latch for \"res\[11\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] ALU.v(9) " "Inferred latch for \"res\[12\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] ALU.v(9) " "Inferred latch for \"res\[13\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] ALU.v(9) " "Inferred latch for \"res\[14\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] ALU.v(9) " "Inferred latch for \"res\[15\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] ALU.v(9) " "Inferred latch for \"res\[16\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] ALU.v(9) " "Inferred latch for \"res\[17\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] ALU.v(9) " "Inferred latch for \"res\[18\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] ALU.v(9) " "Inferred latch for \"res\[19\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] ALU.v(9) " "Inferred latch for \"res\[20\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] ALU.v(9) " "Inferred latch for \"res\[21\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] ALU.v(9) " "Inferred latch for \"res\[22\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] ALU.v(9) " "Inferred latch for \"res\[23\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] ALU.v(9) " "Inferred latch for \"res\[24\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] ALU.v(9) " "Inferred latch for \"res\[25\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] ALU.v(9) " "Inferred latch for \"res\[26\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] ALU.v(9) " "Inferred latch for \"res\[27\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] ALU.v(9) " "Inferred latch for \"res\[28\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] ALU.v(9) " "Inferred latch for \"res\[29\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] ALU.v(9) " "Inferred latch for \"res\[30\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] ALU.v(9) " "Inferred latch for \"res\[31\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|ALU:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCA UCA:inst4 " "Elaborating entity \"UCA\" for hierarchy \"UCA:inst4\"" {  } { { "toplevel.v" "inst4" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UCA.v(11) " "Verilog HDL Case Statement warning at UCA.v(11): incomplete case statement has no default case item" {  } { { "UCA.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UCA.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|UCA:inst4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "UCA.v(8) " "Verilog HDL Case Statement warning at UCA.v(8): incomplete case statement has no default case item" {  } { { "UCA.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UCA.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|UCA:inst4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sal_alu UCA.v(8) " "Verilog HDL Always Construct warning at UCA.v(8): inferring latch(es) for variable \"sal_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "UCA.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UCA.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|UCA:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal_alu\[0\] UCA.v(8) " "Inferred latch for \"sal_alu\[0\]\" at UCA.v(8)" {  } { { "UCA.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UCA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|UCA:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal_alu\[1\] UCA.v(8) " "Inferred latch for \"sal_alu\[1\]\" at UCA.v(8)" {  } { { "UCA.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UCA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|UCA:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal_alu\[2\] UCA.v(8) " "Inferred latch for \"sal_alu\[2\]\" at UCA.v(8)" {  } { { "UCA.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UCA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|UCA:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sal_alu\[3\] UCA.v(8) " "Inferred latch for \"sal_alu\[3\]\" at UCA.v(8)" {  } { { "UCA.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/UCA.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 "|toplevel|UCA:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult2 mult2:inst7 " "Elaborating entity \"mult2\" for hierarchy \"mult2:inst7\"" {  } { { "toplevel.v" "inst7" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SUM SUM:inst14 " "Elaborating entity \"SUM\" for hierarchy \"SUM:inst14\"" {  } { { "toplevel.v" "inst14" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFER_EX_MEM BUFER_EX_MEM:inst18 " "Elaborating entity \"BUFER_EX_MEM\" for hierarchy \"BUFER_EX_MEM:inst18\"" {  } { { "toplevel.v" "inst18" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult5 mult5:inst22 " "Elaborating entity \"mult5\" for hierarchy \"mult5:inst22\"" {  } { { "toplevel.v" "inst22" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_dat mem_dat:inst5 " "Elaborating entity \"mem_dat\" for hierarchy \"mem_dat:inst5\"" {  } { { "toplevel.v" "inst5" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mem_dat.v(10) " "Verilog HDL Case Statement warning at mem_dat.v(10): incomplete case statement has no default case item" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mem_dat.v(16) " "Verilog HDL Case Statement warning at mem_dat.v(16): incomplete case statement has no default case item" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DR mem_dat.v(10) " "Verilog HDL Always Construct warning at mem_dat.v(10): inferring latch(es) for variable \"DR\", which holds its previous value in one or more paths through the always construct" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[0\] mem_dat.v(10) " "Inferred latch for \"DR\[0\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[1\] mem_dat.v(10) " "Inferred latch for \"DR\[1\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[2\] mem_dat.v(10) " "Inferred latch for \"DR\[2\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[3\] mem_dat.v(10) " "Inferred latch for \"DR\[3\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[4\] mem_dat.v(10) " "Inferred latch for \"DR\[4\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[5\] mem_dat.v(10) " "Inferred latch for \"DR\[5\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[6\] mem_dat.v(10) " "Inferred latch for \"DR\[6\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[7\] mem_dat.v(10) " "Inferred latch for \"DR\[7\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[8\] mem_dat.v(10) " "Inferred latch for \"DR\[8\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[9\] mem_dat.v(10) " "Inferred latch for \"DR\[9\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[10\] mem_dat.v(10) " "Inferred latch for \"DR\[10\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[11\] mem_dat.v(10) " "Inferred latch for \"DR\[11\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[12\] mem_dat.v(10) " "Inferred latch for \"DR\[12\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[13\] mem_dat.v(10) " "Inferred latch for \"DR\[13\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[14\] mem_dat.v(10) " "Inferred latch for \"DR\[14\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[15\] mem_dat.v(10) " "Inferred latch for \"DR\[15\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[16\] mem_dat.v(10) " "Inferred latch for \"DR\[16\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[17\] mem_dat.v(10) " "Inferred latch for \"DR\[17\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[18\] mem_dat.v(10) " "Inferred latch for \"DR\[18\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[19\] mem_dat.v(10) " "Inferred latch for \"DR\[19\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[20\] mem_dat.v(10) " "Inferred latch for \"DR\[20\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[21\] mem_dat.v(10) " "Inferred latch for \"DR\[21\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[22\] mem_dat.v(10) " "Inferred latch for \"DR\[22\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[23\] mem_dat.v(10) " "Inferred latch for \"DR\[23\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[24\] mem_dat.v(10) " "Inferred latch for \"DR\[24\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[25\] mem_dat.v(10) " "Inferred latch for \"DR\[25\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[26\] mem_dat.v(10) " "Inferred latch for \"DR\[26\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[27\] mem_dat.v(10) " "Inferred latch for \"DR\[27\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[28\] mem_dat.v(10) " "Inferred latch for \"DR\[28\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[29\] mem_dat.v(10) " "Inferred latch for \"DR\[29\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[30\] mem_dat.v(10) " "Inferred latch for \"DR\[30\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DR\[31\] mem_dat.v(10) " "Inferred latch for \"DR\[31\]\" at mem_dat.v(10)" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 "|toplevel|mem_dat:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MA MA:inst15 " "Elaborating entity \"MA\" for hierarchy \"MA:inst15\"" {  } { { "toplevel.v" "inst15" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFER_MEM_WB BUFER_MEM_WB:inst19 " "Elaborating entity \"BUFER_MEM_WB\" for hierarchy \"BUFER_MEM_WB:inst19\"" {  } { { "toplevel.v" "inst19" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult4 mult4:inst9 " "Elaborating entity \"mult4\" for hierarchy \"mult4:inst9\"" {  } { { "toplevel.v" "inst9" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:inst6 " "Elaborating entity \"mult\" for hierarchy \"mult:inst6\"" {  } { { "toplevel.v" "inst6" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574896936918 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[31\] " "Net \"w58\[31\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[31\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[30\] " "Net \"w58\[30\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[30\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[29\] " "Net \"w58\[29\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[29\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[28\] " "Net \"w58\[28\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[28\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[27\] " "Net \"w58\[27\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[27\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[26\] " "Net \"w58\[26\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[26\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[25\] " "Net \"w58\[25\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[25\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[24\] " "Net \"w58\[24\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[24\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[23\] " "Net \"w58\[23\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[23\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[22\] " "Net \"w58\[22\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[22\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[21\] " "Net \"w58\[21\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[21\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[20\] " "Net \"w58\[20\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[20\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[19\] " "Net \"w58\[19\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[19\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[18\] " "Net \"w58\[18\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[18\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[17\] " "Net \"w58\[17\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[17\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[16\] " "Net \"w58\[16\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[16\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[15\] " "Net \"w58\[15\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[15\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[14\] " "Net \"w58\[14\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[14\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[13\] " "Net \"w58\[13\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[13\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[12\] " "Net \"w58\[12\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[12\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[11\] " "Net \"w58\[11\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[11\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[10\] " "Net \"w58\[10\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[10\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "w58\[9\] " "Net \"w58\[9\]\" is missing source, defaulting to GND" {  } { { "toplevel.v" "w58\[9\]" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574896939340 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1574896939340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[6\] " "LATCH primitive \"mem_dat:inst5\|DR\[6\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[7\] " "LATCH primitive \"mem_dat:inst5\|DR\[7\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[8\] " "LATCH primitive \"mem_dat:inst5\|DR\[8\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[9\] " "LATCH primitive \"mem_dat:inst5\|DR\[9\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[10\] " "LATCH primitive \"mem_dat:inst5\|DR\[10\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[11\] " "LATCH primitive \"mem_dat:inst5\|DR\[11\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[12\] " "LATCH primitive \"mem_dat:inst5\|DR\[12\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[13\] " "LATCH primitive \"mem_dat:inst5\|DR\[13\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[14\] " "LATCH primitive \"mem_dat:inst5\|DR\[14\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[15\] " "LATCH primitive \"mem_dat:inst5\|DR\[15\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[16\] " "LATCH primitive \"mem_dat:inst5\|DR\[16\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[17\] " "LATCH primitive \"mem_dat:inst5\|DR\[17\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[18\] " "LATCH primitive \"mem_dat:inst5\|DR\[18\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[19\] " "LATCH primitive \"mem_dat:inst5\|DR\[19\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[20\] " "LATCH primitive \"mem_dat:inst5\|DR\[20\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[21\] " "LATCH primitive \"mem_dat:inst5\|DR\[21\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[22\] " "LATCH primitive \"mem_dat:inst5\|DR\[22\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[23\] " "LATCH primitive \"mem_dat:inst5\|DR\[23\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[24\] " "LATCH primitive \"mem_dat:inst5\|DR\[24\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[25\] " "LATCH primitive \"mem_dat:inst5\|DR\[25\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[26\] " "LATCH primitive \"mem_dat:inst5\|DR\[26\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[27\] " "LATCH primitive \"mem_dat:inst5\|DR\[27\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[28\] " "LATCH primitive \"mem_dat:inst5\|DR\[28\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[29\] " "LATCH primitive \"mem_dat:inst5\|DR\[29\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[30\] " "LATCH primitive \"mem_dat:inst5\|DR\[30\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[31\] " "LATCH primitive \"mem_dat:inst5\|DR\[31\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "mem_dat:inst5\|DR\[4\] " "LATCH primitive \"mem_dat:inst5\|DR\[4\]\" is permanently disabled" {  } { { "mem_dat.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/mem_dat.v" 10 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst3\|res\[0\] " "LATCH primitive \"ALU:inst3\|res\[0\]\" is permanently enabled" {  } { { "ALU.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/ALU.v" 9 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574896940667 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/db/toplevel.ram0_BR_8e0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/db/toplevel.ram0_BR_8e0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1574896940745 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574896940886 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_1\[0\] GND " "Pin \"Direccion_1\[0\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_1\[1\] GND " "Pin \"Direccion_1\[1\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_1\[2\] GND " "Pin \"Direccion_1\[2\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_1\[3\] GND " "Pin \"Direccion_1\[3\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_1\[4\] GND " "Pin \"Direccion_1\[4\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_2\[0\] GND " "Pin \"Direccion_2\[0\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_2\[1\] GND " "Pin \"Direccion_2\[1\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_2\[2\] GND " "Pin \"Direccion_2\[2\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_2\[3\] GND " "Pin \"Direccion_2\[3\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_2\[4\] GND " "Pin \"Direccion_2\[4\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_escribir\[0\] GND " "Pin \"Direccion_escribir\[0\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_escribir[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_escribir\[1\] GND " "Pin \"Direccion_escribir\[1\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_escribir[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_escribir\[2\] GND " "Pin \"Direccion_escribir\[2\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_escribir[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_escribir\[3\] GND " "Pin \"Direccion_escribir\[3\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_escribir[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_escribir\[4\] GND " "Pin \"Direccion_escribir\[4\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_escribir[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[0\] GND " "Pin \"Escribir_Dato\[0\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[1\] GND " "Pin \"Escribir_Dato\[1\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[2\] GND " "Pin \"Escribir_Dato\[2\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[3\] GND " "Pin \"Escribir_Dato\[3\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[4\] GND " "Pin \"Escribir_Dato\[4\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[5\] GND " "Pin \"Escribir_Dato\[5\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[6\] GND " "Pin \"Escribir_Dato\[6\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[7\] GND " "Pin \"Escribir_Dato\[7\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[8\] GND " "Pin \"Escribir_Dato\[8\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[9\] GND " "Pin \"Escribir_Dato\[9\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[10\] GND " "Pin \"Escribir_Dato\[10\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[11\] GND " "Pin \"Escribir_Dato\[11\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[12\] GND " "Pin \"Escribir_Dato\[12\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[13\] GND " "Pin \"Escribir_Dato\[13\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[14\] GND " "Pin \"Escribir_Dato\[14\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[15\] GND " "Pin \"Escribir_Dato\[15\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[16\] GND " "Pin \"Escribir_Dato\[16\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[17\] GND " "Pin \"Escribir_Dato\[17\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[18\] GND " "Pin \"Escribir_Dato\[18\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[19\] GND " "Pin \"Escribir_Dato\[19\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[20\] GND " "Pin \"Escribir_Dato\[20\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[21\] GND " "Pin \"Escribir_Dato\[21\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[22\] GND " "Pin \"Escribir_Dato\[22\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[23\] GND " "Pin \"Escribir_Dato\[23\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[24\] GND " "Pin \"Escribir_Dato\[24\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[25\] GND " "Pin \"Escribir_Dato\[25\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[26\] GND " "Pin \"Escribir_Dato\[26\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[27\] GND " "Pin \"Escribir_Dato\[27\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[28\] GND " "Pin \"Escribir_Dato\[28\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[29\] GND " "Pin \"Escribir_Dato\[29\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[30\] GND " "Pin \"Escribir_Dato\[30\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_Dato\[31\] GND " "Pin \"Escribir_Dato\[31\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_Dato[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[0\] GND " "Pin \"Leer_DR1\[0\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[1\] GND " "Pin \"Leer_DR1\[1\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[2\] GND " "Pin \"Leer_DR1\[2\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[3\] GND " "Pin \"Leer_DR1\[3\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[4\] GND " "Pin \"Leer_DR1\[4\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[5\] GND " "Pin \"Leer_DR1\[5\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[6\] GND " "Pin \"Leer_DR1\[6\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[7\] GND " "Pin \"Leer_DR1\[7\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[8\] GND " "Pin \"Leer_DR1\[8\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[9\] GND " "Pin \"Leer_DR1\[9\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[10\] GND " "Pin \"Leer_DR1\[10\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[11\] GND " "Pin \"Leer_DR1\[11\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[12\] GND " "Pin \"Leer_DR1\[12\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[13\] GND " "Pin \"Leer_DR1\[13\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[14\] GND " "Pin \"Leer_DR1\[14\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[15\] GND " "Pin \"Leer_DR1\[15\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[16\] GND " "Pin \"Leer_DR1\[16\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[17\] GND " "Pin \"Leer_DR1\[17\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[18\] GND " "Pin \"Leer_DR1\[18\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[19\] GND " "Pin \"Leer_DR1\[19\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[20\] GND " "Pin \"Leer_DR1\[20\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[21\] GND " "Pin \"Leer_DR1\[21\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[22\] GND " "Pin \"Leer_DR1\[22\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[23\] GND " "Pin \"Leer_DR1\[23\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[24\] GND " "Pin \"Leer_DR1\[24\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[25\] GND " "Pin \"Leer_DR1\[25\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[26\] GND " "Pin \"Leer_DR1\[26\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[27\] GND " "Pin \"Leer_DR1\[27\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[28\] GND " "Pin \"Leer_DR1\[28\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[29\] GND " "Pin \"Leer_DR1\[29\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[30\] GND " "Pin \"Leer_DR1\[30\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR1\[31\] GND " "Pin \"Leer_DR1\[31\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[0\] GND " "Pin \"Leer_DR2\[0\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[1\] GND " "Pin \"Leer_DR2\[1\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[2\] GND " "Pin \"Leer_DR2\[2\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[3\] GND " "Pin \"Leer_DR2\[3\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[4\] GND " "Pin \"Leer_DR2\[4\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[5\] GND " "Pin \"Leer_DR2\[5\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[6\] GND " "Pin \"Leer_DR2\[6\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[7\] GND " "Pin \"Leer_DR2\[7\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[8\] GND " "Pin \"Leer_DR2\[8\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[9\] GND " "Pin \"Leer_DR2\[9\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[10\] GND " "Pin \"Leer_DR2\[10\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[11\] GND " "Pin \"Leer_DR2\[11\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[12\] GND " "Pin \"Leer_DR2\[12\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[13\] GND " "Pin \"Leer_DR2\[13\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[14\] GND " "Pin \"Leer_DR2\[14\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[15\] GND " "Pin \"Leer_DR2\[15\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[16\] GND " "Pin \"Leer_DR2\[16\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[17\] GND " "Pin \"Leer_DR2\[17\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[18\] GND " "Pin \"Leer_DR2\[18\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[19\] GND " "Pin \"Leer_DR2\[19\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[20\] GND " "Pin \"Leer_DR2\[20\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[21\] GND " "Pin \"Leer_DR2\[21\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[22\] GND " "Pin \"Leer_DR2\[22\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[23\] GND " "Pin \"Leer_DR2\[23\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[24\] GND " "Pin \"Leer_DR2\[24\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[25\] GND " "Pin \"Leer_DR2\[25\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[26\] GND " "Pin \"Leer_DR2\[26\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[27\] GND " "Pin \"Leer_DR2\[27\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[28\] GND " "Pin \"Leer_DR2\[28\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[29\] GND " "Pin \"Leer_DR2\[29\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[30\] GND " "Pin \"Leer_DR2\[30\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer_DR2\[31\] GND " "Pin \"Leer_DR2\[31\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer_DR2[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[0\] VCC " "Pin \"instruccion\[0\]\" is stuck at VCC" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[1\] GND " "Pin \"instruccion\[1\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[2\] GND " "Pin \"instruccion\[2\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[3\] GND " "Pin \"instruccion\[3\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[4\] GND " "Pin \"instruccion\[4\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[5\] GND " "Pin \"instruccion\[5\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[6\] GND " "Pin \"instruccion\[6\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[7\] GND " "Pin \"instruccion\[7\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[8\] GND " "Pin \"instruccion\[8\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[9\] GND " "Pin \"instruccion\[9\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[10\] GND " "Pin \"instruccion\[10\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[11\] GND " "Pin \"instruccion\[11\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[12\] GND " "Pin \"instruccion\[12\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[13\] GND " "Pin \"instruccion\[13\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[14\] GND " "Pin \"instruccion\[14\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[15\] GND " "Pin \"instruccion\[15\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[16\] GND " "Pin \"instruccion\[16\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[17\] GND " "Pin \"instruccion\[17\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[18\] GND " "Pin \"instruccion\[18\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[19\] GND " "Pin \"instruccion\[19\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[20\] GND " "Pin \"instruccion\[20\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[21\] GND " "Pin \"instruccion\[21\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[22\] GND " "Pin \"instruccion\[22\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[23\] GND " "Pin \"instruccion\[23\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[24\] GND " "Pin \"instruccion\[24\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[25\] GND " "Pin \"instruccion\[25\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[26\] GND " "Pin \"instruccion\[26\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[27\] GND " "Pin \"instruccion\[27\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[28\] GND " "Pin \"instruccion\[28\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[29\] GND " "Pin \"instruccion\[29\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[30\] GND " "Pin \"instruccion\[30\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instruccion\[31\] GND " "Pin \"instruccion\[31\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|instruccion[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[0\] GND " "Pin \"Entrada1\[0\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[1\] GND " "Pin \"Entrada1\[1\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[2\] GND " "Pin \"Entrada1\[2\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[3\] GND " "Pin \"Entrada1\[3\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[4\] GND " "Pin \"Entrada1\[4\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[5\] GND " "Pin \"Entrada1\[5\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[6\] GND " "Pin \"Entrada1\[6\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[7\] GND " "Pin \"Entrada1\[7\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[8\] GND " "Pin \"Entrada1\[8\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[9\] GND " "Pin \"Entrada1\[9\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[10\] GND " "Pin \"Entrada1\[10\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[11\] GND " "Pin \"Entrada1\[11\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[12\] GND " "Pin \"Entrada1\[12\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[13\] GND " "Pin \"Entrada1\[13\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[14\] GND " "Pin \"Entrada1\[14\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[15\] GND " "Pin \"Entrada1\[15\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[16\] GND " "Pin \"Entrada1\[16\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[17\] GND " "Pin \"Entrada1\[17\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[18\] GND " "Pin \"Entrada1\[18\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[19\] GND " "Pin \"Entrada1\[19\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[20\] GND " "Pin \"Entrada1\[20\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[21\] GND " "Pin \"Entrada1\[21\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[22\] GND " "Pin \"Entrada1\[22\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[23\] GND " "Pin \"Entrada1\[23\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[24\] GND " "Pin \"Entrada1\[24\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[25\] GND " "Pin \"Entrada1\[25\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[26\] GND " "Pin \"Entrada1\[26\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[27\] GND " "Pin \"Entrada1\[27\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[28\] GND " "Pin \"Entrada1\[28\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[29\] GND " "Pin \"Entrada1\[29\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[30\] GND " "Pin \"Entrada1\[30\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada1\[31\] GND " "Pin \"Entrada1\[31\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[0\] GND " "Pin \"Entrada2\[0\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[1\] GND " "Pin \"Entrada2\[1\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[2\] GND " "Pin \"Entrada2\[2\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[3\] GND " "Pin \"Entrada2\[3\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[4\] GND " "Pin \"Entrada2\[4\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[5\] GND " "Pin \"Entrada2\[5\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[6\] GND " "Pin \"Entrada2\[6\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[7\] GND " "Pin \"Entrada2\[7\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[8\] GND " "Pin \"Entrada2\[8\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[9\] GND " "Pin \"Entrada2\[9\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[10\] GND " "Pin \"Entrada2\[10\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[11\] GND " "Pin \"Entrada2\[11\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[12\] GND " "Pin \"Entrada2\[12\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[13\] GND " "Pin \"Entrada2\[13\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[14\] GND " "Pin \"Entrada2\[14\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[15\] GND " "Pin \"Entrada2\[15\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[16\] GND " "Pin \"Entrada2\[16\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[17\] GND " "Pin \"Entrada2\[17\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[18\] GND " "Pin \"Entrada2\[18\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[19\] GND " "Pin \"Entrada2\[19\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[20\] GND " "Pin \"Entrada2\[20\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[21\] GND " "Pin \"Entrada2\[21\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[22\] GND " "Pin \"Entrada2\[22\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[23\] GND " "Pin \"Entrada2\[23\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[24\] GND " "Pin \"Entrada2\[24\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[25\] GND " "Pin \"Entrada2\[25\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[26\] GND " "Pin \"Entrada2\[26\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[27\] GND " "Pin \"Entrada2\[27\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[28\] GND " "Pin \"Entrada2\[28\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[29\] GND " "Pin \"Entrada2\[29\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[30\] GND " "Pin \"Entrada2\[30\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Entrada2\[31\] GND " "Pin \"Entrada2\[31\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Entrada2[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[0\] GND " "Pin \"Resultado\[0\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[1\] GND " "Pin \"Resultado\[1\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[2\] GND " "Pin \"Resultado\[2\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[3\] GND " "Pin \"Resultado\[3\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[4\] GND " "Pin \"Resultado\[4\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[5\] GND " "Pin \"Resultado\[5\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[6\] GND " "Pin \"Resultado\[6\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[7\] GND " "Pin \"Resultado\[7\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[8\] GND " "Pin \"Resultado\[8\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[9\] GND " "Pin \"Resultado\[9\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[10\] GND " "Pin \"Resultado\[10\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[11\] GND " "Pin \"Resultado\[11\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[12\] GND " "Pin \"Resultado\[12\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[13\] GND " "Pin \"Resultado\[13\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[14\] GND " "Pin \"Resultado\[14\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[15\] GND " "Pin \"Resultado\[15\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[16\] GND " "Pin \"Resultado\[16\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[17\] GND " "Pin \"Resultado\[17\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[18\] GND " "Pin \"Resultado\[18\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[19\] GND " "Pin \"Resultado\[19\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[20\] GND " "Pin \"Resultado\[20\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[21\] GND " "Pin \"Resultado\[21\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[22\] GND " "Pin \"Resultado\[22\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[23\] GND " "Pin \"Resultado\[23\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[24\] GND " "Pin \"Resultado\[24\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[25\] GND " "Pin \"Resultado\[25\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[26\] GND " "Pin \"Resultado\[26\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[27\] GND " "Pin \"Resultado\[27\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[28\] GND " "Pin \"Resultado\[28\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[29\] GND " "Pin \"Resultado\[29\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[30\] GND " "Pin \"Resultado\[30\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Resultado\[31\] GND " "Pin \"Resultado\[31\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Resultado[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[0\] GND " "Pin \"Direccion_memdato\[0\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[1\] GND " "Pin \"Direccion_memdato\[1\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[2\] GND " "Pin \"Direccion_memdato\[2\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[3\] GND " "Pin \"Direccion_memdato\[3\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[4\] GND " "Pin \"Direccion_memdato\[4\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[5\] GND " "Pin \"Direccion_memdato\[5\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[6\] GND " "Pin \"Direccion_memdato\[6\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[7\] GND " "Pin \"Direccion_memdato\[7\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[8\] GND " "Pin \"Direccion_memdato\[8\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[9\] GND " "Pin \"Direccion_memdato\[9\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[10\] GND " "Pin \"Direccion_memdato\[10\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[11\] GND " "Pin \"Direccion_memdato\[11\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[12\] GND " "Pin \"Direccion_memdato\[12\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[13\] GND " "Pin \"Direccion_memdato\[13\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[14\] GND " "Pin \"Direccion_memdato\[14\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[15\] GND " "Pin \"Direccion_memdato\[15\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[16\] GND " "Pin \"Direccion_memdato\[16\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[17\] GND " "Pin \"Direccion_memdato\[17\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[18\] GND " "Pin \"Direccion_memdato\[18\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[19\] GND " "Pin \"Direccion_memdato\[19\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[20\] GND " "Pin \"Direccion_memdato\[20\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[21\] GND " "Pin \"Direccion_memdato\[21\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[22\] GND " "Pin \"Direccion_memdato\[22\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[23\] GND " "Pin \"Direccion_memdato\[23\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[24\] GND " "Pin \"Direccion_memdato\[24\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[25\] GND " "Pin \"Direccion_memdato\[25\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[26\] GND " "Pin \"Direccion_memdato\[26\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[27\] GND " "Pin \"Direccion_memdato\[27\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[28\] GND " "Pin \"Direccion_memdato\[28\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[29\] GND " "Pin \"Direccion_memdato\[29\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[30\] GND " "Pin \"Direccion_memdato\[30\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Direccion_memdato\[31\] GND " "Pin \"Direccion_memdato\[31\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Direccion_memdato[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[0\] GND " "Pin \"Escribir_dato\[0\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[1\] GND " "Pin \"Escribir_dato\[1\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[2\] GND " "Pin \"Escribir_dato\[2\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[3\] GND " "Pin \"Escribir_dato\[3\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[4\] GND " "Pin \"Escribir_dato\[4\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[5\] GND " "Pin \"Escribir_dato\[5\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[6\] GND " "Pin \"Escribir_dato\[6\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[7\] GND " "Pin \"Escribir_dato\[7\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[8\] GND " "Pin \"Escribir_dato\[8\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[9\] GND " "Pin \"Escribir_dato\[9\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[10\] GND " "Pin \"Escribir_dato\[10\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[11\] GND " "Pin \"Escribir_dato\[11\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[12\] GND " "Pin \"Escribir_dato\[12\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[13\] GND " "Pin \"Escribir_dato\[13\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[14\] GND " "Pin \"Escribir_dato\[14\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[15\] GND " "Pin \"Escribir_dato\[15\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[16\] GND " "Pin \"Escribir_dato\[16\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[17\] GND " "Pin \"Escribir_dato\[17\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[18\] GND " "Pin \"Escribir_dato\[18\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[19\] GND " "Pin \"Escribir_dato\[19\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[20\] GND " "Pin \"Escribir_dato\[20\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[21\] GND " "Pin \"Escribir_dato\[21\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[22\] GND " "Pin \"Escribir_dato\[22\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[23\] GND " "Pin \"Escribir_dato\[23\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[24\] GND " "Pin \"Escribir_dato\[24\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[25\] GND " "Pin \"Escribir_dato\[25\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[26\] GND " "Pin \"Escribir_dato\[26\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[27\] GND " "Pin \"Escribir_dato\[27\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[28\] GND " "Pin \"Escribir_dato\[28\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[29\] GND " "Pin \"Escribir_dato\[29\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[30\] GND " "Pin \"Escribir_dato\[30\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir_dato\[31\] GND " "Pin \"Escribir_dato\[31\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir_dato[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numero_de_instruccion\[0\] GND " "Pin \"numero_de_instruccion\[0\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|numero_de_instruccion[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "numero_de_instruccion\[1\] GND " "Pin \"numero_de_instruccion\[1\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|numero_de_instruccion[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "selectora\[0\] GND " "Pin \"selectora\[0\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|selectora[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "selectora\[1\] GND " "Pin \"selectora\[1\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|selectora[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "selectora\[2\] GND " "Pin \"selectora\[2\]\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|selectora[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "selectora\[3\] VCC " "Pin \"selectora\[3\]\" is stuck at VCC" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|selectora[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ZF VCC " "Pin \"ZF\" is stuck at VCC" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|ZF"} { "Warning" "WMLS_MLS_STUCK_PIN" "Escribir GND " "Pin \"Escribir\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Escribir"} { "Warning" "WMLS_MLS_STUCK_PIN" "Leer GND " "Pin \"Leer\" is stuck at GND" {  } { { "toplevel.v" "" { Text "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/toplevel.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574896940918 "|toplevel|Leer"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574896940918 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1080 " "1080 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574896940965 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "362 " "Implemented 362 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574896940980 ""} { "Info" "ICUT_CUT_TM_OPINS" "319 " "Implemented 319 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574896940980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574896940980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574896940980 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/output_files/toplevel.map.smsg " "Generated suppressed messages file E:/CUCEI/Seminario de Arquietectura de Computadoras/Proyecto Final/Proyecto/output_files/toplevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896941605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 392 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 392 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574896943464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 17:22:23 2019 " "Processing ended: Wed Nov 27 17:22:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574896943464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574896943464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574896943464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574896943464 ""}
