TimeQuest Timing Analyzer report for DE0_D5M
Wed May 04 16:42:06 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 19. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 20. Slow 1200mV 85C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Output Enable Times
 30. Minimum Output Enable Times
 31. Output Disable Times
 32. Minimum Output Disable Times
 33. MTBF Summary
 34. Synchronizer Summary
 35. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
 75. Slow 1200mV 0C Model Fmax Summary
 76. Slow 1200mV 0C Model Setup Summary
 77. Slow 1200mV 0C Model Hold Summary
 78. Slow 1200mV 0C Model Recovery Summary
 79. Slow 1200mV 0C Model Removal Summary
 80. Slow 1200mV 0C Model Minimum Pulse Width Summary
 81. Slow 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 82. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 83. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 84. Slow 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 85. Slow 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 86. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 87. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 88. Slow 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 89. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 90. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 91. Setup Times
 92. Hold Times
 93. Clock to Output Times
 94. Minimum Clock to Output Times
 95. Propagation Delay
 96. Minimum Propagation Delay
 97. Output Enable Times
 98. Minimum Output Enable Times
 99. Output Disable Times
100. Minimum Output Disable Times
101. MTBF Summary
102. Synchronizer Summary
103. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
111. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
112. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
117. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
118. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
119. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
120. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
121. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
143. Fast 1200mV 0C Model Setup Summary
144. Fast 1200mV 0C Model Hold Summary
145. Fast 1200mV 0C Model Recovery Summary
146. Fast 1200mV 0C Model Removal Summary
147. Fast 1200mV 0C Model Minimum Pulse Width Summary
148. Fast 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
149. Fast 1200mV 0C Model Setup: 'CLOCK_50'
150. Fast 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
151. Fast 1200mV 0C Model Hold: 'CLOCK_50'
152. Fast 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
153. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
154. Fast 1200mV 0C Model Removal: 'CLOCK_50'
155. Fast 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
156. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
157. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
158. Setup Times
159. Hold Times
160. Clock to Output Times
161. Minimum Clock to Output Times
162. Propagation Delay
163. Minimum Propagation Delay
164. Output Enable Times
165. Minimum Output Enable Times
166. Output Disable Times
167. Minimum Output Disable Times
168. MTBF Summary
169. Synchronizer Summary
170. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
177. Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
178. Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
179. Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
180. Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
181. Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
182. Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
183. Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
184. Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
185. Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
186. Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
187. Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
188. Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
189. Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
190. Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
191. Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
192. Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
193. Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
194. Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
195. Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
196. Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
197. Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
198. Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
199. Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
200. Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
201. Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
202. Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
203. Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
204. Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
205. Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
206. Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
207. Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
208. Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
209. Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
210. Multicorner Timing Analysis Summary
211. Setup Times
212. Hold Times
213. Clock to Output Times
214. Minimum Clock to Output Times
215. Progagation Delay
216. Minimum Progagation Delay
217. Board Trace Model Assignments
218. Input Transition Times
219. Slow Corner Signal Integrity Metrics
220. Fast Corner Signal Integrity Metrics
221. Setup Transfers
222. Hold Transfers
223. Recovery Transfers
224. Removal Transfers
225. Report TCCS
226. Report RSKM
227. Unconstrained Paths
228. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE0_D5M                                                            ;
; Device Family      ; Cyclone III                                                        ;
; Device Name        ; EP3C16F484C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  33.3%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DE0_D5M.sdc   ; OK     ; Wed May 04 16:42:04 2016 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+
; CLOCK_50                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                       ; { CLOCK_50 }                                            ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 8.000  ; 125.0 MHz ; 0.000  ; 4.000  ; 50.00      ; 2         ; 5           ;        ;        ;           ;            ; false    ; CLOCK_50 ; inst|u6|altpll_component|auto_generated|pll1|inclk[0] ; { inst|u6|altpll_component|auto_generated|pll1|clk[0] } ;
; inst|u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 8.000  ; 125.0 MHz ; -2.600 ; 1.400  ; 50.00      ; 2         ; 5           ; -117.0 ;        ;           ;            ; false    ; CLOCK_50 ; inst|u6|altpll_component|auto_generated|pll1|inclk[0] ; { inst|u6|altpll_component|auto_generated|pll1|clk[1] } ;
+-----------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 169.95 MHz ; 169.95 MHz      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 209.03 MHz ; 209.03 MHz      ; CLOCK_50                                            ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; -0.785 ; -25.749       ;
; CLOCK_50                                            ; 15.216 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; CLOCK_50                                            ; 0.304 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.304 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; -1.508 ; -360.210      ;
; CLOCK_50                                            ; 13.961 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                       ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; CLOCK_50                                            ; 1.304 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.100 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 3.736 ; 0.000         ;
; CLOCK_50                                            ; 9.485 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                           ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.785 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.552     ; 2.248      ;
; -0.778 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.552     ; 2.241      ;
; -0.778 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.552     ; 2.241      ;
; -0.778 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.552     ; 2.241      ;
; -0.570 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 2.041      ;
; -0.570 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 2.041      ;
; -0.570 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 2.041      ;
; -0.570 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 2.041      ;
; -0.570 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 2.041      ;
; -0.570 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 2.041      ;
; -0.570 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 2.041      ;
; -0.538 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 2.009      ;
; -0.413 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR           ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.213     ; 2.215      ;
; -0.413 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.213     ; 2.215      ;
; -0.413 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.213     ; 2.215      ;
; -0.401 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.202     ; 2.214      ;
; -0.401 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.202     ; 2.214      ;
; -0.401 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.202     ; 2.214      ;
; -0.356 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 1.827      ;
; -0.356 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 1.827      ;
; -0.356 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 1.827      ;
; -0.356 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 1.827      ;
; -0.356 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 1.827      ;
; -0.356 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 1.827      ;
; -0.356 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 1.827      ;
; -0.356 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 1.827      ;
; -0.356 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 1.827      ;
; -0.356 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 1.827      ;
; -0.356 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 1.827      ;
; -0.356 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 1.827      ;
; -0.356 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 1.827      ;
; -0.356 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 1.827      ;
; -0.356 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.544     ; 1.827      ;
; -0.313 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.229     ; 2.099      ;
; -0.313 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.229     ; 2.099      ;
; -0.313 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.229     ; 2.099      ;
; -0.313 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.229     ; 2.099      ;
; -0.313 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.229     ; 2.099      ;
; -0.313 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.229     ; 2.099      ;
; -0.313 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.229     ; 2.099      ;
; -0.313 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.229     ; 2.099      ;
; -0.313 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.229     ; 2.099      ;
; -0.313 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.229     ; 2.099      ;
; -0.313 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.229     ; 2.099      ;
; -0.313 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.229     ; 2.099      ;
; -0.313 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.229     ; 2.099      ;
; -0.313 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.229     ; 2.099      ;
; -0.313 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.229     ; 2.099      ;
; -0.259 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.192     ; 2.082      ;
; -0.259 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.192     ; 2.082      ;
; -0.259 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.192     ; 2.082      ;
; -0.259 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.192     ; 2.082      ;
; -0.259 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.192     ; 2.082      ;
; -0.259 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.192     ; 2.082      ;
; -0.259 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.192     ; 2.082      ;
; -0.259 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.192     ; 2.082      ;
; -0.259 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.192     ; 2.082      ;
; -0.259 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.192     ; 2.082      ;
; -0.259 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.192     ; 2.082      ;
; -0.259 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.192     ; 2.082      ;
; -0.259 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.192     ; 2.082      ;
; -0.259 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.192     ; 2.082      ;
; -0.259 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.192     ; 2.082      ;
; -0.116 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 1.909      ;
; -0.116 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 1.909      ;
; -0.116 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 1.909      ;
; -0.116 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 1.909      ;
; -0.116 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 1.909      ;
; -0.116 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 1.909      ;
; -0.116 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 1.909      ;
; -0.116 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 1.909      ;
; -0.116 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 1.909      ;
; -0.116 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 1.909      ;
; -0.116 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 1.909      ;
; -0.116 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 1.909      ;
; -0.116 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 1.909      ;
; -0.116 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 1.909      ;
; -0.116 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 1.909      ;
; 0.017  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.193     ; 1.805      ;
; 0.017  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.193     ; 1.805      ;
; 0.017  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD           ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.193     ; 1.805      ;
; 2.116  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.454     ; 5.445      ;
; 2.235  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.454     ; 5.326      ;
; 2.252  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 5.676      ;
; 2.254  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.454     ; 5.307      ;
; 2.296  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.454     ; 5.265      ;
; 2.299  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.454     ; 5.262      ;
; 2.300  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.462     ; 5.253      ;
; 2.302  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.454     ; 5.259      ;
; 2.302  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.454     ; 5.259      ;
; 2.302  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.454     ; 5.259      ;
; 2.315  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.462     ; 5.238      ;
; 2.315  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.454     ; 5.246      ;
; 2.320  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 5.608      ;
; 2.322  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.462     ; 5.231      ;
; 2.322  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.462     ; 5.231      ;
; 2.352  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.454     ; 5.209      ;
; 2.373  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.454     ; 5.188      ;
; 2.390  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.087     ; 5.538      ;
; 2.412  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.454     ; 5.149      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                          ;
+--------+----------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.216 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.726      ;
; 15.216 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.726      ;
; 15.216 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.726      ;
; 15.216 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.726      ;
; 15.216 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.726      ;
; 15.216 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.726      ;
; 15.216 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.726      ;
; 15.216 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.726      ;
; 15.216 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.726      ;
; 15.216 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.726      ;
; 15.216 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.726      ;
; 15.216 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.726      ;
; 15.216 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.726      ;
; 15.225 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.717      ;
; 15.225 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.717      ;
; 15.225 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.717      ;
; 15.225 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.717      ;
; 15.225 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.717      ;
; 15.225 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.717      ;
; 15.225 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.717      ;
; 15.225 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.717      ;
; 15.225 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.717      ;
; 15.225 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.717      ;
; 15.225 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.717      ;
; 15.225 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.717      ;
; 15.225 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.717      ;
; 15.321 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.621      ;
; 15.321 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.621      ;
; 15.321 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.621      ;
; 15.321 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.621      ;
; 15.321 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.621      ;
; 15.321 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.621      ;
; 15.321 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.621      ;
; 15.321 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.621      ;
; 15.321 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.621      ;
; 15.321 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.621      ;
; 15.321 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.621      ;
; 15.321 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.621      ;
; 15.321 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.621      ;
; 15.361 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.581      ;
; 15.370 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.572      ;
; 15.459 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.483      ;
; 15.459 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.483      ;
; 15.459 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.483      ;
; 15.459 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.483      ;
; 15.459 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.483      ;
; 15.459 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.483      ;
; 15.459 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.483      ;
; 15.459 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.483      ;
; 15.459 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.483      ;
; 15.459 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.483      ;
; 15.459 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.483      ;
; 15.459 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.483      ;
; 15.459 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.483      ;
; 15.466 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.476      ;
; 15.530 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.422      ;
; 15.530 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.422      ;
; 15.530 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.422      ;
; 15.530 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.422      ;
; 15.530 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.422      ;
; 15.530 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.422      ;
; 15.530 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.422      ;
; 15.530 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.422      ;
; 15.530 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.422      ;
; 15.530 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.422      ;
; 15.530 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.422      ;
; 15.530 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.422      ;
; 15.530 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.422      ;
; 15.604 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 4.338      ;
; 15.675 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.277      ;
; 15.675 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.277      ;
; 15.675 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.277      ;
; 15.675 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.277      ;
; 15.675 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.277      ;
; 15.675 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.277      ;
; 15.675 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.277      ;
; 15.675 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.277      ;
; 15.675 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.277      ;
; 15.675 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.277      ;
; 15.675 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.277      ;
; 15.675 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.277      ;
; 15.675 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.277      ;
; 15.675 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.277      ;
; 15.762 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.190      ;
; 15.762 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.190      ;
; 15.762 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.190      ;
; 15.762 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.190      ;
; 15.762 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.190      ;
; 15.762 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.190      ;
; 15.762 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.190      ;
; 15.762 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.190      ;
; 15.762 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.190      ;
; 15.762 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.190      ;
; 15.762 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.190      ;
; 15.762 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.190      ;
; 15.762 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.190      ;
; 15.770 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.182      ;
; 15.770 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.182      ;
; 15.770 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.182      ;
; 15.770 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.182      ;
+--------+----------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.304 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.869      ;
; 0.307 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.872      ;
; 0.310 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.875      ;
; 0.314 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[8]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.879      ;
; 0.317 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.882      ;
; 0.318 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.883      ;
; 0.324 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[9]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.889      ;
; 0.326 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.891      ;
; 0.352 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.917      ;
; 0.358 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; top:inst3|clk_div:GEN_10K|clkout                                                                                                                   ; top:inst3|clk_div:GEN_10K|clkout                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                                                                                                                 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]                                                                                                  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|full_dff                               ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[9]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[9]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[8]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[8]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[7]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[7]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[3]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[2]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[0]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                                 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; top:inst3|spi2dac:SPI_DAC|sr_state.IDLE                                                                                                            ; top:inst3|spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; top:inst3|spi2dac:SPI_DAC|sr_state.WAIT_CSB_FALL                                                                                                   ; top:inst3|spi2dac:SPI_DAC|sr_state.WAIT_CSB_FALL                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; top:inst3|spi2adc:SPI_ADC|sr_state.IDLE                                                                                                            ; top:inst3|spi2adc:SPI_ADC|sr_state.IDLE                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; top:inst3|spi2adc:SPI_ADC|sr_state.WAIT_CSB_FALL                                                                                                   ; top:inst3|spi2adc:SPI_ADC|sr_state.WAIT_CSB_FALL                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[6]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[5]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[4]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[1]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                                                                                                                ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|rd_ptr_lsb                             ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.370 ; top:inst3|processor:DUMMY|pulse_gen:pulse_gen|state.IDLE                                                                                           ; top:inst3|processor:DUMMY|pulse_gen:pulse_gen|pulse                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.589      ;
; 0.371 ; top:inst3|pulse_gen:PULSE|state.IDLE                                                                                                               ; top:inst3|pulse_gen:PULSE|pulse                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.589      ;
; 0.373 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                              ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.939      ;
; 0.381 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[0] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.599      ;
; 0.382 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[5] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.600      ;
; 0.382 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[4] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.600      ;
; 0.383 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[3] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.601      ;
; 0.385 ; top:inst3|spi2dac:SPI_DAC|clk_1MHz                                                                                                                 ; top:inst3|spi2dac:SPI_DAC|clk_1MHz                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.580      ;
; 0.385 ; DE0_D5M:inst|rClk[0]                                                                                                                               ; DE0_D5M:inst|rClk[0]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.580      ;
; 0.385 ; top:inst3|spi2adc:SPI_ADC|clk_1MHz                                                                                                                 ; top:inst3|spi2adc:SPI_ADC|clk_1MHz                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.580      ;
; 0.390 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.609      ;
; 0.392 ; top:inst3|spi2dac:SPI_DAC|sr_state.IDLE                                                                                                            ; top:inst3|spi2dac:SPI_DAC|sr_state.WAIT_CSB_FALL                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.610      ;
; 0.393 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                              ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.613      ;
; 0.395 ; top:inst3|spi2adc:SPI_ADC|sr_state.IDLE                                                                                                            ; top:inst3|spi2adc:SPI_ADC|sr_state.WAIT_CSB_FALL                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.613      ;
; 0.396 ; top:inst3|spi2adc:SPI_ADC|sr_state.IDLE                                                                                                            ; top:inst3|spi2adc:SPI_ADC|sr_state.WAIT_CSB_HIGH                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.614      ;
; 0.396 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|full_dff                               ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|empty_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.615      ;
; 0.397 ; top:inst3|spi2dac:SPI_DAC|sr_state.IDLE                                                                                                            ; top:inst3|spi2dac:SPI_DAC|sr_state.WAIT_CSB_HIGH                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.615      ;
; 0.397 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|full_dff                               ; top:inst3|processor:DUMMY|ff_out                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.616      ;
; 0.408 ; top:inst3|pulse_gen:PULSE|pulse                                                                                                                    ; top:inst3|spi2dac:SPI_DAC|dac_start                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.626      ;
; 0.408 ; top:inst3|pulse_gen:PULSE|pulse                                                                                                                    ; top:inst3|spi2adc:SPI_ADC|sr_state.IDLE                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.626      ;
; 0.411 ; top:inst3|pulse_gen:PULSE|pulse                                                                                                                    ; top:inst3|spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.629      ;
; 0.414 ; top:inst3|pulse_gen:PULSE|pulse                                                                                                                    ; top:inst3|spi2adc:SPI_ADC|adc_start                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.632      ;
; 0.432 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|ctr[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.651      ;
; 0.433 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|ctr[10]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.652      ;
; 0.434 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|ctr[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.653      ;
; 0.435 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|clkout                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.654      ;
; 0.436 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|ctr[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.655      ;
; 0.438 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|ctr[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.657      ;
; 0.510 ; top:inst3|spi2adc:SPI_ADC|ctr[4]                                                                                                                   ; top:inst3|spi2adc:SPI_ADC|ctr[1]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.728      ;
; 0.512 ; top:inst3|spi2adc:SPI_ADC|ctr[4]                                                                                                                   ; top:inst3|spi2adc:SPI_ADC|ctr[0]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.730      ;
; 0.513 ; top:inst3|processor:DUMMY|pulse_gen:pulse_gen|pulse                                                                                                ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|empty_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.732      ;
; 0.522 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[6] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[7]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.740      ;
; 0.523 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.743      ;
; 0.524 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]                                                                                                 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.743      ;
; 0.531 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[2] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.749      ;
; 0.536 ; top:inst3|clk_div:GEN_10K|clkout                                                                                                                   ; top:inst3|pulse_gen:PULSE|state.IDLE                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.754      ;
; 0.544 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[1] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.762      ;
; 0.548 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[7] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[8]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.766      ;
; 0.550 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                     ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
; 0.556 ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                                                                                                               ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.776      ;
; 0.556 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.775      ;
; 0.557 ; top:inst3|clk_div:GEN_10K|ctr[7]                                                                                                                   ; top:inst3|clk_div:GEN_10K|ctr[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; top:inst3|clk_div:GEN_10K|ctr[6]                                                                                                                   ; top:inst3|clk_div:GEN_10K|ctr[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                                                                                                                ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.778      ;
; 0.558 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; top:inst3|spi2adc:SPI_ADC|ctr[3]                                                                                                                   ; top:inst3|spi2adc:SPI_ADC|ctr[3]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                                                                                                               ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.779      ;
; 0.559 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[3] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.561 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[5] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.779      ;
; 0.562 ; top:inst3|clk_div:GEN_10K|ctr[1]                                                                                                                   ; top:inst3|clk_div:GEN_10K|ctr[1]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.781      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                   ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.304 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.871      ;
; 0.314 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.881      ;
; 0.315 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.882      ;
; 0.327 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.312      ; 0.826      ;
; 0.330 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[8]                                                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.896      ;
; 0.332 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[4]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.896      ;
; 0.336 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[4]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.903      ;
; 0.338 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[12]                                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.909      ;
; 0.339 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[6]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.903      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.904      ;
; 0.341 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[2]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.905      ;
; 0.344 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.354 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.918      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                                                 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.577      ;
; 0.361 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.594      ;
; 0.361 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.594      ;
; 0.361 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.593      ;
; 0.362 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.370 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.588      ;
; 0.373 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[0]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[16]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]                                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[13]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]                                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[17]                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[15]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.377 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[9]                                                                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.595      ;
; 0.379 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_initial                                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.597      ;
; 0.381 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[9]                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.383 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.616      ;
; 0.385 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.603      ;
; 0.390 ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.608      ;
; 0.394 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.611      ;
; 0.398 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.616      ;
; 0.399 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.616      ;
; 0.399 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.616      ;
; 0.399 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.617      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+--------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -1.508 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.306     ; 3.151      ;
; -1.508 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.306     ; 3.151      ;
; -1.508 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.306     ; 3.151      ;
; -1.508 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.306     ; 3.151      ;
; -1.508 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.306     ; 3.151      ;
; -1.508 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.306     ; 3.151      ;
; -1.508 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.306     ; 3.151      ;
; -1.508 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.306     ; 3.151      ;
; -1.508 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.306     ; 3.151      ;
; -1.508 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.306     ; 3.151      ;
; -1.508 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.306     ; 3.151      ;
; -1.508 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.306     ; 3.151      ;
; -1.508 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.306     ; 3.151      ;
; -1.508 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.306     ; 3.151      ;
; -1.508 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.306     ; 3.151      ;
; -1.508 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.306     ; 3.151      ;
; -1.495 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.152      ;
; -1.495 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.152      ;
; -1.495 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.152      ;
; -1.495 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.152      ;
; -1.495 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.152      ;
; -1.495 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.152      ;
; -1.495 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.152      ;
; -1.495 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.152      ;
; -1.495 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.152      ;
; -1.495 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.152      ;
; -1.495 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.152      ;
; -1.495 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.152      ;
; -1.495 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.152      ;
; -1.495 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.152      ;
; -1.495 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.152      ;
; -1.495 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.292     ; 3.152      ;
; -1.448 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.303     ; 3.193      ;
; -1.435 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.289     ; 3.194      ;
; -1.342 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.796      ;
; -1.342 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.796      ;
; -1.342 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.796      ;
; -1.342 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.796      ;
; -1.342 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.796      ;
; -1.342 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.796      ;
; -1.342 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.796      ;
; -1.342 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.796      ;
; -1.342 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.796      ;
; -1.341 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.795      ;
; -1.341 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.795      ;
; -1.341 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.795      ;
; -1.341 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.795      ;
; -1.341 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.795      ;
; -1.341 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.795      ;
; -1.341 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.795      ;
; -1.341 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.795      ;
; -1.341 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.795      ;
; -1.341 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.795      ;
; -1.341 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.795      ;
; -1.341 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.795      ;
; -1.341 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.795      ;
; -1.341 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.795      ;
; -1.341 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.795      ;
; -1.341 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.561     ; 2.795      ;
; -1.329 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.802      ;
; -1.329 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.802      ;
; -1.329 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.802      ;
; -1.329 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.802      ;
; -1.329 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.802      ;
; -1.329 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.802      ;
; -1.329 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.802      ;
; -1.329 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.802      ;
; -1.329 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.802      ;
; -1.329 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.802      ;
; -1.329 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.802      ;
; -1.329 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.802      ;
; -1.329 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.802      ;
; -1.329 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.802      ;
; -1.329 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.802      ;
; -1.329 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.802      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.804      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.804      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.801      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.801      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.542     ; 2.801      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.804      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.804      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.804      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.804      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.804      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.804      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.804      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.539     ; 2.804      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.550     ; 2.793      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.550     ; 2.793      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.550     ; 2.793      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.550     ; 2.793      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.558     ; 2.785      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.558     ; 2.785      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.558     ; 2.785      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.558     ; 2.785      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.558     ; 2.785      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.558     ; 2.785      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.550     ; 2.793      ;
; -1.328 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.550     ; 2.793      ;
+--------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                    ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.961 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.819     ; 5.235      ;
; 13.970 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.819     ; 5.226      ;
; 14.066 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.819     ; 5.130      ;
; 14.204 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.819     ; 4.992      ;
; 14.275 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.809     ; 4.931      ;
; 14.420 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.809     ; 4.786      ;
; 14.507 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.809     ; 4.699      ;
; 14.515 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.809     ; 4.691      ;
; 14.517 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.809     ; 4.689      ;
; 14.612 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.809     ; 4.594      ;
; 14.647 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.809     ; 4.559      ;
; 14.654 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.809     ; 4.552      ;
; 14.656 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.809     ; 4.550      ;
; 14.751 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.809     ; 4.455      ;
; 14.753 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.809     ; 4.453      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.877 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.069      ;
; 14.886 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.060      ;
; 14.886 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.060      ;
; 14.886 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.060      ;
; 14.886 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.060      ;
; 14.886 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.060      ;
; 14.886 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.060      ;
; 14.886 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.060      ;
; 14.886 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.060      ;
; 14.886 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.060      ;
; 14.886 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.060      ;
; 14.886 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.060      ;
; 14.886 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.060      ;
; 14.886 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.060      ;
; 14.886 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.060      ;
; 14.886 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.060      ;
; 14.886 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 5.060      ;
; 14.890 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.809     ; 4.316      ;
; 14.982 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.964      ;
; 14.982 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.964      ;
; 14.982 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.964      ;
; 14.982 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.964      ;
; 14.982 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.964      ;
; 14.982 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.964      ;
; 14.982 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.964      ;
; 14.982 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.964      ;
; 14.982 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.964      ;
; 14.982 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.964      ;
; 14.982 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.964      ;
; 14.982 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.964      ;
; 14.982 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.964      ;
; 14.982 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.964      ;
; 14.982 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.964      ;
; 14.982 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.964      ;
; 15.120 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.826      ;
; 15.120 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.826      ;
; 15.120 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.826      ;
; 15.120 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.826      ;
; 15.120 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.826      ;
; 15.120 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.826      ;
; 15.120 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.826      ;
; 15.120 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.826      ;
; 15.120 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.826      ;
; 15.120 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.826      ;
; 15.120 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.826      ;
; 15.120 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.826      ;
; 15.120 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.826      ;
; 15.120 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.826      ;
; 15.120 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.826      ;
; 15.120 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 4.826      ;
; 15.191 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.765      ;
; 15.191 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.765      ;
; 15.191 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.765      ;
; 15.191 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.765      ;
; 15.191 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.765      ;
; 15.191 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.765      ;
; 15.191 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.765      ;
; 15.191 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.765      ;
; 15.191 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.765      ;
; 15.191 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.765      ;
; 15.191 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.765      ;
; 15.191 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.765      ;
; 15.191 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.765      ;
; 15.191 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.765      ;
; 15.191 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.765      ;
; 15.191 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.765      ;
; 15.218 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.819     ; 3.978      ;
; 15.336 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.620      ;
; 15.336 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.620      ;
; 15.336 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 4.620      ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                   ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.304 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.520      ;
; 1.304 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.520      ;
; 1.304 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.520      ;
; 1.304 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.520      ;
; 1.304 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.520      ;
; 1.304 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.520      ;
; 1.304 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.520      ;
; 1.304 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.520      ;
; 1.304 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.520      ;
; 1.304 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.520      ;
; 1.304 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.520      ;
; 1.304 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.520      ;
; 1.304 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.520      ;
; 1.556 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.771      ;
; 1.556 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.771      ;
; 1.556 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.771      ;
; 1.556 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.771      ;
; 1.768 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.974      ;
; 1.768 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.974      ;
; 1.768 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.974      ;
; 1.768 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.974      ;
; 1.768 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.974      ;
; 1.768 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.974      ;
; 1.768 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.974      ;
; 1.768 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.974      ;
; 1.768 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.974      ;
; 1.768 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.974      ;
; 1.768 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.974      ;
; 1.768 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.974      ;
; 1.778 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.992      ;
; 1.778 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.992      ;
; 1.778 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.992      ;
; 1.778 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.992      ;
; 1.778 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.992      ;
; 1.778 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.992      ;
; 1.778 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.992      ;
; 1.778 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.992      ;
; 1.778 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.992      ;
; 1.778 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.992      ;
; 1.778 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.992      ;
; 1.778 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.992      ;
; 1.778 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.992      ;
; 1.778 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.992      ;
; 1.778 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.992      ;
; 1.778 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 1.992      ;
; 1.798 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.003      ;
; 1.798 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.003      ;
; 1.798 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.003      ;
; 1.798 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.003      ;
; 1.798 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.003      ;
; 1.798 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.003      ;
; 1.798 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.003      ;
; 1.798 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.003      ;
; 1.798 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.003      ;
; 1.798 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.003      ;
; 1.798 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.003      ;
; 1.798 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.003      ;
; 1.798 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.003      ;
; 1.798 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.003      ;
; 1.883 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.097      ;
; 1.883 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.097      ;
; 1.883 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.097      ;
; 1.883 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.097      ;
; 1.883 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.097      ;
; 1.883 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.097      ;
; 1.883 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.097      ;
; 1.883 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.097      ;
; 1.883 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.097      ;
; 1.883 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.097      ;
; 1.883 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.097      ;
; 1.883 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.097      ;
; 1.883 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.097      ;
; 1.883 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.097      ;
; 1.883 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.097      ;
; 1.883 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.097      ;
; 2.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.834      ;
; 2.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.834      ;
; 2.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.834      ;
; 2.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.834      ;
; 2.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.834      ;
; 2.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.834      ;
; 2.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.834      ;
; 2.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.834      ;
; 2.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.834      ;
; 2.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.834      ;
; 2.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.834      ;
; 2.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.834      ;
; 2.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.834      ;
; 2.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.834      ;
; 2.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.834      ;
; 2.625 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 2.834      ;
; 2.688 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.680     ; 2.165      ;
; 2.778 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.680     ; 2.255      ;
; 2.853 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.065      ;
; 2.853 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.065      ;
; 2.853 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.065      ;
; 2.853 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.065      ;
; 2.853 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.065      ;
; 2.853 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.065      ;
; 2.853 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 3.065      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 4.100 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.655     ; 2.602      ;
; 4.100 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.655     ; 2.602      ;
; 4.100 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.655     ; 2.602      ;
; 4.100 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.655     ; 2.602      ;
; 4.100 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.655     ; 2.602      ;
; 4.100 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.655     ; 2.602      ;
; 4.100 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.655     ; 2.602      ;
; 4.100 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.655     ; 2.602      ;
; 4.100 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.655     ; 2.602      ;
; 4.129 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.684     ; 2.602      ;
; 4.135 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.601      ;
; 4.135 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.601      ;
; 4.135 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.601      ;
; 4.135 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.601      ;
; 4.135 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.601      ;
; 4.135 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.601      ;
; 4.136 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.600      ;
; 4.136 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.600      ;
; 4.136 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.600      ;
; 4.136 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.600      ;
; 4.136 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.600      ;
; 4.136 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.600      ;
; 4.136 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.600      ;
; 4.136 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.600      ;
; 4.136 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.600      ;
; 4.136 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.693     ; 2.600      ;
; 4.143 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.609      ;
; 4.143 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.609      ;
; 4.143 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.609      ;
; 4.143 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.609      ;
; 4.143 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.609      ;
; 4.143 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.609      ;
; 4.143 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.609      ;
; 4.143 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.683     ; 2.617      ;
; 4.143 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.683     ; 2.617      ;
; 4.143 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.683     ; 2.617      ;
; 4.143 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.683     ; 2.617      ;
; 4.143 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.683     ; 2.617      ;
; 4.143 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.683     ; 2.617      ;
; 4.143 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.612      ;
; 4.143 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.688     ; 2.612      ;
; 4.144 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.610      ;
; 4.144 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.610      ;
; 4.144 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.610      ;
; 4.144 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.610      ;
; 4.144 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.610      ;
; 4.144 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.610      ;
; 4.144 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.610      ;
; 4.144 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.610      ;
; 4.144 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.691     ; 2.610      ;
; 4.148 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.712     ; 2.593      ;
; 4.148 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.712     ; 2.593      ;
; 4.148 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.712     ; 2.593      ;
; 4.148 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.712     ; 2.593      ;
; 4.148 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.712     ; 2.593      ;
; 4.148 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.712     ; 2.593      ;
; 4.148 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.712     ; 2.593      ;
; 4.148 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.712     ; 2.593      ;
; 4.148 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.712     ; 2.593      ;
; 4.148 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.712     ; 2.593      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.157 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.716     ; 2.598      ;
; 4.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.724     ; 2.600      ;
; 4.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.724     ; 2.600      ;
; 4.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.724     ; 2.600      ;
; 4.167 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.724     ; 2.600      ;
; 4.169 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.710     ; 2.616      ;
; 4.169 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.710     ; 2.616      ;
; 4.170 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.715     ; 2.612      ;
; 4.170 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.715     ; 2.612      ;
; 4.170 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.715     ; 2.612      ;
; 4.170 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.715     ; 2.612      ;
; 4.170 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.715     ; 2.612      ;
; 4.170 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.715     ; 2.612      ;
; 4.170 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.715     ; 2.612      ;
; 4.170 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.711     ; 2.616      ;
; 4.170 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.710     ; 2.617      ;
; 4.170 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.710     ; 2.617      ;
; 4.170 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.710     ; 2.617      ;
; 4.170 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.710     ; 2.617      ;
; 4.170 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.710     ; 2.617      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; 3.736 ; 3.966        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_we_reg          ;
; 3.737 ; 3.967        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ;
; 3.737 ; 3.967        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; 3.737 ; 3.967        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_we_reg          ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ;
; 3.745 ; 3.975        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ;
; 3.747 ; 3.977        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 3.752 ; 3.968        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; 3.752 ; 3.968        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; 3.752 ; 3.968        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; 3.752 ; 3.968        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; 3.752 ; 3.968        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; 3.752 ; 3.968        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; 3.752 ; 3.968        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; 3.752 ; 3.968        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[10]                                                                                                                         ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[11]                                                                                                                         ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[12]                                                                                                                         ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[13]                                                                                                                         ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                                                         ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[15]                                                                                                                         ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[16]                                                                                                                         ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[17]                                                                                                                         ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[18]                                                                                                                         ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[19]                                                                                                                         ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                                                         ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[21]                                                                                                                         ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                         ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                          ;
; 3.753 ; 3.969        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                                                          ;
; 3.754 ; 3.970        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; 3.754 ; 3.970        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; 3.754 ; 3.970        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; 3.754 ; 3.970        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; 3.754 ; 3.970        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                            ;
; 3.754 ; 3.970        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                            ;
; 3.754 ; 3.970        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR                                                                                                                                   ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[0]                                                                                                                                 ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[11]                                                                                                                                ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[1]                                                                                                                                 ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[2]                                                                                                                                 ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[3]                                                                                                                                 ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|SA[9]                                                                                                                                 ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[1]                                                                                                                                 ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[5]                                                                                                                                 ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[6]                                                                                                                                 ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[7]                                                                                                                                 ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[9]                                                                                                                                 ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                          ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                 ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                 ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; 3.755 ; 3.971        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_datain_reg0  ;
; 9.485 ; 9.715        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_we_reg       ;
; 9.496 ; 9.726        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[1]                          ;
; 9.496 ; 9.726        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[2]                          ;
; 9.496 ; 9.726        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[3]                          ;
; 9.496 ; 9.726        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[4]                          ;
; 9.496 ; 9.726        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[5]                          ;
; 9.496 ; 9.726        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[6]                          ;
; 9.496 ; 9.726        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[7]                          ;
; 9.496 ; 9.726        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[8]                          ;
; 9.496 ; 9.726        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[9]                          ;
; 9.498 ; 9.728        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~portb_address_reg0 ;
; 9.580 ; 9.764        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                                               ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                               ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                               ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                               ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                      ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                     ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                     ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                     ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                     ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                     ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                     ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                      ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                      ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                      ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                      ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                      ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                      ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                      ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                      ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                      ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                                                                                                                                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                                                                                                                                  ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|spi2adc:SPI_ADC|ctr[0]                                                                                                                                    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|spi2adc:SPI_ADC|ctr[1]                                                                                                                                    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|spi2adc:SPI_ADC|ctr[2]                                                                                                                                    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|spi2adc:SPI_ADC|ctr[3]                                                                                                                                    ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|spi2adc:SPI_ADC|ctr[4]                                                                                                                                    ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                                                                                                                                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                                                                                                                                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                                                                                                                                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                                                                                                                                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                                                                                                                                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                                                                                                                                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                                                                                                                                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                                                                                                                                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                                                                                                                                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                                                                                                                                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                                                                                                                                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                                                                                                                                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                                                                                                                                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                                                                                                                                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                                                                                                                                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                                                                                                                                ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                                                  ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|clkout                                                                                                                                    ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[10]                                                                                                                                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[11]                                                                                                                                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[12]                                                                                                                                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[13]                                                                                                                                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[14]                                                                                                                                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[15]                                                                                                                                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[16]                                                                                                                                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[17]                                                                                                                                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[18]                                                                                                                                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[19]                                                                                                                                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                                   ;
; 9.592 ; 9.776        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[9]                                                                                                                                    ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; 4.407 ; 5.046 ; Rise       ; CLOCK_50                                            ;
;  SW[0]       ; CLOCK_50   ; 4.407 ; 5.046 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; 3.371 ; 3.998 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.677 ; 5.276 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.405 ; 5.011 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.394 ; 4.998 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.677 ; 5.276 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.401 ; 5.026 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.174 ; 4.776 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.531 ; 5.159 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.176 ; 4.716 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.984 ; 4.584 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.230 ; 4.783 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.034 ; 4.674 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.378 ; 4.926 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.085 ; 4.650 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.213 ; 4.764 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; -1.859 ; -2.438 ; Rise       ; CLOCK_50                                            ;
;  SW[0]       ; CLOCK_50   ; -2.182 ; -2.811 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; -1.859 ; -2.438 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; -3.266 ; -3.844 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -3.698 ; -4.281 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -3.688 ; -4.270 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -3.959 ; -4.535 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -3.694 ; -4.295 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -3.460 ; -4.049 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -3.830 ; -4.445 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -3.479 ; -3.998 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -3.266 ; -3.844 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -3.530 ; -4.063 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -3.316 ; -3.932 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -3.685 ; -4.222 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -3.391 ; -3.935 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -3.514 ; -4.044 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 6.289  ; 6.247  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 6.289  ; 6.247  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 6.056  ; 5.939  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 7.206  ; 7.177  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 7.206  ; 7.177  ; Rise       ; CLOCK_50                                            ;
; SCK               ; CLOCK_50   ; 8.599  ; 8.520  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 6.153  ; 6.246  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 4.686  ; 4.678  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 4.645  ; 4.670  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 4.686  ; 4.678  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 4.646  ; 4.639  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 4.636  ; 4.594  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 4.595  ; 4.578  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 4.399  ; 4.381  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 4.253  ; 4.247  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 3.965  ; 3.952  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 4.330  ; 4.268  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 4.039  ; 4.005  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 4.311  ; 4.242  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 4.004  ; 3.968  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 4.233  ; 4.236  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 4.132  ; 4.099  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 4.443  ; 4.427  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 4.015  ; 3.956  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 8.103  ; 7.733  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 6.032  ; 5.897  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 6.050  ; 5.990  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 6.462  ; 6.356  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 8.103  ; 7.733  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 6.451  ; 6.452  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 6.423  ; 6.464  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 6.527  ; 6.559  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 6.328  ; 6.312  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 6.099  ; 6.080  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 6.454  ; 6.394  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 6.049  ; 5.914  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 6.019  ; 5.899  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 6.261  ; 6.116  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 6.216  ; 6.056  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 5.971  ; 5.989  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 6.600  ; 6.665  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 4.545  ; 4.515  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 4.523  ; 4.477  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 4.174  ; 4.163  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 6.458  ; 6.152  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -0.573 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -0.701 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 5.915  ; 5.797  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 6.139  ; 6.093  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 5.915  ; 5.797  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 7.018  ; 6.985  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 7.018  ; 6.985  ; Rise       ; CLOCK_50                                            ;
; SCK               ; CLOCK_50   ; 8.218  ; 8.143  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 6.012  ; 6.107  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 3.506  ; 3.489  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 4.159  ; 4.178  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 4.199  ; 4.186  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 4.161  ; 4.149  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 4.151  ; 4.106  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 4.111  ; 4.090  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 3.922  ; 3.899  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 3.782  ; 3.772  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 3.506  ; 3.489  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 3.855  ; 3.791  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 3.578  ; 3.540  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 3.838  ; 3.767  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 3.544  ; 3.504  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 3.763  ; 3.761  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 3.666  ; 3.630  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 3.963  ; 3.944  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 3.552  ; 3.491  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 4.902  ; 4.830  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 4.949  ; 4.891  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 4.932  ; 4.837  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 5.240  ; 5.201  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 6.895  ; 6.626  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 5.460  ; 5.425  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 5.090  ; 5.108  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 5.564  ; 5.597  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 5.042  ; 4.943  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 5.270  ; 5.196  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 5.405  ; 5.368  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 4.949  ; 4.841  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 4.902  ; 4.830  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 5.145  ; 5.087  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 5.121  ; 4.983  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 5.248  ; 5.241  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 5.812  ; 5.830  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 4.062  ; 4.028  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 4.041  ; 3.991  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 3.706  ; 3.690  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 5.979  ; 5.671  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -0.946 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -1.073 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+-------------+-------+-------+--------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+------------+-------------+-------+-------+--------+--------+
; SW[4]      ; VGA_B[0]    ; 8.621 ; 8.534 ; 9.293  ; 9.066  ;
; SW[4]      ; VGA_B[1]    ; 8.655 ; 8.503 ; 9.270  ; 9.147  ;
; SW[4]      ; VGA_B[2]    ; 8.744 ; 8.615 ; 9.359  ; 9.259  ;
; SW[4]      ; VGA_B[3]    ; 8.908 ; 8.908 ; 9.577  ; 9.437  ;
; SW[4]      ; VGA_G[0]    ; 8.732 ;       ;        ; 9.235  ;
; SW[4]      ; VGA_G[1]    ; 8.766 ;       ;        ; 9.313  ;
; SW[4]      ; VGA_G[2]    ; 8.672 ;       ;        ; 9.179  ;
; SW[4]      ; VGA_G[3]    ; 8.494 ;       ;        ; 8.981  ;
; SW[4]      ; VGA_R[0]    ; 9.860 ; 9.724 ; 10.481 ; 10.357 ;
; SW[4]      ; VGA_R[1]    ; 8.908 ; 8.836 ; 9.579  ; 9.367  ;
; SW[4]      ; VGA_R[2]    ; 8.556 ; 8.497 ; 9.243  ; 9.055  ;
; SW[4]      ; VGA_R[3]    ; 8.694 ; 8.617 ; 9.375  ; 9.169  ;
; SW[5]      ; VGA_B[0]    ; 8.265 ; 7.786 ; 8.548  ; 8.724  ;
; SW[5]      ; VGA_B[1]    ; 8.397 ; 7.992 ; 8.752  ; 8.878  ;
; SW[5]      ; VGA_B[2]    ; 8.481 ; 7.915 ; 8.695  ; 8.985  ;
; SW[5]      ; VGA_B[3]    ; 8.544 ; 7.862 ; 8.578  ; 9.090  ;
; SW[5]      ; VGA_G[0]    ; 7.985 ; 7.866 ; 8.571  ; 8.482  ;
; SW[5]      ; VGA_G[1]    ; 8.116 ; 8.027 ; 8.729  ; 8.652  ;
; SW[5]      ; VGA_G[2]    ; 8.020 ; 7.979 ; 8.702  ; 8.525  ;
; SW[5]      ; VGA_G[3]    ; 7.745 ; 7.612 ; 8.330  ; 8.227  ;
; SW[5]      ; VGA_R[0]    ; 9.638 ; 8.096 ; 8.860  ; 10.107 ;
; SW[5]      ; VGA_R[1]    ; 8.553 ; 8.279 ; 9.029  ; 9.027  ;
; SW[5]      ; VGA_R[2]    ; 8.350 ; 7.938 ; 8.691  ; 8.804  ;
; SW[5]      ; VGA_R[3]    ; 8.490 ; 7.860 ; 8.628  ; 8.925  ;
+------------+-------------+-------+-------+--------+--------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+-------------+-------+-------+--------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR     ; FF    ;
+------------+-------------+-------+-------+--------+-------+
; SW[4]      ; VGA_B[0]    ; 8.388 ; 8.300 ; 9.043  ; 8.819 ;
; SW[4]      ; VGA_B[1]    ; 8.422 ; 8.269 ; 9.021  ; 8.896 ;
; SW[4]      ; VGA_B[2]    ; 8.506 ; 8.377 ; 9.104  ; 9.003 ;
; SW[4]      ; VGA_B[3]    ; 8.605 ; 8.575 ; 9.257  ; 9.091 ;
; SW[4]      ; VGA_G[0]    ; 8.481 ;       ;        ; 8.957 ;
; SW[4]      ; VGA_G[1]    ; 8.491 ;       ;        ; 9.018 ;
; SW[4]      ; VGA_G[2]    ; 8.437 ;       ;        ; 8.925 ;
; SW[4]      ; VGA_G[3]    ; 8.252 ;       ;        ; 8.713 ;
; SW[4]      ; VGA_R[0]    ; 9.516 ; 9.365 ; 10.120 ; 9.980 ;
; SW[4]      ; VGA_R[1]    ; 8.663 ; 8.589 ; 9.318  ; 9.108 ;
; SW[4]      ; VGA_R[2]    ; 8.327 ; 8.265 ; 8.995  ; 8.808 ;
; SW[4]      ; VGA_R[3]    ; 8.460 ; 8.380 ; 9.123  ; 8.918 ;
; SW[5]      ; VGA_B[0]    ; 8.045 ; 7.582 ; 8.328  ; 8.489 ;
; SW[5]      ; VGA_B[1]    ; 8.138 ; 7.780 ; 8.525  ; 8.579 ;
; SW[5]      ; VGA_B[2]    ; 8.217 ; 7.705 ; 8.470  ; 8.681 ;
; SW[5]      ; VGA_B[3]    ; 8.255 ; 7.655 ; 8.357  ; 8.757 ;
; SW[5]      ; VGA_G[0]    ; 7.778 ; 7.656 ; 8.349  ; 8.259 ;
; SW[5]      ; VGA_G[1]    ; 7.904 ; 7.796 ; 8.468  ; 8.422 ;
; SW[5]      ; VGA_G[2]    ; 7.813 ; 7.704 ; 8.414  ; 8.299 ;
; SW[5]      ; VGA_G[3]    ; 7.548 ; 7.413 ; 8.118  ; 8.015 ;
; SW[5]      ; VGA_R[0]    ; 9.265 ; 7.878 ; 8.629  ; 9.677 ;
; SW[5]      ; VGA_R[1]    ; 8.321 ; 8.055 ; 8.789  ; 8.779 ;
; SW[5]      ; VGA_R[2]    ; 8.081 ; 7.728 ; 8.466  ; 8.532 ;
; SW[5]      ; VGA_R[3]    ; 8.216 ; 7.653 ; 8.404  ; 8.648 ;
+------------+-------------+-------+-------+--------+-------+


+--------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                          ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.148 ; 4.148 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.590 ; 4.590 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.379 ; 4.379 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.389 ; 4.389 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.600 ; 4.600 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.148 ; 4.148 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.379 ; 4.379 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.168 ; 4.168 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.352 ; 4.352 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.598 ; 4.598 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.598 ; 4.598 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.610 ; 4.610 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.588 ; 4.588 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.600 ; 4.600 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.610 ; 4.610 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.590 ; 4.590 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.148 ; 4.148 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.400 ; 3.400 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.824 ; 3.824 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.622 ; 3.622 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.632 ; 3.632 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.834 ; 3.834 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.400 ; 3.400 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.622 ; 3.622 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.420 ; 3.420 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.596 ; 3.596 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.833 ; 3.833 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.833 ; 3.833 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.844 ; 3.844 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.823 ; 3.823 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.834 ; 3.834 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.844 ; 3.844 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.824 ; 3.824 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.400 ; 3.400 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.115     ; 4.217     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.641     ; 4.743     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.335     ; 4.437     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.345     ; 4.447     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.562     ; 4.664     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.115     ; 4.217     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.335     ; 4.437     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.135     ; 4.237     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.320     ; 4.422     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.649     ; 4.751     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.649     ; 4.751     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.661     ; 4.763     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.639     ; 4.741     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.651     ; 4.753     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.661     ; 4.763     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.641     ; 4.743     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.115     ; 4.217     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.466     ; 3.562     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.971     ; 4.067     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.678     ; 3.774     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.688     ; 3.784     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.896     ; 3.992     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.466     ; 3.562     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.678     ; 3.774     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.486     ; 3.582     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.663     ; 3.759     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.980     ; 4.076     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.980     ; 4.076     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.991     ; 4.087     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.970     ; 4.066     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.981     ; 4.077     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.991     ; 4.087     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.971     ; 4.067     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.466     ; 3.562     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 11.114 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                      ; Synchronization Node                                                                                                                                                      ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.114                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 6.779        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 4.335        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.278                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 6.796        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 4.482        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.342                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 7.133        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 4.209        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.420                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 6.797        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 4.623        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.471                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 7.266        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 4.205        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.564                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 6.980        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 4.584        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.571                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 6.806        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 4.765        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.574                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 6.986        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 4.588        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.606                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 6.660        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 4.946        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.620                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 7.154        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 4.466        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.642                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.107        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 4.535        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.660                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 7.121        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 4.539        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.665                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.131        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 4.534        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.677                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 6.777        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 4.900        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.748                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.157        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 4.591        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.837                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.107        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 4.730        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.853                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.250        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 4.603        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.886                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.132        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 4.754        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.888                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 6.615        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 5.273        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.900                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 6.619        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 5.281        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.918                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 6.978        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 4.940        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.920                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 7.265        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 4.655        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.932                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 7.121        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 4.811        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.958                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 7.134        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 4.824        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.978                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 7.105        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 4.873        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.023                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 6.790        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 5.233        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.026                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 7.133        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 4.893        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.047                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 6.652        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 5.395        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.061                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 6.985        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 5.076        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.068                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 7.252        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 4.816        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.153                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 6.804        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 5.349        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.261                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 7.010        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 5.251        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.304                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 7.263        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 5.041        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.378                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 6.644        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 5.734        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.455                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 7.250        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 5.205        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.489                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 7.265        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 5.224        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.498                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 7.262        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 5.236        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.545                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 7.121        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 5.424        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.681                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 7.123        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 5.558        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.947                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 7.266        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 5.681        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 189.14 MHz ; 189.14 MHz      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 234.47 MHz ; 234.47 MHz      ; CLOCK_50                                            ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; -0.222 ; -1.087        ;
; CLOCK_50                                            ; 15.735 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; CLOCK_50                                            ; 0.299 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.300 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; -0.846 ; -169.266      ;
; CLOCK_50                                            ; 14.610 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; CLOCK_50                                            ; 1.194 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 3.600 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 3.742 ; 0.000         ;
; CLOCK_50                                            ; 9.481 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                           ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; -0.222 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.215     ; 2.022      ;
; -0.222 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.215     ; 2.022      ;
; -0.222 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.215     ; 2.022      ;
; -0.212 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.214     ; 2.013      ;
; -0.029 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.837      ;
; -0.029 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.837      ;
; -0.029 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.837      ;
; -0.029 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.837      ;
; -0.029 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.837      ;
; -0.029 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.837      ;
; -0.029 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.837      ;
; -0.006 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.814      ;
; 0.088  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR           ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.911     ; 2.016      ;
; 0.088  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.911     ; 2.016      ;
; 0.088  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.911     ; 2.016      ;
; 0.135  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.896     ; 1.984      ;
; 0.135  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.896     ; 1.984      ;
; 0.135  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.896     ; 1.984      ;
; 0.156  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.652      ;
; 0.156  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.652      ;
; 0.156  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.652      ;
; 0.156  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.652      ;
; 0.156  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.652      ;
; 0.156  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.652      ;
; 0.156  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.652      ;
; 0.156  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.652      ;
; 0.156  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.652      ;
; 0.156  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.652      ;
; 0.156  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.652      ;
; 0.156  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.652      ;
; 0.156  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.652      ;
; 0.156  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.652      ;
; 0.156  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.207     ; 1.652      ;
; 0.167  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.927      ;
; 0.167  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.927      ;
; 0.167  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.927      ;
; 0.167  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.927      ;
; 0.167  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.927      ;
; 0.167  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.927      ;
; 0.167  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.927      ;
; 0.167  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.927      ;
; 0.167  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.927      ;
; 0.167  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.927      ;
; 0.167  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.927      ;
; 0.167  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.927      ;
; 0.167  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.927      ;
; 0.167  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.927      ;
; 0.167  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.927      ;
; 0.246  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.877      ;
; 0.246  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.877      ;
; 0.246  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.877      ;
; 0.246  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.877      ;
; 0.246  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.877      ;
; 0.246  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.877      ;
; 0.246  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.877      ;
; 0.246  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.877      ;
; 0.246  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.877      ;
; 0.246  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.877      ;
; 0.246  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.877      ;
; 0.246  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.877      ;
; 0.246  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.877      ;
; 0.246  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.877      ;
; 0.246  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.892     ; 1.877      ;
; 0.351  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.743      ;
; 0.351  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.743      ;
; 0.351  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.743      ;
; 0.351  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.743      ;
; 0.351  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.743      ;
; 0.351  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.743      ;
; 0.351  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.743      ;
; 0.351  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.743      ;
; 0.351  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.743      ;
; 0.351  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.743      ;
; 0.351  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.743      ;
; 0.351  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.743      ;
; 0.351  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.743      ;
; 0.351  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.743      ;
; 0.351  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.921     ; 1.743      ;
; 0.488  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.894     ; 1.633      ;
; 0.488  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.894     ; 1.633      ;
; 0.488  ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD           ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.894     ; 1.633      ;
; 2.713  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.407     ; 4.895      ;
; 2.817  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.407     ; 4.791      ;
; 2.835  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 5.101      ;
; 2.841  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.407     ; 4.767      ;
; 2.857  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.414     ; 4.744      ;
; 2.861  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.415     ; 4.739      ;
; 2.861  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.415     ; 4.739      ;
; 2.861  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.415     ; 4.739      ;
; 2.869  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.407     ; 4.739      ;
; 2.883  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.407     ; 4.725      ;
; 2.896  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.405     ; 4.714      ;
; 2.900  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.406     ; 4.709      ;
; 2.900  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.406     ; 4.709      ;
; 2.900  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.406     ; 4.709      ;
; 2.907  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.079     ; 5.029      ;
; 2.917  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.407     ; 4.691      ;
; 2.945  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.407     ; 4.663      ;
; 2.961  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.414     ; 4.640      ;
; 2.965  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.415     ; 4.635      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                           ;
+--------+----------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.735 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.213      ;
; 15.735 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.213      ;
; 15.735 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.213      ;
; 15.735 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.213      ;
; 15.735 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.213      ;
; 15.735 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.213      ;
; 15.735 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.213      ;
; 15.735 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.213      ;
; 15.735 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.213      ;
; 15.735 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.213      ;
; 15.735 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.213      ;
; 15.735 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.213      ;
; 15.735 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.213      ;
; 15.744 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.204      ;
; 15.744 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.204      ;
; 15.744 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.204      ;
; 15.744 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.204      ;
; 15.744 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.204      ;
; 15.744 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.204      ;
; 15.744 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.204      ;
; 15.744 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.204      ;
; 15.744 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.204      ;
; 15.744 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.204      ;
; 15.744 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.204      ;
; 15.744 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.204      ;
; 15.744 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.204      ;
; 15.824 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.124      ;
; 15.824 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.124      ;
; 15.824 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.124      ;
; 15.824 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.124      ;
; 15.824 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.124      ;
; 15.824 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.124      ;
; 15.824 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.124      ;
; 15.824 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.124      ;
; 15.824 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.124      ;
; 15.824 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.124      ;
; 15.824 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.124      ;
; 15.824 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.124      ;
; 15.824 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.124      ;
; 15.881 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.067      ;
; 15.890 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 4.058      ;
; 15.951 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.997      ;
; 15.951 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.997      ;
; 15.951 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.997      ;
; 15.951 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.997      ;
; 15.951 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.997      ;
; 15.951 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.997      ;
; 15.951 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.997      ;
; 15.951 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.997      ;
; 15.951 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.997      ;
; 15.951 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.997      ;
; 15.951 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.997      ;
; 15.951 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.997      ;
; 15.951 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.997      ;
; 15.970 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.978      ;
; 16.015 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.944      ;
; 16.015 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.944      ;
; 16.015 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.944      ;
; 16.015 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.944      ;
; 16.015 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.944      ;
; 16.015 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.944      ;
; 16.015 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.944      ;
; 16.015 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.944      ;
; 16.015 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.944      ;
; 16.015 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.944      ;
; 16.015 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.944      ;
; 16.015 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.944      ;
; 16.015 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.944      ;
; 16.097 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 3.851      ;
; 16.143 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.816      ;
; 16.143 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.816      ;
; 16.143 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.816      ;
; 16.143 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.816      ;
; 16.143 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.816      ;
; 16.143 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.816      ;
; 16.143 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.816      ;
; 16.143 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.816      ;
; 16.143 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.816      ;
; 16.143 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.816      ;
; 16.143 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.816      ;
; 16.143 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.816      ;
; 16.143 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.816      ;
; 16.161 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.798      ;
; 16.190 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]         ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.770      ;
; 16.190 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]         ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.770      ;
; 16.190 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]         ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.770      ;
; 16.190 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]         ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.770      ;
; 16.190 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]         ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.770      ;
; 16.190 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]         ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.770      ;
; 16.190 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]         ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.770      ;
; 16.190 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]         ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.770      ;
; 16.190 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]         ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.770      ;
; 16.190 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]         ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.770      ;
; 16.190 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]         ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.770      ;
; 16.190 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]         ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.770      ;
; 16.190 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]         ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.770      ;
; 16.190 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]         ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.770      ;
; 16.190 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]         ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.770      ;
; 16.190 ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]         ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 3.770      ;
; 16.215 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 3.744      ;
+--------+----------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.299 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.805      ;
; 0.301 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.807      ;
; 0.302 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.808      ;
; 0.310 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.816      ;
; 0.311 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                                                                                                                 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[8]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.817      ;
; 0.312 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; top:inst3|clk_div:GEN_10K|clkout                                                                                                                   ; top:inst3|clk_div:GEN_10K|clkout                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]                                                                                                  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|full_dff                               ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[9]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[9]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[8]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[8]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[7]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[7]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[6]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[5]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[4]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[3]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[2]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[1]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[0]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.818      ;
; 0.312 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                                 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; top:inst3|spi2dac:SPI_DAC|sr_state.IDLE                                                                                                            ; top:inst3|spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; top:inst3|spi2dac:SPI_DAC|sr_state.WAIT_CSB_FALL                                                                                                   ; top:inst3|spi2dac:SPI_DAC|sr_state.WAIT_CSB_FALL                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; top:inst3|spi2adc:SPI_ADC|sr_state.IDLE                                                                                                            ; top:inst3|spi2adc:SPI_ADC|sr_state.IDLE                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; top:inst3|spi2adc:SPI_ADC|sr_state.WAIT_CSB_FALL                                                                                                   ; top:inst3|spi2adc:SPI_ADC|sr_state.WAIT_CSB_FALL                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.314 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[9]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.820      ;
; 0.317 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.823      ;
; 0.319 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                                                                                                                ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|rd_ptr_lsb                             ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.330 ; top:inst3|processor:DUMMY|pulse_gen:pulse_gen|state.IDLE                                                                                           ; top:inst3|processor:DUMMY|pulse_gen:pulse_gen|pulse                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.529      ;
; 0.331 ; top:inst3|pulse_gen:PULSE|state.IDLE                                                                                                               ; top:inst3|pulse_gen:PULSE|pulse                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.529      ;
; 0.333 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.511      ;
; 0.340 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                              ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; top:inst3|spi2dac:SPI_DAC|clk_1MHz                                                                                                                 ; top:inst3|spi2dac:SPI_DAC|clk_1MHz                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.519      ;
; 0.341 ; top:inst3|spi2adc:SPI_ADC|clk_1MHz                                                                                                                 ; top:inst3|spi2adc:SPI_ADC|clk_1MHz                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.519      ;
; 0.341 ; DE0_D5M:inst|rClk[0]                                                                                                                               ; DE0_D5M:inst|rClk[0]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.519      ;
; 0.341 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.847      ;
; 0.344 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[5] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[4] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[3] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[0] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.546      ;
; 0.350 ; top:inst3|spi2dac:SPI_DAC|sr_state.IDLE                                                                                                            ; top:inst3|spi2dac:SPI_DAC|sr_state.WAIT_CSB_FALL                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.548      ;
; 0.353 ; top:inst3|spi2adc:SPI_ADC|sr_state.IDLE                                                                                                            ; top:inst3|spi2adc:SPI_ADC|sr_state.WAIT_CSB_FALL                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.551      ;
; 0.357 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                              ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.360 ; top:inst3|spi2adc:SPI_ADC|sr_state.IDLE                                                                                                            ; top:inst3|spi2adc:SPI_ADC|sr_state.WAIT_CSB_HIGH                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.558      ;
; 0.360 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|full_dff                               ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|empty_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.559      ;
; 0.361 ; top:inst3|spi2dac:SPI_DAC|sr_state.IDLE                                                                                                            ; top:inst3|spi2dac:SPI_DAC|sr_state.WAIT_CSB_HIGH                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.559      ;
; 0.361 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|full_dff                               ; top:inst3|processor:DUMMY|ff_out                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.560      ;
; 0.363 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.869      ;
; 0.367 ; top:inst3|pulse_gen:PULSE|pulse                                                                                                                    ; top:inst3|spi2dac:SPI_DAC|dac_start                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.565      ;
; 0.368 ; top:inst3|pulse_gen:PULSE|pulse                                                                                                                    ; top:inst3|spi2adc:SPI_ADC|sr_state.IDLE                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.566      ;
; 0.371 ; top:inst3|pulse_gen:PULSE|pulse                                                                                                                    ; top:inst3|spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.569      ;
; 0.373 ; top:inst3|pulse_gen:PULSE|pulse                                                                                                                    ; top:inst3|spi2adc:SPI_ADC|adc_start                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.571      ;
; 0.388 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|clkout                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.587      ;
; 0.393 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|ctr[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.592      ;
; 0.394 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|ctr[10]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.593      ;
; 0.395 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|ctr[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.594      ;
; 0.397 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|ctr[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.596      ;
; 0.397 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|ctr[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.596      ;
; 0.451 ; top:inst3|processor:DUMMY|pulse_gen:pulse_gen|pulse                                                                                                ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|empty_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.650      ;
; 0.455 ; top:inst3|spi2adc:SPI_ADC|ctr[4]                                                                                                                   ; top:inst3|spi2adc:SPI_ADC|ctr[1]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.654      ;
; 0.456 ; top:inst3|spi2adc:SPI_ADC|ctr[4]                                                                                                                   ; top:inst3|spi2adc:SPI_ADC|ctr[0]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.655      ;
; 0.472 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.671      ;
; 0.473 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]                                                                                                 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.672      ;
; 0.480 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[6] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[7]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.679      ;
; 0.490 ; top:inst3|clk_div:GEN_10K|clkout                                                                                                                   ; top:inst3|pulse_gen:PULSE|state.IDLE                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.688      ;
; 0.492 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[2] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.691      ;
; 0.494 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                     ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.694      ;
; 0.498 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[1] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; top:inst3|clk_div:GEN_10K|ctr[7]                                                                                                                   ; top:inst3|clk_div:GEN_10K|ctr[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                                                                                                               ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.699      ;
; 0.499 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.699      ;
; 0.499 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.699      ;
; 0.500 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.700      ;
; 0.500 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.700      ;
; 0.501 ; top:inst3|clk_div:GEN_10K|ctr[6]                                                                                                                   ; top:inst3|clk_div:GEN_10K|ctr[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                                                                                                               ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.701      ;
; 0.501 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.701      ;
; 0.501 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.701      ;
; 0.501 ; top:inst3|spi2adc:SPI_ADC|ctr[3]                                                                                                                   ; top:inst3|spi2adc:SPI_ADC|ctr[3]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                                                                                                                ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.702      ;
; 0.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.702      ;
; 0.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.702      ;
; 0.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.702      ;
; 0.502 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[7] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[8]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.703      ;
; 0.504 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[3] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[5] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; top:inst3|clk_div:GEN_10K|ctr[1]                                                                                                                   ; top:inst3|clk_div:GEN_10K|ctr[1]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.704      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                   ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.300 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.808      ;
; 0.301 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.511      ;
; 0.309 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.817      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.820      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                                                 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[8]                                                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.338      ; 0.828      ;
; 0.324 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[4]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.830      ;
; 0.326 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[12]                                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 0.838      ;
; 0.327 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.539      ;
; 0.327 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.539      ;
; 0.327 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.833      ;
; 0.327 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[6]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.833      ;
; 0.328 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.539      ;
; 0.328 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.275      ; 0.772      ;
; 0.328 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[2]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.834      ;
; 0.329 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.528      ;
; 0.330 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[4]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 0.838      ;
; 0.338 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.536      ;
; 0.338 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_initial                                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.536      ;
; 0.339 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[0]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[16]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.552      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]                                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[17]                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]                                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[15]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[13]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[9]                                                                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.342 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.848      ;
; 0.343 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.541      ;
; 0.347 ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.545      ;
; 0.347 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[9]                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.545      ;
; 0.351 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.549      ;
; 0.353 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.551      ;
; 0.353 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.551      ;
; 0.354 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.552      ;
; 0.355 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.554      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+--------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.999     ; 2.805      ;
; -0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.999     ; 2.805      ;
; -0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.999     ; 2.805      ;
; -0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.999     ; 2.805      ;
; -0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.999     ; 2.805      ;
; -0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.999     ; 2.805      ;
; -0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.999     ; 2.805      ;
; -0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.999     ; 2.805      ;
; -0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.999     ; 2.805      ;
; -0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.999     ; 2.805      ;
; -0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.999     ; 2.805      ;
; -0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.999     ; 2.805      ;
; -0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.999     ; 2.805      ;
; -0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.999     ; 2.805      ;
; -0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.999     ; 2.805      ;
; -0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.999     ; 2.805      ;
; -0.836 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.987     ; 2.807      ;
; -0.836 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.987     ; 2.807      ;
; -0.836 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.987     ; 2.807      ;
; -0.836 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.987     ; 2.807      ;
; -0.836 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.987     ; 2.807      ;
; -0.836 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.987     ; 2.807      ;
; -0.836 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.987     ; 2.807      ;
; -0.836 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.987     ; 2.807      ;
; -0.836 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.987     ; 2.807      ;
; -0.836 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.987     ; 2.807      ;
; -0.836 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.987     ; 2.807      ;
; -0.836 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.987     ; 2.807      ;
; -0.836 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.987     ; 2.807      ;
; -0.836 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.987     ; 2.807      ;
; -0.836 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.987     ; 2.807      ;
; -0.836 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.987     ; 2.807      ;
; -0.802 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.997     ; 2.845      ;
; -0.792 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.985     ; 2.847      ;
; -0.692 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                     ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 2.485      ;
; -0.692 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 2.485      ;
; -0.692 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 2.485      ;
; -0.692 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                        ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 2.485      ;
; -0.692 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                     ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 2.485      ;
; -0.692 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                     ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 2.485      ;
; -0.692 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 2.485      ;
; -0.692 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 2.485      ;
; -0.692 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 2.485      ;
; -0.692 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 2.485      ;
; -0.692 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 2.485      ;
; -0.692 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 2.485      ;
; -0.692 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 2.485      ;
; -0.692 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 2.485      ;
; -0.692 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 2.485      ;
; -0.692 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.222     ; 2.485      ;
; -0.691 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                     ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.221     ; 2.485      ;
; -0.691 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                     ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.221     ; 2.485      ;
; -0.691 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.221     ; 2.485      ;
; -0.691 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                     ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.221     ; 2.485      ;
; -0.691 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                     ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.221     ; 2.485      ;
; -0.691 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.221     ; 2.485      ;
; -0.691 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.221     ; 2.485      ;
; -0.691 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.221     ; 2.485      ;
; -0.691 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                              ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.221     ; 2.485      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.494      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.494      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.491      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.491      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.206     ; 2.491      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.494      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.494      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.494      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.494      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.494      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.494      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.494      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.494      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.213     ; 2.484      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.213     ; 2.484      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.213     ; 2.484      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.213     ; 2.484      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.213     ; 2.484      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.213     ; 2.484      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                        ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.213     ; 2.484      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.203     ; 2.494      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                         ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
; -0.682 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -2.199     ; 2.498      ;
+--------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                     ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.610 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.718     ; 4.687      ;
; 14.619 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.718     ; 4.678      ;
; 14.699 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.718     ; 4.598      ;
; 14.826 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.718     ; 4.471      ;
; 14.890 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.707     ; 4.418      ;
; 15.018 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.707     ; 4.290      ;
; 15.090 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.707     ; 4.218      ;
; 15.095 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.707     ; 4.213      ;
; 15.099 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.707     ; 4.209      ;
; 15.177 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.707     ; 4.131      ;
; 15.218 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.707     ; 4.090      ;
; 15.225 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.707     ; 4.083      ;
; 15.227 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.707     ; 4.081      ;
; 15.306 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.707     ; 4.002      ;
; 15.307 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.707     ; 4.001      ;
; 15.413 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.539      ;
; 15.413 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.539      ;
; 15.413 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.539      ;
; 15.413 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.539      ;
; 15.413 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.539      ;
; 15.413 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.539      ;
; 15.413 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.539      ;
; 15.413 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.539      ;
; 15.413 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.539      ;
; 15.413 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.539      ;
; 15.413 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.539      ;
; 15.413 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.539      ;
; 15.413 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.539      ;
; 15.413 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.539      ;
; 15.413 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.539      ;
; 15.413 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.539      ;
; 15.422 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.530      ;
; 15.422 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.530      ;
; 15.422 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.530      ;
; 15.422 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.530      ;
; 15.422 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.530      ;
; 15.422 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.530      ;
; 15.422 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.530      ;
; 15.422 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.530      ;
; 15.422 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.530      ;
; 15.422 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.530      ;
; 15.422 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.530      ;
; 15.422 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.530      ;
; 15.422 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.530      ;
; 15.422 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.530      ;
; 15.422 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.530      ;
; 15.422 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.530      ;
; 15.433 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.707     ; 3.875      ;
; 15.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.450      ;
; 15.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.450      ;
; 15.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.450      ;
; 15.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.450      ;
; 15.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.450      ;
; 15.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.450      ;
; 15.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.450      ;
; 15.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.450      ;
; 15.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.450      ;
; 15.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.450      ;
; 15.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.450      ;
; 15.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.450      ;
; 15.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.450      ;
; 15.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.450      ;
; 15.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.450      ;
; 15.502 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.450      ;
; 15.629 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.323      ;
; 15.629 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.323      ;
; 15.629 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.323      ;
; 15.629 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.323      ;
; 15.629 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.323      ;
; 15.629 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.323      ;
; 15.629 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.323      ;
; 15.629 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.323      ;
; 15.629 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.323      ;
; 15.629 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.323      ;
; 15.629 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.323      ;
; 15.629 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.323      ;
; 15.629 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.323      ;
; 15.629 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.323      ;
; 15.629 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.323      ;
; 15.629 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 4.323      ;
; 15.693 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.270      ;
; 15.693 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.270      ;
; 15.693 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.270      ;
; 15.693 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.270      ;
; 15.693 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.270      ;
; 15.693 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.270      ;
; 15.693 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.270      ;
; 15.693 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.270      ;
; 15.693 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.270      ;
; 15.693 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.270      ;
; 15.693 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.270      ;
; 15.693 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.270      ;
; 15.693 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.270      ;
; 15.693 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.270      ;
; 15.693 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.270      ;
; 15.693 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.270      ;
; 15.697 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.718     ; 3.600      ;
; 15.821 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.142      ;
; 15.821 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.142      ;
; 15.821 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.142      ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.194 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.391      ;
; 1.194 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.391      ;
; 1.194 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.391      ;
; 1.194 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.391      ;
; 1.194 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.391      ;
; 1.194 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.391      ;
; 1.194 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.391      ;
; 1.194 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.391      ;
; 1.194 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.391      ;
; 1.194 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.391      ;
; 1.194 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.391      ;
; 1.194 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.391      ;
; 1.194 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.391      ;
; 1.422 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.617      ;
; 1.422 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.617      ;
; 1.422 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.617      ;
; 1.422 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.617      ;
; 1.611 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.797      ;
; 1.611 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.797      ;
; 1.611 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.797      ;
; 1.611 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.797      ;
; 1.611 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.797      ;
; 1.611 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.797      ;
; 1.611 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.797      ;
; 1.611 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.797      ;
; 1.611 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.797      ;
; 1.611 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.797      ;
; 1.611 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.797      ;
; 1.611 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.797      ;
; 1.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.814      ;
; 1.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.814      ;
; 1.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.814      ;
; 1.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.814      ;
; 1.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.814      ;
; 1.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.814      ;
; 1.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.814      ;
; 1.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.814      ;
; 1.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.814      ;
; 1.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.814      ;
; 1.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.814      ;
; 1.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.814      ;
; 1.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.814      ;
; 1.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.814      ;
; 1.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.814      ;
; 1.620 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.814      ;
; 1.627 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.812      ;
; 1.627 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.812      ;
; 1.627 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.812      ;
; 1.627 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.812      ;
; 1.627 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.812      ;
; 1.627 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.812      ;
; 1.627 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.812      ;
; 1.627 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.812      ;
; 1.627 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.812      ;
; 1.627 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.812      ;
; 1.627 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.812      ;
; 1.627 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.812      ;
; 1.627 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.812      ;
; 1.627 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.812      ;
; 1.708 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.902      ;
; 1.708 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.902      ;
; 1.708 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.902      ;
; 1.708 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.902      ;
; 1.708 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.902      ;
; 1.708 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.902      ;
; 1.708 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.902      ;
; 1.708 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.902      ;
; 1.708 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.902      ;
; 1.708 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.902      ;
; 1.708 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.902      ;
; 1.708 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.902      ;
; 1.708 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.902      ;
; 1.708 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.902      ;
; 1.708 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.902      ;
; 1.708 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.902      ;
; 2.396 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.586      ;
; 2.396 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.586      ;
; 2.396 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.586      ;
; 2.396 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.586      ;
; 2.396 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.586      ;
; 2.396 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.586      ;
; 2.396 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.586      ;
; 2.396 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.586      ;
; 2.396 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.586      ;
; 2.396 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.586      ;
; 2.396 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.586      ;
; 2.396 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.586      ;
; 2.396 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.586      ;
; 2.396 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.586      ;
; 2.396 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.586      ;
; 2.396 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.586      ;
; 2.431 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.595     ; 1.980      ;
; 2.495 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.595     ; 2.044      ;
; 2.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.785      ;
; 2.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.785      ;
; 2.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.785      ;
; 2.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.785      ;
; 2.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.785      ;
; 2.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.785      ;
; 2.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 2.785      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 3.600 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.328      ;
; 3.600 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.328      ;
; 3.600 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.328      ;
; 3.600 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.328      ;
; 3.600 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.328      ;
; 3.600 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.328      ;
; 3.600 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.328      ;
; 3.600 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.328      ;
; 3.600 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.416     ; 2.328      ;
; 3.628 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 2.328      ;
; 3.633 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 2.327      ;
; 3.633 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 2.327      ;
; 3.633 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 2.327      ;
; 3.633 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 2.327      ;
; 3.633 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 2.327      ;
; 3.633 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.450     ; 2.327      ;
; 3.638 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 2.327      ;
; 3.638 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 2.327      ;
; 3.638 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 2.327      ;
; 3.638 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 2.327      ;
; 3.638 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 2.327      ;
; 3.638 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 2.327      ;
; 3.638 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 2.327      ;
; 3.638 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 2.327      ;
; 3.638 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 2.327      ;
; 3.638 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 2.327      ;
; 3.640 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.321      ;
; 3.640 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.321      ;
; 3.640 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.321      ;
; 3.640 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.321      ;
; 3.640 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.321      ;
; 3.640 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.321      ;
; 3.640 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.321      ;
; 3.640 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.321      ;
; 3.640 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.321      ;
; 3.640 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.463     ; 2.321      ;
; 3.642 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 2.344      ;
; 3.642 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 2.344      ;
; 3.642 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 2.344      ;
; 3.642 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 2.344      ;
; 3.642 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 2.344      ;
; 3.642 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.442     ; 2.344      ;
; 3.643 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.336      ;
; 3.643 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.336      ;
; 3.643 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.336      ;
; 3.643 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.336      ;
; 3.643 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.336      ;
; 3.643 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.336      ;
; 3.643 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.336      ;
; 3.643 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.336      ;
; 3.643 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.336      ;
; 3.643 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.336      ;
; 3.643 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.336      ;
; 3.643 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.336      ;
; 3.643 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.336      ;
; 3.643 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.336      ;
; 3.643 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.338      ;
; 3.643 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.336      ;
; 3.643 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 2.338      ;
; 3.643 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.451     ; 2.336      ;
; 3.650 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 2.328      ;
; 3.650 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 2.328      ;
; 3.650 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 2.328      ;
; 3.650 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 2.328      ;
; 3.650 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 2.328      ;
; 3.650 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 2.328      ;
; 3.650 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 2.328      ;
; 3.650 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 2.328      ;
; 3.650 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 2.328      ;
; 3.650 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 2.328      ;
; 3.650 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 2.328      ;
; 3.650 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 2.328      ;
; 3.651 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.467     ; 2.328      ;
; 3.651 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.467     ; 2.328      ;
; 3.651 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.467     ; 2.328      ;
; 3.651 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.467     ; 2.328      ;
; 3.651 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.467     ; 2.328      ;
; 3.651 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.467     ; 2.328      ;
; 3.651 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.467     ; 2.328      ;
; 3.651 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.467     ; 2.328      ;
; 3.651 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.467     ; 2.328      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.485     ; 2.327      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.485     ; 2.327      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.485     ; 2.327      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.485     ; 2.327      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.471     ; 2.341      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.471     ; 2.341      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.470     ; 2.342      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.470     ; 2.342      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.470     ; 2.342      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.470     ; 2.342      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.471     ; 2.341      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 2.344      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 2.344      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 2.344      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.468     ; 2.344      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.471     ; 2.341      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.471     ; 2.341      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.471     ; 2.341      ;
; 3.668 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.471     ; 2.341      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.742 ; 3.972        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ;
; 3.742 ; 3.972        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_we_reg          ;
; 3.742 ; 3.972        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ;
; 3.742 ; 3.972        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_we_reg          ;
; 3.744 ; 3.974        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; 3.744 ; 3.974        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[10]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[11]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[12]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[13]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[14]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[15]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[16]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[17]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[18]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[19]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[20]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[21]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                         ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[8]                                                                                                                          ;
; 3.745 ; 3.961        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[9]                                                                                                                          ;
; 3.746 ; 3.962        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[10]                                                                                                                         ;
; 3.746 ; 3.962        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[11]                                                                                                                         ;
; 3.746 ; 3.962        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[12]                                                                                                                         ;
; 3.746 ; 3.962        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[13]                                                                                                                         ;
; 3.746 ; 3.962        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[14]                                                                                                                         ;
; 3.746 ; 3.962        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[15]                                                                                                                         ;
; 3.746 ; 3.962        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[16]                                                                                                                         ;
; 3.746 ; 3.962        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[17]                                                                                                                         ;
; 3.746 ; 3.962        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[18]                                                                                                                         ;
; 3.746 ; 3.962        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[19]                                                                                                                         ;
; 3.746 ; 3.962        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                                         ;
; 3.746 ; 3.962        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[21]                                                                                                                         ;
; 3.746 ; 3.962        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                         ;
; 3.746 ; 3.962        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[8]                                                                                                                          ;
; 3.746 ; 3.962        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[9]                                                                                                                          ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                           ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                           ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                           ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                           ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                            ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                            ;
; 3.747 ; 3.963        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR                                                                                                                                   ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|BA[0]                                                                                                                                 ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                 ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                           ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                           ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                           ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                           ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                           ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                           ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                           ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                           ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|BA[1]                                                                                                                ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                  ;
; 3.748 ; 3.964        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[11]                                                                                                                          ;
; 3.749 ; 3.965        ; 0.216          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.481 ; 9.711        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ;
; 9.481 ; 9.711        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_we_reg       ;
; 9.483 ; 9.713        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[1]                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[2]                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[3]                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[4]                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[5]                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[6]                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[7]                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[8]                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[9]                          ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~portb_address_reg0 ;
; 9.521 ; 9.705        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|spi2adc:SPI_ADC|clk_1MHz                                                                                                                                  ;
; 9.521 ; 9.705        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|spi2dac:SPI_DAC|clk_1MHz                                                                                                                                  ;
; 9.526 ; 9.710        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|rClk[0]                                                                                                                                                ;
; 9.561 ; 9.745        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                        ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                      ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                     ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                     ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                     ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                     ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                     ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                     ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                      ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                      ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                      ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                      ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                      ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                      ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                      ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                      ;
; 9.586 ; 9.770        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                      ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                        ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[26]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[27]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[28]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[29]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[30]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[31]                                                                                                                                ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                                                                                                                                 ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                                                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                                                                                                                                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                                                                                                                                  ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|spi2adc:SPI_ADC|ctr[0]                                                                                                                                    ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|spi2adc:SPI_ADC|ctr[1]                                                                                                                                    ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|spi2adc:SPI_ADC|ctr[2]                                                                                                                                    ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|spi2adc:SPI_ADC|ctr[3]                                                                                                                                    ;
; 9.587 ; 9.771        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|spi2adc:SPI_ADC|ctr[4]                                                                                                                                    ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                                               ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                               ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                               ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                               ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|clkout                                                                                                                                    ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[0]                                                                                                                                    ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[10]                                                                                                                                   ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[11]                                                                                                                                   ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[12]                                                                                                                                   ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[13]                                                                                                                                   ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[14]                                                                                                                                   ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[15]                                                                                                                                   ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[16]                                                                                                                                   ;
; 9.588 ; 9.772        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|clk_div:GEN_10K|ctr[17]                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; 3.904 ; 4.424 ; Rise       ; CLOCK_50                                            ;
;  SW[0]       ; CLOCK_50   ; 3.904 ; 4.424 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; 2.972 ; 3.500 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.053 ; 4.564 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.803 ; 4.312 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.794 ; 4.315 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.053 ; 4.564 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.806 ; 4.317 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.605 ; 4.110 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.918 ; 4.447 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.598 ; 4.057 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.433 ; 3.917 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.645 ; 4.109 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.488 ; 3.999 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.777 ; 4.263 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.507 ; 3.995 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.627 ; 4.072 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; -1.617 ; -2.079 ; Rise       ; CLOCK_50                                            ;
;  SW[0]       ; CLOCK_50   ; -1.864 ; -2.421 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; -1.617 ; -2.079 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; -2.800 ; -3.268 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -3.180 ; -3.674 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -3.171 ; -3.675 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -3.420 ; -3.915 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -3.183 ; -3.677 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -2.976 ; -3.470 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -3.302 ; -3.819 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -2.984 ; -3.429 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -2.800 ; -3.268 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -3.029 ; -3.479 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -2.854 ; -3.348 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -3.166 ; -3.642 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -2.897 ; -3.369 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -3.011 ; -3.443 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 5.953  ; 5.868  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 5.953  ; 5.868  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 5.771  ; 5.589  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 6.795  ; 6.683  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 6.795  ; 6.683  ; Rise       ; CLOCK_50                                            ;
; SCK               ; CLOCK_50   ; 8.044  ; 7.907  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 5.798  ; 5.913  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 4.591  ; 4.516  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 4.556  ; 4.475  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 4.591  ; 4.516  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 4.567  ; 4.452  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 4.557  ; 4.441  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 4.512  ; 4.398  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 4.337  ; 4.218  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 4.196  ; 4.127  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 3.944  ; 3.853  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 4.278  ; 4.143  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 4.002  ; 3.897  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 4.265  ; 4.134  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 3.966  ; 3.865  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 4.186  ; 4.098  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 4.100  ; 3.987  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 4.362  ; 4.289  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 3.990  ; 3.854  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 7.844  ; 7.438  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 5.767  ; 5.645  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 5.787  ; 5.685  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 6.181  ; 5.999  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 7.844  ; 7.438  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 6.219  ; 6.063  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 6.138  ; 6.086  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 6.247  ; 6.171  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 6.060  ; 5.956  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 5.873  ; 5.745  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 6.159  ; 6.036  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 5.789  ; 5.583  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 5.761  ; 5.598  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 5.970  ; 5.796  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 5.938  ; 5.787  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 5.762  ; 5.647  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 6.383  ; 6.253  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 4.480  ; 4.357  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 4.446  ; 4.319  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 4.126  ; 4.046  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 6.400  ; 6.047  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -0.445 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -0.592 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 5.644  ; 5.463  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 5.817  ; 5.730  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 5.644  ; 5.463  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 6.624  ; 6.511  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 6.624  ; 6.511  ; Rise       ; CLOCK_50                                            ;
; SCK               ; CLOCK_50   ; 7.707  ; 7.570  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 5.673  ; 5.788  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 3.537  ; 3.445  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 4.124  ; 4.042  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 4.158  ; 4.081  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 4.135  ; 4.020  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 4.125  ; 4.009  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 4.082  ; 3.968  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 3.914  ; 3.794  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 3.778  ; 3.708  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 3.537  ; 3.445  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 3.856  ; 3.722  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 3.593  ; 3.487  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 3.846  ; 3.715  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 3.558  ; 3.455  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 3.770  ; 3.680  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 3.687  ; 3.573  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 3.937  ; 3.862  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 3.580  ; 3.444  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 4.812  ; 4.650  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 4.840  ; 4.699  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 4.833  ; 4.670  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 5.126  ; 4.989  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 6.803  ; 6.439  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 5.322  ; 5.175  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 4.978  ; 4.888  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 5.412  ; 5.335  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 4.939  ; 4.751  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 5.127  ; 4.966  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 5.259  ; 5.140  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 4.853  ; 4.650  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 4.812  ; 4.651  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 5.023  ; 4.853  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 5.001  ; 4.854  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 5.116  ; 4.988  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 5.664  ; 5.525  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 4.051  ; 3.928  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 4.017  ; 3.891  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 3.711  ; 3.629  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 5.975  ; 5.622  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -0.774 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -0.919 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[4]      ; VGA_B[0]    ; 7.990 ; 7.851 ; 8.555 ; 8.289 ;
; SW[4]      ; VGA_B[1]    ; 8.016 ; 7.816 ; 8.532 ; 8.361 ;
; SW[4]      ; VGA_B[2]    ; 8.096 ; 7.911 ; 8.610 ; 8.454 ;
; SW[4]      ; VGA_B[3]    ; 8.249 ; 8.172 ; 8.811 ; 8.607 ;
; SW[4]      ; VGA_G[0]    ; 8.100 ;       ;       ; 8.447 ;
; SW[4]      ; VGA_G[1]    ; 8.125 ;       ;       ; 8.514 ;
; SW[4]      ; VGA_G[2]    ; 8.043 ;       ;       ; 8.400 ;
; SW[4]      ; VGA_G[3]    ; 7.878 ;       ;       ; 8.229 ;
; SW[4]      ; VGA_R[0]    ; 9.137 ; 8.933 ; 9.659 ; 9.470 ;
; SW[4]      ; VGA_R[1]    ; 8.255 ; 8.122 ; 8.819 ; 8.559 ;
; SW[4]      ; VGA_R[2]    ; 7.928 ; 7.820 ; 8.509 ; 8.281 ;
; SW[4]      ; VGA_R[3]    ; 8.053 ; 7.933 ; 8.629 ; 8.389 ;
; SW[5]      ; VGA_B[0]    ; 7.657 ; 7.168 ; 7.886 ; 7.988 ;
; SW[5]      ; VGA_B[1]    ; 7.770 ; 7.349 ; 8.060 ; 8.114 ;
; SW[5]      ; VGA_B[2]    ; 7.845 ; 7.266 ; 8.007 ; 8.205 ;
; SW[5]      ; VGA_B[3]    ; 7.909 ; 7.225 ; 7.913 ; 8.300 ;
; SW[5]      ; VGA_G[0]    ; 7.422 ; 7.256 ; 7.908 ; 7.769 ;
; SW[5]      ; VGA_G[1]    ; 7.535 ; 7.394 ; 8.034 ; 7.908 ;
; SW[5]      ; VGA_G[2]    ; 7.451 ; 7.364 ; 8.018 ; 7.805 ;
; SW[5]      ; VGA_G[3]    ; 7.199 ; 7.039 ; 7.685 ; 7.552 ;
; SW[5]      ; VGA_R[0]    ; 8.935 ; 7.445 ; 8.159 ; 9.231 ;
; SW[5]      ; VGA_R[1]    ; 7.922 ; 7.609 ; 8.317 ; 8.258 ;
; SW[5]      ; VGA_R[2]    ; 7.731 ; 7.306 ; 8.006 ; 8.057 ;
; SW[5]      ; VGA_R[3]    ; 7.858 ; 7.243 ; 7.956 ; 8.172 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[4]      ; VGA_B[0]    ; 7.785 ; 7.648 ; 8.336 ; 8.077 ;
; SW[4]      ; VGA_B[1]    ; 7.811 ; 7.616 ; 8.314 ; 8.146 ;
; SW[4]      ; VGA_B[2]    ; 7.887 ; 7.704 ; 8.389 ; 8.233 ;
; SW[4]      ; VGA_B[3]    ; 7.981 ; 7.881 ; 8.529 ; 8.307 ;
; SW[4]      ; VGA_G[0]    ; 7.877 ;       ;       ; 8.205 ;
; SW[4]      ; VGA_G[1]    ; 7.884 ;       ;       ; 8.256 ;
; SW[4]      ; VGA_G[2]    ; 7.837 ;       ;       ; 8.182 ;
; SW[4]      ; VGA_G[3]    ; 7.665 ;       ;       ; 7.996 ;
; SW[4]      ; VGA_R[0]    ; 8.829 ; 8.616 ; 9.338 ; 9.140 ;
; SW[4]      ; VGA_R[1]    ; 8.040 ; 7.908 ; 8.589 ; 8.335 ;
; SW[4]      ; VGA_R[2]    ; 7.726 ; 7.618 ; 8.291 ; 8.068 ;
; SW[4]      ; VGA_R[3]    ; 7.848 ; 7.727 ; 8.409 ; 8.173 ;
; SW[5]      ; VGA_B[0]    ; 7.464 ; 6.991 ; 7.694 ; 7.787 ;
; SW[5]      ; VGA_B[1]    ; 7.543 ; 7.166 ; 7.862 ; 7.858 ;
; SW[5]      ; VGA_B[2]    ; 7.615 ; 7.086 ; 7.812 ; 7.942 ;
; SW[5]      ; VGA_B[3]    ; 7.653 ; 7.045 ; 7.722 ; 8.011 ;
; SW[5]      ; VGA_G[0]    ; 7.241 ; 7.074 ; 7.716 ; 7.578 ;
; SW[5]      ; VGA_G[1]    ; 7.350 ; 7.198 ; 7.808 ; 7.710 ;
; SW[5]      ; VGA_G[2]    ; 7.269 ; 7.125 ; 7.766 ; 7.611 ;
; SW[5]      ; VGA_G[3]    ; 7.028 ; 6.866 ; 7.501 ; 7.368 ;
; SW[5]      ; VGA_R[0]    ; 8.602 ; 7.258 ; 7.958 ; 8.851 ;
; SW[5]      ; VGA_R[1]    ; 7.718 ; 7.415 ; 8.108 ; 8.045 ;
; SW[5]      ; VGA_R[2]    ; 7.491 ; 7.124 ; 7.809 ; 7.820 ;
; SW[5]      ; VGA_R[3]    ; 7.614 ; 7.063 ; 7.762 ; 7.930 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                          ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.052 ; 4.039 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.462 ; 4.449 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.269 ; 4.256 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.279 ; 4.266 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.467 ; 4.454 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.052 ; 4.039 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.269 ; 4.256 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.072 ; 4.059 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.242 ; 4.229 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.471 ; 4.458 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.471 ; 4.458 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.482 ; 4.469 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.461 ; 4.448 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.472 ; 4.459 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.482 ; 4.469 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.462 ; 4.449 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.052 ; 4.039 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.147 ; 3.147 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.540 ; 3.540 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.355 ; 3.355 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.365 ; 3.365 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.546 ; 3.546 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.147 ; 3.147 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.355 ; 3.355 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.167 ; 3.167 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.329 ; 3.329 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.550 ; 3.550 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.550 ; 3.550 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.560 ; 3.560 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.540 ; 3.540 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.550 ; 3.550 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.560 ; 3.560 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.540 ; 3.540 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.147 ; 3.147 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.039     ; 4.039     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.505     ; 4.505     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.235     ; 4.235     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.245     ; 4.245     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.433     ; 4.433     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.039     ; 4.039     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.235     ; 4.235     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.059     ; 4.059     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.221     ; 4.221     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.508     ; 4.508     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.508     ; 4.508     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.525     ; 4.525     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.498     ; 4.498     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.515     ; 4.515     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.525     ; 4.525     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.505     ; 4.505     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.039     ; 4.039     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.134     ; 3.322     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.582     ; 3.770     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.322     ; 3.510     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.332     ; 3.520     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.513     ; 3.701     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.134     ; 3.322     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.322     ; 3.510     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.154     ; 3.342     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.309     ; 3.497     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.585     ; 3.773     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.585     ; 3.773     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.602     ; 3.790     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.575     ; 3.763     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.592     ; 3.780     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.602     ; 3.790     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.582     ; 3.770     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.134     ; 3.322     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 11.640 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                      ; Synchronization Node                                                                                                                                                      ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.640                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 6.917        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 4.723        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.773                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 6.934        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 4.839        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 11.856                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 7.240        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 4.616        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.914                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 6.934        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 4.980        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 11.935                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 7.350        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 4.585        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.033                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 7.088        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 4.945        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.041                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 7.093        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 4.948        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.042                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 6.940        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 5.102        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.070                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 6.801        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 5.269        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.088                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 7.258        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 4.830        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.110                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.210        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 4.900        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.119                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 6.917        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 5.202        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.126                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 7.223        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 4.903        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.129                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.230        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 4.899        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.185                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.260        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 4.925        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.261                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.336        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 4.925        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.269                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.200        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 5.069        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.318                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 6.768        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 5.550        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.324                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.238        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 5.086        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.329                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 6.772        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 5.557        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.356                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 7.212        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 5.144        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.358                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 7.094        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 5.264        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.365                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 7.350        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 5.015        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.389                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 7.232        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 5.157        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.399                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 7.197        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 5.202        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.419                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 6.933        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 5.486        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.449                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 7.240        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 5.209        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.453                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 6.796        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 5.657        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.467                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 7.338        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 5.129        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.482                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 7.099        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 5.383        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.519                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 6.939        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 5.580        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.658                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 7.348        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 5.310        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.662                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 7.121        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 5.541        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.749                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 6.794        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 5.955        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 12.826                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 7.336        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 5.490        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.833                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 7.349        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 5.484        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.838                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 7.347        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 5.491        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.891                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 7.212        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 5.679        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 12.999                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 7.213        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 5.786        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.243                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 7.350        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 5.893        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 1.244  ; 0.000         ;
; CLOCK_50                                            ; 17.250 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.150 ; 0.000         ;
; CLOCK_50                                            ; 0.152 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.766  ; 0.000         ;
; CLOCK_50                                            ; 16.453 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; CLOCK_50                                            ; 0.718 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 2.400 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 3.748 ; 0.000         ;
; CLOCK_50                                            ; 9.203 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                  ; To Node                                           ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.244 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.505     ; 1.258      ;
; 1.244 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.505     ; 1.258      ;
; 1.244 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.505     ; 1.258      ;
; 1.248 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.505     ; 1.254      ;
; 1.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 1.122      ;
; 1.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[16]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 1.122      ;
; 1.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[15]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 1.122      ;
; 1.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[14]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 1.122      ;
; 1.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[13]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 1.122      ;
; 1.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[9]      ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 1.122      ;
; 1.385 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 1.122      ;
; 1.401 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 1.106      ;
; 1.458 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.316     ; 1.233      ;
; 1.458 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[12]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.316     ; 1.233      ;
; 1.458 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]     ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.316     ; 1.233      ;
; 1.489 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR           ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.322     ; 1.196      ;
; 1.489 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[0]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.322     ; 1.196      ;
; 1.489 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|WR_MASK[1]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.322     ; 1.196      ;
; 1.532 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 0.975      ;
; 1.532 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 0.975      ;
; 1.532 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 0.975      ;
; 1.532 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 0.975      ;
; 1.532 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 0.975      ;
; 1.532 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 0.975      ;
; 1.532 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 0.975      ;
; 1.532 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 0.975      ;
; 1.532 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 0.975      ;
; 1.532 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 0.975      ;
; 1.532 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 0.975      ;
; 1.532 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 0.975      ;
; 1.532 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 0.975      ;
; 1.532 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 0.975      ;
; 1.532 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.500     ; 0.975      ;
; 1.533 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.144      ;
; 1.533 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.144      ;
; 1.533 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.144      ;
; 1.533 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.144      ;
; 1.533 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.144      ;
; 1.533 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.144      ;
; 1.533 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.144      ;
; 1.533 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.144      ;
; 1.533 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.144      ;
; 1.533 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.144      ;
; 1.533 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.144      ;
; 1.533 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.144      ;
; 1.533 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.144      ;
; 1.533 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.144      ;
; 1.533 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD2_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.330     ; 1.144      ;
; 1.540 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.156      ;
; 1.540 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.156      ;
; 1.540 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.156      ;
; 1.540 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.156      ;
; 1.540 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.156      ;
; 1.540 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.156      ;
; 1.540 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.156      ;
; 1.540 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.156      ;
; 1.540 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.156      ;
; 1.540 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.156      ;
; 1.540 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.156      ;
; 1.540 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.156      ;
; 1.540 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.156      ;
; 1.540 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.156      ;
; 1.540 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.311     ; 1.156      ;
; 1.656 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[8]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.327     ; 1.024      ;
; 1.656 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[9]  ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.327     ; 1.024      ;
; 1.656 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[10] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.327     ; 1.024      ;
; 1.656 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[11] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.327     ; 1.024      ;
; 1.656 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[12] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.327     ; 1.024      ;
; 1.656 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[13] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.327     ; 1.024      ;
; 1.656 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[14] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.327     ; 1.024      ;
; 1.656 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[15] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.327     ; 1.024      ;
; 1.656 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[16] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.327     ; 1.024      ;
; 1.656 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[17] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.327     ; 1.024      ;
; 1.656 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[18] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.327     ; 1.024      ;
; 1.656 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[19] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.327     ; 1.024      ;
; 1.656 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[20] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.327     ; 1.024      ;
; 1.656 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[22] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.327     ; 1.024      ;
; 1.656 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR2_ADDR[21] ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.327     ; 1.024      ;
; 1.711 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.312     ; 0.984      ;
; 1.711 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]    ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.312     ; 0.984      ;
; 1.711 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD           ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.312     ; 0.984      ;
; 4.574 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.250     ; 3.183      ;
; 4.617 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.250     ; 3.140      ;
; 4.624 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 3.331      ;
; 4.645 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.250     ; 3.112      ;
; 4.663 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.255     ; 3.089      ;
; 4.667 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 3.288      ;
; 4.670 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 3.285      ;
; 4.683 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.250     ; 3.074      ;
; 4.688 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.250     ; 3.069      ;
; 4.691 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.250     ; 3.066      ;
; 4.707 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[22]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.255     ; 3.045      ;
; 4.707 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.255     ; 3.045      ;
; 4.711 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[10]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.255     ; 3.041      ;
; 4.713 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[21]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.057     ; 3.237      ;
; 4.713 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.052     ; 3.242      ;
; 4.714 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[20]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.250     ; 3.043      ;
; 4.716 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[14]     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.250     ; 3.041      ;
; 4.726 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.250     ; 3.031      ;
; 4.734 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[8]      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.250     ; 3.023      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                           ;
+--------+----------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.250 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.714      ;
; 17.250 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.714      ;
; 17.250 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.714      ;
; 17.250 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.714      ;
; 17.250 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.714      ;
; 17.250 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.714      ;
; 17.250 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.714      ;
; 17.250 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.714      ;
; 17.250 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.714      ;
; 17.250 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.714      ;
; 17.250 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.714      ;
; 17.250 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.714      ;
; 17.250 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.714      ;
; 17.253 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.711      ;
; 17.253 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.711      ;
; 17.253 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.711      ;
; 17.253 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.711      ;
; 17.253 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.711      ;
; 17.253 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.711      ;
; 17.253 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.711      ;
; 17.253 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.711      ;
; 17.253 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.711      ;
; 17.253 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.711      ;
; 17.253 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.711      ;
; 17.253 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.711      ;
; 17.253 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.711      ;
; 17.315 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.649      ;
; 17.315 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.649      ;
; 17.315 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.649      ;
; 17.315 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.649      ;
; 17.315 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.649      ;
; 17.315 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.649      ;
; 17.315 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.649      ;
; 17.315 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.649      ;
; 17.315 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.649      ;
; 17.315 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.649      ;
; 17.315 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.649      ;
; 17.315 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.649      ;
; 17.315 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.649      ;
; 17.323 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.641      ;
; 17.326 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.638      ;
; 17.388 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.576      ;
; 17.388 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.576      ;
; 17.388 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.576      ;
; 17.388 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.576      ;
; 17.388 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.576      ;
; 17.388 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.576      ;
; 17.388 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.576      ;
; 17.388 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.576      ;
; 17.388 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.576      ;
; 17.388 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.576      ;
; 17.388 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.576      ;
; 17.388 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.576      ;
; 17.388 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.576      ;
; 17.388 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.576      ;
; 17.449 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.521      ;
; 17.449 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.521      ;
; 17.449 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.521      ;
; 17.449 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.521      ;
; 17.449 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.521      ;
; 17.449 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.521      ;
; 17.449 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.521      ;
; 17.449 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.521      ;
; 17.449 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.521      ;
; 17.449 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.521      ;
; 17.449 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.521      ;
; 17.449 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.521      ;
; 17.449 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.521      ;
; 17.461 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.043     ; 2.503      ;
; 17.522 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.448      ;
; 17.532 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.438      ;
; 17.532 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.438      ;
; 17.532 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.438      ;
; 17.532 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.438      ;
; 17.532 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.438      ;
; 17.532 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.438      ;
; 17.532 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.438      ;
; 17.532 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.438      ;
; 17.532 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.438      ;
; 17.532 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.438      ;
; 17.532 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.438      ;
; 17.532 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.438      ;
; 17.532 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.438      ;
; 17.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.378      ;
; 17.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.378      ;
; 17.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.378      ;
; 17.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.378      ;
; 17.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.378      ;
; 17.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.378      ;
; 17.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.378      ;
; 17.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.378      ;
; 17.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.378      ;
; 17.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.378      ;
; 17.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.378      ;
; 17.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.378      ;
; 17.592 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.378      ;
; 17.593 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.377      ;
; 17.593 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.377      ;
; 17.593 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.377      ;
; 17.593 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 2.377      ;
+--------+----------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                 ; To Node                                                                                                                                                                   ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.150 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.474      ;
; 0.152 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.476      ;
; 0.159 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.162 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.176      ; 0.442      ;
; 0.162 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[8]                                                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 0.482      ;
; 0.163 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[12]                                                                                                                          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.164 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[4]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.486      ;
; 0.166 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[4]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.490      ;
; 0.170 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.492      ;
; 0.173 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[2]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.495      ;
; 0.174 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[6]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.496      ;
; 0.175 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[1]                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.497      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                                                 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Write                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Read                                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; DE0_D5M:inst|Sdram_Control_4Port:u7|ST[0]                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|OUT_VALID                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a2                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a4                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a5                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a3                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a1                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[16]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.312      ;
; 0.194 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[0]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity10a[0]                 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|parity9                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[17]                                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[17]                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[13]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[15]                                                                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                     ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[19]                                                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|SADDR[9]                                                                                                   ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.200 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[9]                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.202 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.329      ;
; 0.203 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|do_initial                                                                                                           ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.205 ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.209 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.328      ;
; 0.209 ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.328      ;
; 0.210 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.329      ;
; 0.210 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.329      ;
; 0.210 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                               ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.329      ;
; 0.212 ; DE0_D5M:inst|Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                    ; DE0_D5M:inst|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.331      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.152 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[1]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.474      ;
; 0.155 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[2]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.477      ;
; 0.156 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.478      ;
; 0.158 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[6]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.480      ;
; 0.159 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[8]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.481      ;
; 0.162 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[4]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.484      ;
; 0.162 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[5]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.484      ;
; 0.163 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[9]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.485      ;
; 0.177 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[7]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.499      ;
; 0.187 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; top:inst3|clk_div:GEN_10K|clkout                                                                                                                   ; top:inst3|clk_div:GEN_10K|clkout                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; top:inst3|spi2dac:SPI_DAC|sr_state.IDLE                                                                                                            ; top:inst3|spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; top:inst3|spi2dac:SPI_DAC|sr_state.WAIT_CSB_FALL                                                                                                   ; top:inst3|spi2dac:SPI_DAC|sr_state.WAIT_CSB_FALL                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; top:inst3|spi2adc:SPI_ADC|sr_state.IDLE                                                                                                            ; top:inst3|spi2adc:SPI_ADC|sr_state.IDLE                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; top:inst3|spi2adc:SPI_ADC|sr_state.WAIT_CSB_FALL                                                                                                   ; top:inst3|spi2adc:SPI_ADC|sr_state.WAIT_CSB_FALL                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                                                                                                                 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]                                                                                                  ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[9]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[9]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[8]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[8]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[7]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[7]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[6]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[5]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[4]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[3]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[2]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[1]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[3]     ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.509      ;
; 0.187 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                                 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|full_dff                               ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[0]                        ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                                                                                                                ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                              ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|rd_ptr_lsb                             ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.314      ;
; 0.198 ; top:inst3|pulse_gen:PULSE|state.IDLE                                                                                                               ; top:inst3|pulse_gen:PULSE|pulse                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[0] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; top:inst3|processor:DUMMY|pulse_gen:pulse_gen|state.IDLE                                                                                           ; top:inst3|processor:DUMMY|pulse_gen:pulse_gen|pulse                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[4] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[5] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[3] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.205 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                              ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; top:inst3|spi2dac:SPI_DAC|sr_state.IDLE                                                                                                            ; top:inst3|spi2dac:SPI_DAC|sr_state.WAIT_CSB_HIGH                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; top:inst3|spi2adc:SPI_ADC|sr_state.IDLE                                                                                                            ; top:inst3|spi2adc:SPI_ADC|sr_state.WAIT_CSB_HIGH                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; top:inst3|spi2dac:SPI_DAC|clk_1MHz                                                                                                                 ; top:inst3|spi2dac:SPI_DAC|clk_1MHz                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; top:inst3|spi2adc:SPI_ADC|clk_1MHz                                                                                                                 ; top:inst3|spi2adc:SPI_ADC|clk_1MHz                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; DE0_D5M:inst|rClk[0]                                                                                                                               ; DE0_D5M:inst|rClk[0]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.314      ;
; 0.209 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|full_dff                               ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|empty_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.328      ;
; 0.210 ; top:inst3|spi2dac:SPI_DAC|sr_state.IDLE                                                                                                            ; top:inst3|spi2dac:SPI_DAC|sr_state.WAIT_CSB_FALL                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|full_dff                               ; top:inst3|processor:DUMMY|ff_out                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.329      ;
; 0.213 ; top:inst3|pulse_gen:PULSE|pulse                                                                                                                    ; top:inst3|spi2dac:SPI_DAC|dac_start                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.333      ;
; 0.213 ; top:inst3|pulse_gen:PULSE|pulse                                                                                                                    ; top:inst3|spi2adc:SPI_ADC|sr_state.IDLE                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; top:inst3|pulse_gen:PULSE|pulse                                                                                                                    ; top:inst3|spi2dac:SPI_DAC|sr_state.IDLE                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.334      ;
; 0.214 ; top:inst3|spi2adc:SPI_ADC|sr_state.IDLE                                                                                                            ; top:inst3|spi2adc:SPI_ADC|sr_state.WAIT_CSB_FALL                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.334      ;
; 0.219 ; top:inst3|pulse_gen:PULSE|pulse                                                                                                                    ; top:inst3|spi2adc:SPI_ADC|adc_start                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.339      ;
; 0.228 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|ctr[10]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.348      ;
; 0.228 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|ctr[15]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.348      ;
; 0.229 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|ctr[13]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.349      ;
; 0.229 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|ctr[14]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.349      ;
; 0.229 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|clkout                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.349      ;
; 0.233 ; top:inst3|clk_div:GEN_10K|ctr[20]                                                                                                                  ; top:inst3|clk_div:GEN_10K|ctr[12]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.353      ;
; 0.269 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[6] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[7]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; top:inst3|spi2adc:SPI_ADC|ctr[4]                                                                                                                   ; top:inst3|spi2adc:SPI_ADC|ctr[0]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; top:inst3|spi2adc:SPI_ADC|ctr[4]                                                                                                                   ; top:inst3|spi2adc:SPI_ADC|ctr[1]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                              ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]                                                                                                 ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[2] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; top:inst3|clk_div:GEN_10K|clkout                                                                                                                   ; top:inst3|pulse_gen:PULSE|state.IDLE                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.394      ;
; 0.278 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[1] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; top:inst3|processor:DUMMY|pulse_gen:pulse_gen|pulse                                                                                                ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|empty_dff                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.397      ;
; 0.281 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[7] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|low_addressa[8]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.401      ;
; 0.294 ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                     ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.413      ;
; 0.297 ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                                                                                                                ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                                                                                                               ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; top:inst3|clk_div:GEN_10K|ctr[7]                                                                                                                   ; top:inst3|clk_div:GEN_10K|ctr[7]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; top:inst3|clk_div:GEN_10K|ctr[6]                                                                                                                   ; top:inst3|clk_div:GEN_10K|ctr[6]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                                                                                                               ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; top:inst3|spi2adc:SPI_ADC|ctr[3]                                                                                                                   ; top:inst3|spi2adc:SPI_ADC|ctr[3]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[3] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[3]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[5] ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|cntr_p8b:rd_ptr_msb|counter_reg_bit[5]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; top:inst3|clk_div:GEN_10K|ctr[1]                                                                                                                   ; top:inst3|clk_div:GEN_10K|ctr[1]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]                                                                                                        ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]                                                                                                       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.420      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.766 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.371     ; 1.838      ;
; 0.766 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.371     ; 1.838      ;
; 0.766 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.371     ; 1.838      ;
; 0.766 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.371     ; 1.838      ;
; 0.766 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.371     ; 1.838      ;
; 0.766 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.371     ; 1.838      ;
; 0.766 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.371     ; 1.838      ;
; 0.766 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.371     ; 1.838      ;
; 0.766 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.371     ; 1.838      ;
; 0.766 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.371     ; 1.838      ;
; 0.766 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.371     ; 1.838      ;
; 0.766 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.371     ; 1.838      ;
; 0.766 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.371     ; 1.838      ;
; 0.766 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.371     ; 1.838      ;
; 0.766 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.371     ; 1.838      ;
; 0.766 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.371     ; 1.838      ;
; 0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.361     ; 1.841      ;
; 0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.361     ; 1.841      ;
; 0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.361     ; 1.841      ;
; 0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.361     ; 1.841      ;
; 0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.361     ; 1.841      ;
; 0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.361     ; 1.841      ;
; 0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.361     ; 1.841      ;
; 0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.361     ; 1.841      ;
; 0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.361     ; 1.841      ;
; 0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.361     ; 1.841      ;
; 0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.361     ; 1.841      ;
; 0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.361     ; 1.841      ;
; 0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.361     ; 1.841      ;
; 0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.361     ; 1.841      ;
; 0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.361     ; 1.841      ;
; 0.773 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.361     ; 1.841      ;
; 0.802 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.371     ; 1.856      ;
; 0.809 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.361     ; 1.859      ;
; 0.845 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.649      ;
; 0.845 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.649      ;
; 0.845 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.649      ;
; 0.845 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a9                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.649      ;
; 0.845 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.649      ;
; 0.845 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.649      ;
; 0.845 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.649      ;
; 0.845 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.649      ;
; 0.845 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.649      ;
; 0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.648      ;
; 0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.648      ;
; 0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.648      ;
; 0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.648      ;
; 0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.648      ;
; 0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.648      ;
; 0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.648      ;
; 0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.648      ;
; 0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.648      ;
; 0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.648      ;
; 0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.648      ;
; 0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.648      ;
; 0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.648      ;
; 0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.648      ;
; 0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.648      ;
; 0.846 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.513     ; 1.648      ;
; 0.853 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.506     ; 1.648      ;
; 0.853 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.506     ; 1.648      ;
; 0.853 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.506     ; 1.648      ;
; 0.853 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.506     ; 1.648      ;
; 0.853 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.506     ; 1.648      ;
; 0.853 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.506     ; 1.648      ;
; 0.853 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|parity6                         ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.506     ; 1.648      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.499     ; 1.654      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.499     ; 1.654      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.652      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.652      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.652      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.652      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.652      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.652      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.499     ; 1.654      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.499     ; 1.654      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.499     ; 1.654      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.652      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.499     ; 1.654      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.652      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.499     ; 1.654      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.499     ; 1.654      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.499     ; 1.654      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.499     ; 1.654      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.652      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.511     ; 1.642      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.511     ; 1.642      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.511     ; 1.642      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.511     ; 1.642      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.511     ; 1.642      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.511     ; 1.642      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.499     ; 1.654      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.652      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.652      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.652      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.652      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.501     ; 1.652      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.494     ; 1.659      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.494     ; 1.659      ;
; 0.854 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.000        ; -1.494     ; 1.659      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                     ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.453 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.507     ; 3.047      ;
; 16.456 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.507     ; 3.044      ;
; 16.518 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.507     ; 2.982      ;
; 16.591 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.507     ; 2.909      ;
; 16.652 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.501     ; 2.854      ;
; 16.735 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.501     ; 2.771      ;
; 16.795 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.501     ; 2.711      ;
; 16.796 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.501     ; 2.710      ;
; 16.798 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.501     ; 2.708      ;
; 16.860 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.501     ; 2.646      ;
; 16.868 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.501     ; 2.638      ;
; 16.871 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.501     ; 2.635      ;
; 16.871 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.501     ; 2.635      ;
; 16.934 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.501     ; 2.572      ;
; 16.935 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.501     ; 2.571      ;
; 17.006 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.501     ; 2.500      ;
; 17.025 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.943      ;
; 17.025 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.943      ;
; 17.025 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.943      ;
; 17.025 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.943      ;
; 17.025 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.943      ;
; 17.025 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.943      ;
; 17.025 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.943      ;
; 17.025 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.943      ;
; 17.025 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.943      ;
; 17.025 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.943      ;
; 17.025 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.943      ;
; 17.025 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.943      ;
; 17.025 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.943      ;
; 17.025 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.943      ;
; 17.025 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.943      ;
; 17.025 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.943      ;
; 17.028 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.940      ;
; 17.028 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.940      ;
; 17.028 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.940      ;
; 17.028 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.940      ;
; 17.028 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.940      ;
; 17.028 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.940      ;
; 17.028 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.940      ;
; 17.028 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.940      ;
; 17.028 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.940      ;
; 17.028 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.940      ;
; 17.028 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.940      ;
; 17.028 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.940      ;
; 17.028 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.940      ;
; 17.028 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.940      ;
; 17.028 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.940      ;
; 17.028 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.940      ;
; 17.090 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.878      ;
; 17.090 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.878      ;
; 17.090 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.878      ;
; 17.090 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.878      ;
; 17.090 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.878      ;
; 17.090 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.878      ;
; 17.090 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.878      ;
; 17.090 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.878      ;
; 17.090 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.878      ;
; 17.090 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.878      ;
; 17.090 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.878      ;
; 17.090 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.878      ;
; 17.090 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.878      ;
; 17.090 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.878      ;
; 17.090 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.878      ;
; 17.090 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.878      ;
; 17.163 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.805      ;
; 17.163 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.805      ;
; 17.163 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.805      ;
; 17.163 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.805      ;
; 17.163 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.805      ;
; 17.163 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.805      ;
; 17.163 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.805      ;
; 17.163 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.805      ;
; 17.163 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.805      ;
; 17.163 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.805      ;
; 17.163 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.805      ;
; 17.163 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.805      ;
; 17.163 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.805      ;
; 17.163 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.805      ;
; 17.163 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.805      ;
; 17.163 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 2.805      ;
; 17.224 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.750      ;
; 17.224 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.750      ;
; 17.224 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.750      ;
; 17.224 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.750      ;
; 17.224 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.750      ;
; 17.224 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.750      ;
; 17.224 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.750      ;
; 17.224 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.750      ;
; 17.224 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.750      ;
; 17.224 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.750      ;
; 17.224 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.750      ;
; 17.224 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.750      ;
; 17.224 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.750      ;
; 17.224 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.750      ;
; 17.224 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.750      ;
; 17.224 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.750      ;
; 17.229 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.507     ; 2.271      ;
; 17.304 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.507     ; 2.196      ;
; 17.307 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.667      ;
; 17.307 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 2.667      ;
+--------+----------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.718 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.835      ;
; 0.718 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.835      ;
; 0.847 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 0.963      ;
; 0.847 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 0.963      ;
; 0.847 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 0.963      ;
; 0.847 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 0.963      ;
; 0.966 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.077      ;
; 0.966 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.077      ;
; 0.966 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.077      ;
; 0.966 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.077      ;
; 0.966 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.077      ;
; 0.966 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.077      ;
; 0.966 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.077      ;
; 0.966 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.077      ;
; 0.966 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.077      ;
; 0.966 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.077      ;
; 0.966 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.077      ;
; 0.966 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 1.077      ;
; 0.977 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.094      ;
; 0.977 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.094      ;
; 0.977 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.094      ;
; 0.977 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.094      ;
; 0.977 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.094      ;
; 0.977 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.094      ;
; 0.977 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.094      ;
; 0.977 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.094      ;
; 0.977 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.094      ;
; 0.977 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.094      ;
; 0.977 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.094      ;
; 0.977 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.094      ;
; 0.977 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.094      ;
; 0.977 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.094      ;
; 0.977 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.094      ;
; 0.977 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.094      ;
; 0.978 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.088      ;
; 0.978 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.088      ;
; 0.978 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.088      ;
; 0.978 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.088      ;
; 0.978 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.088      ;
; 0.978 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.088      ;
; 0.978 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.088      ;
; 0.978 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.088      ;
; 0.978 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.088      ;
; 0.978 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.088      ;
; 0.978 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.088      ;
; 0.978 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.088      ;
; 0.978 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.088      ;
; 0.978 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 1.088      ;
; 1.061 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.178      ;
; 1.061 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.178      ;
; 1.061 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.178      ;
; 1.061 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.178      ;
; 1.061 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.178      ;
; 1.061 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.178      ;
; 1.061 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.178      ;
; 1.061 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.178      ;
; 1.061 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.178      ;
; 1.061 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.178      ;
; 1.061 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.178      ;
; 1.061 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.178      ;
; 1.061 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.178      ;
; 1.061 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.178      ;
; 1.061 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.178      ;
; 1.061 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 1.178      ;
; 1.492 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.605      ;
; 1.492 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.605      ;
; 1.492 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.605      ;
; 1.492 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.605      ;
; 1.492 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.605      ;
; 1.492 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.605      ;
; 1.492 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.605      ;
; 1.492 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.605      ;
; 1.492 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.605      ;
; 1.492 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.605      ;
; 1.492 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.605      ;
; 1.492 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.605      ;
; 1.492 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.605      ;
; 1.492 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.605      ;
; 1.492 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.605      ;
; 1.492 ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                    ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 1.605      ;
; 1.531 ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.425     ; 1.190      ;
; 1.535 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.651      ;
; 1.535 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.651      ;
; 1.535 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.651      ;
; 1.535 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.651      ;
; 1.535 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.651      ;
; 1.535 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.651      ;
; 1.535 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.651      ;
; 1.535 ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.032      ; 1.651      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 2.400 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.996     ; 1.488      ;
; 2.400 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.996     ; 1.488      ;
; 2.400 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.996     ; 1.488      ;
; 2.400 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.996     ; 1.488      ;
; 2.400 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.996     ; 1.488      ;
; 2.400 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.996     ; 1.488      ;
; 2.400 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.996     ; 1.488      ;
; 2.400 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.996     ; 1.488      ;
; 2.400 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.996     ; 1.488      ;
; 2.414 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.010     ; 1.488      ;
; 2.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.016     ; 1.485      ;
; 2.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.016     ; 1.485      ;
; 2.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.016     ; 1.485      ;
; 2.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.487      ;
; 2.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.487      ;
; 2.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.016     ; 1.485      ;
; 2.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.016     ; 1.485      ;
; 2.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.016     ; 1.485      ;
; 2.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.016     ; 1.485      ;
; 2.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.016     ; 1.485      ;
; 2.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.016     ; 1.485      ;
; 2.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.016     ; 1.485      ;
; 2.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.487      ;
; 2.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.487      ;
; 2.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.487      ;
; 2.417 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.487      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.491      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.491      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.491      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.491      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.491      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.491      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.491      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.491      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.491      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.491      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.491      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.491      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.491      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.491      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.006     ; 1.499      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.006     ; 1.499      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.006     ; 1.499      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.006     ; 1.499      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.006     ; 1.499      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.006     ; 1.499      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.491      ;
; 2.421 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.014     ; 1.491      ;
; 2.422 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.012     ; 1.494      ;
; 2.422 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.012     ; 1.494      ;
; 2.423 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.026     ; 1.481      ;
; 2.423 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.026     ; 1.481      ;
; 2.423 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.026     ; 1.481      ;
; 2.423 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.026     ; 1.481      ;
; 2.423 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.026     ; 1.481      ;
; 2.423 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.026     ; 1.481      ;
; 2.423 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.026     ; 1.481      ;
; 2.423 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.026     ; 1.481      ;
; 2.423 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.026     ; 1.481      ;
; 2.423 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.026     ; 1.481      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_s57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.429 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.029     ; 1.484      ;
; 2.434 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.485      ;
; 2.434 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.485      ;
; 2.434 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.485      ;
; 2.434 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.033     ; 1.485      ;
; 2.435 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.026     ; 1.493      ;
; 2.435 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.026     ; 1.493      ;
; 2.435 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.022     ; 1.497      ;
; 2.435 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.021     ; 1.498      ;
; 2.435 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.021     ; 1.498      ;
; 2.435 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.021     ; 1.498      ;
; 2.435 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|a_graycounter_ojc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.021     ; 1.498      ;
; 2.435 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.022     ; 1.497      ;
; 2.435 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.022     ; 1.497      ;
; 2.435 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.022     ; 1.497      ;
; 2.435 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.022     ; 1.497      ;
; 2.435 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.020     ; 1.499      ;
; 2.435 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.020     ; 1.499      ;
; 2.435 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.022     ; 1.497      ;
; 2.435 ; DE0_D5M:inst|Reset_Delay:u2|oRST_0 ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.022     ; 1.497      ;
+-------+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ;
; 3.748 ; 3.978        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_we_reg          ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_address_reg0    ;
; 3.749 ; 3.979        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_we_reg          ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ;
; 3.750 ; 3.980        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 3.751 ; 3.981        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a2~porta_datain_reg0     ;
; 3.752 ; 3.982        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ;
; 3.752 ; 3.982        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ;
; 3.752 ; 3.982        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ;
; 3.752 ; 3.982        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ;
; 3.752 ; 3.982        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ;
; 3.752 ; 3.982        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ;
; 3.752 ; 3.982        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ;
; 3.752 ; 3.982        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ;
; 3.752 ; 3.982        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ;
; 3.752 ; 3.982        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ;
; 3.752 ; 3.982        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ;
; 3.752 ; 3.982        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ;
; 3.752 ; 3.982        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ;
; 3.752 ; 3.982        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ;
; 3.752 ; 3.982        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ;
; 3.752 ; 3.982        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ;
; 3.752 ; 3.982        ; 0.230          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                               ;
; 3.781 ; 3.965        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                               ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;
; 3.782 ; 3.966        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                            ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                            ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                                ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                                ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                                ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                                ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                                ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                                ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                           ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                           ;
; 3.783 ; 4.013        ; 0.230          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[0]                             ;
; 3.783 ; 4.013        ; 0.230          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[10]                            ;
; 3.783 ; 4.013        ; 0.230          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[11]                            ;
; 3.783 ; 4.013        ; 0.230          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[12]                            ;
; 3.783 ; 4.013        ; 0.230          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[13]                            ;
; 3.783 ; 4.013        ; 0.230          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[14]                            ;
; 3.783 ; 4.013        ; 0.230          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[15]                            ;
; 3.783 ; 4.013        ; 0.230          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[1]                             ;
; 3.783 ; 4.013        ; 0.230          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[2]                             ;
; 3.783 ; 4.013        ; 0.230          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[3]                             ;
; 3.783 ; 4.013        ; 0.230          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[4]                             ;
; 3.783 ; 4.013        ; 0.230          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[5]                             ;
; 3.783 ; 4.013        ; 0.230          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[6]                             ;
; 3.783 ; 4.013        ; 0.230          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[7]                             ;
; 3.783 ; 4.013        ; 0.230          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[8]                             ;
; 3.783 ; 4.013        ; 0.230          ; High Pulse Width ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|altsyncram_de51:fifo_ram|q_b[9]                             ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[11]                                                                                                                             ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[12]                                                                                                                             ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mADDR[18]                                                                                                                             ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[6]                                                                                                                           ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mDATAOUT[9]                                                                                                                           ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|mRD                                                                                                                                   ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                         ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                         ;
; 3.783 ; 3.967        ; 0.184          ; Low Pulse Width  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; DE0_D5M:inst|Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                         ;
+-------+--------------+----------------+------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_address_reg0 ;
; 9.203 ; 9.433        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_we_reg       ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~porta_datain_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[1]                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[2]                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[3]                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[4]                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[5]                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[6]                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[7]                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[8]                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|q_b[9]                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; top:inst3|processor:DUMMY|FIFO:FIFO|scfifo:scfifo_component|scfifo_2g21:auto_generated|a_dpfifo_9m21:dpfifo|altsyncram_s5e1:FIFOram|ram_block1a1~portb_address_reg0 ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[22]                                                                                                                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                        ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                                               ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                               ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                               ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                               ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                                                                                     ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                     ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                                                                                     ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                     ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                                                                                     ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                     ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                      ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[0]                                                                                                                                 ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_1                                                                                                                                  ;
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|oRST_2                                                                                                                                  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[10]                                                                                                                                ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[11]                                                                                                                                ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[12]                                                                                                                                ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[13]                                                                                                                                ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[14]                                                                                                                                ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[15]                                                                                                                                ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[1]                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[2]                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[3]                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[4]                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[5]                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[6]                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[7]                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[8]                                                                                                                                 ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[9]                                                                                                                                 ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[0]                                                                                                                         ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                        ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                        ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                         ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[2]                                                                                                                         ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[3]                                                                                                                         ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[4]                                                                                                                         ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[5]                                                                                                                         ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[6]                                                                                                                         ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[7]                                                                                                                         ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[8]                                                                                                                         ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                         ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[0]                                                                                                                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[10]                                                                                                                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[11]                                                                                                                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[12]                                                                                                                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[13]                                                                                                                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[14]                                                                                                                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[15]                                                                                                                  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[3]                                                                                                                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[4]                                                                                                                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[5]                                                                                                                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[6]                                                                                                                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[7]                                                                                                                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[8]                                                                                                                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|I2C_CCD_Config:u8|sensor_exposure[9]                                                                                                                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[16]                                                                                                                                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[17]                                                                                                                                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[18]                                                                                                                                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[19]                                                                                                                                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[20]                                                                                                                                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[21]                                                                                                                                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[22]                                                                                                                                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[23]                                                                                                                                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[24]                                                                                                                                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; DE0_D5M:inst|Reset_Delay:u2|Cont[25]                                                                                                                                ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; 2.454 ; 3.318 ; Rise       ; CLOCK_50                                            ;
;  SW[0]       ; CLOCK_50   ; 2.454 ; 3.318 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; 1.917 ; 2.723 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; 2.677 ; 3.544 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.539 ; 3.389 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.549 ; 3.388 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.677 ; 3.544 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.549 ; 3.392 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.425 ; 3.258 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.618 ; 3.450 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.401 ; 3.215 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.315 ; 3.137 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.427 ; 3.253 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.364 ; 3.197 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.514 ; 3.322 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.358 ; 3.173 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.415 ; 3.208 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; -1.039 ; -1.864 ; Rise       ; CLOCK_50                                            ;
;  SW[0]       ; CLOCK_50   ; -1.202 ; -2.079 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; -1.039 ; -1.864 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; -1.901 ; -2.706 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -2.132 ; -2.963 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -2.141 ; -2.962 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -2.263 ; -3.111 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -2.140 ; -2.965 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -2.011 ; -2.833 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -2.212 ; -3.032 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.999 ; -2.796 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.901 ; -2.706 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -2.024 ; -2.832 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.948 ; -2.764 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -2.111 ; -2.909 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.958 ; -2.756 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -2.012 ; -2.788 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 3.792  ; 3.856  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 3.792  ; 3.856  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 3.537  ; 3.576  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 4.292  ; 4.365  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 4.292  ; 4.365  ; Rise       ; CLOCK_50                                            ;
; SCK               ; CLOCK_50   ; 5.123  ; 5.158  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 3.746  ; 3.761  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 2.847  ; 2.931  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 2.840  ; 2.921  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 2.847  ; 2.931  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 2.799  ; 2.879  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 2.769  ; 2.863  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 2.755  ; 2.838  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 2.644  ; 2.716  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 2.586  ; 2.649  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 2.423  ; 2.464  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 2.566  ; 2.636  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 2.443  ; 2.488  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 2.636  ; 2.688  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 2.404  ; 2.467  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 2.528  ; 2.607  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 2.498  ; 2.550  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 2.694  ; 2.767  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 2.402  ; 2.434  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 5.203  ; 4.970  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 3.605  ; 3.592  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 3.623  ; 3.671  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 3.870  ; 3.881  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 5.203  ; 4.970  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 3.862  ; 3.976  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 3.866  ; 3.943  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 3.941  ; 4.065  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 3.768  ; 3.861  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 3.580  ; 3.754  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 3.891  ; 3.929  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 3.622  ; 3.611  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 3.612  ; 3.626  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 3.802  ; 3.764  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 3.757  ; 3.779  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 3.618  ; 3.692  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 3.931  ; 4.101  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 2.705  ; 2.785  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 2.705  ; 2.778  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 2.529  ; 2.596  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 4.218  ; 4.099  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -1.312 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -1.364 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 3.458  ; 3.492  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 3.703  ; 3.762  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 3.458  ; 3.492  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 4.182  ; 4.250  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 4.182  ; 4.250  ; Rise       ; CLOCK_50                                            ;
; SCK               ; CLOCK_50   ; 4.893  ; 4.939  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 3.662  ; 3.679  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 2.131  ; 2.186  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 2.549  ; 2.623  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 2.557  ; 2.634  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 2.510  ; 2.584  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 2.481  ; 2.568  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 2.469  ; 2.545  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 2.361  ; 2.427  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 2.305  ; 2.363  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 2.150  ; 2.186  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 2.286  ; 2.349  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 2.168  ; 2.208  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 2.354  ; 2.401  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 2.131  ; 2.188  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 2.250  ; 2.322  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 2.222  ; 2.268  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 2.408  ; 2.475  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 2.127  ; 2.155  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 2.898  ; 2.989  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 2.903  ; 3.010  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 2.898  ; 3.000  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 3.094  ; 3.208  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 4.429  ; 4.317  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 3.223  ; 3.351  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 3.025  ; 3.148  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 3.315  ; 3.471  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 2.963  ; 3.069  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 3.085  ; 3.174  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 3.229  ; 3.373  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 2.898  ; 2.989  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 2.898  ; 3.011  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 3.071  ; 3.179  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 3.035  ; 3.177  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 3.131  ; 3.188  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 3.411  ; 3.567  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 2.419  ; 2.493  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 2.419  ; 2.486  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 2.251  ; 2.312  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 3.933  ; 3.807  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -1.535 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -1.589 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[4]      ; VGA_B[0]    ; 5.012 ; 5.052 ; 5.928 ; 5.883 ;
; SW[4]      ; VGA_B[1]    ; 5.031 ; 5.028 ; 5.909 ; 5.919 ;
; SW[4]      ; VGA_B[2]    ; 5.074 ; 5.074 ; 5.953 ; 5.966 ;
; SW[4]      ; VGA_B[3]    ; 5.189 ; 5.261 ; 6.102 ; 6.089 ;
; SW[4]      ; VGA_G[0]    ; 5.107 ;       ;       ; 6.008 ;
; SW[4]      ; VGA_G[1]    ; 5.146 ;       ;       ; 6.051 ;
; SW[4]      ; VGA_G[2]    ; 5.077 ;       ;       ; 5.966 ;
; SW[4]      ; VGA_G[3]    ; 4.974 ;       ;       ; 5.860 ;
; SW[4]      ; VGA_R[0]    ; 5.715 ; 5.801 ; 6.603 ; 6.695 ;
; SW[4]      ; VGA_R[1]    ; 5.166 ; 5.234 ; 6.078 ; 6.061 ;
; SW[4]      ; VGA_R[2]    ; 4.974 ; 5.024 ; 5.898 ; 5.871 ;
; SW[4]      ; VGA_R[3]    ; 5.052 ; 5.101 ; 5.972 ; 5.944 ;
; SW[5]      ; VGA_B[0]    ; 4.833 ; 4.655 ; 5.491 ; 5.668 ;
; SW[5]      ; VGA_B[1]    ; 4.904 ; 4.767 ; 5.619 ; 5.753 ;
; SW[5]      ; VGA_B[2]    ; 4.942 ; 4.708 ; 5.575 ; 5.793 ;
; SW[5]      ; VGA_B[3]    ; 5.003 ; 4.695 ; 5.520 ; 5.869 ;
; SW[5]      ; VGA_G[0]    ; 4.708 ; 4.713 ; 5.508 ; 5.531 ;
; SW[5]      ; VGA_G[1]    ; 4.798 ; 4.804 ; 5.624 ; 5.636 ;
; SW[5]      ; VGA_G[2]    ; 4.730 ; 4.769 ; 5.596 ; 5.555 ;
; SW[5]      ; VGA_G[3]    ; 4.575 ; 4.565 ; 5.372 ; 5.380 ;
; SW[5]      ; VGA_R[0]    ; 5.577 ; 4.840 ; 5.668 ; 6.513 ;
; SW[5]      ; VGA_R[1]    ; 4.987 ; 4.946 ; 5.769 ; 5.850 ;
; SW[5]      ; VGA_R[2]    ; 4.878 ; 4.735 ; 5.583 ; 5.709 ;
; SW[5]      ; VGA_R[3]    ; 4.960 ; 4.699 ; 5.532 ; 5.789 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[4]      ; VGA_B[0]    ; 4.879 ; 4.914 ; 5.780 ; 5.736 ;
; SW[4]      ; VGA_B[1]    ; 4.896 ; 4.891 ; 5.763 ; 5.771 ;
; SW[4]      ; VGA_B[2]    ; 4.938 ; 4.936 ; 5.806 ; 5.817 ;
; SW[4]      ; VGA_B[3]    ; 5.016 ; 5.065 ; 5.915 ; 5.885 ;
; SW[4]      ; VGA_G[0]    ; 4.964 ;       ;       ; 5.842 ;
; SW[4]      ; VGA_G[1]    ; 4.986 ;       ;       ; 5.876 ;
; SW[4]      ; VGA_G[2]    ; 4.940 ;       ;       ; 5.815 ;
; SW[4]      ; VGA_G[3]    ; 4.837 ;       ;       ; 5.698 ;
; SW[4]      ; VGA_R[0]    ; 5.519 ; 5.590 ; 6.396 ; 6.473 ;
; SW[4]      ; VGA_R[1]    ; 5.027 ; 5.088 ; 5.924 ; 5.906 ;
; SW[4]      ; VGA_R[2]    ; 4.843 ; 4.887 ; 5.752 ; 5.724 ;
; SW[4]      ; VGA_R[3]    ; 4.917 ; 4.960 ; 5.823 ; 5.794 ;
; SW[5]      ; VGA_B[0]    ; 4.706 ; 4.533 ; 5.362 ; 5.530 ;
; SW[5]      ; VGA_B[1]    ; 4.754 ; 4.639 ; 5.484 ; 5.575 ;
; SW[5]      ; VGA_B[2]    ; 4.791 ; 4.584 ; 5.443 ; 5.615 ;
; SW[5]      ; VGA_B[3]    ; 4.837 ; 4.571 ; 5.390 ; 5.674 ;
; SW[5]      ; VGA_G[0]    ; 4.588 ; 4.588 ; 5.379 ; 5.399 ;
; SW[5]      ; VGA_G[1]    ; 4.673 ; 4.666 ; 5.466 ; 5.498 ;
; SW[5]      ; VGA_G[2]    ; 4.608 ; 4.606 ; 5.423 ; 5.421 ;
; SW[5]      ; VGA_G[3]    ; 4.459 ; 4.445 ; 5.247 ; 5.253 ;
; SW[5]      ; VGA_R[0]    ; 5.366 ; 4.711 ; 5.533 ; 6.263 ;
; SW[5]      ; VGA_R[1]    ; 4.854 ; 4.810 ; 5.628 ; 5.704 ;
; SW[5]      ; VGA_R[2]    ; 4.724 ; 4.609 ; 5.450 ; 5.549 ;
; SW[5]      ; VGA_R[3]    ; 4.801 ; 4.575 ; 5.401 ; 5.625 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                          ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.160 ; 3.141 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.431 ; 3.412 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.276 ; 3.257 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.286 ; 3.267 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.398 ; 3.379 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.160 ; 3.141 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.276 ; 3.257 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.180 ; 3.161 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.261 ; 3.242 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.442 ; 3.423 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.442 ; 3.423 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.451 ; 3.432 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.432 ; 3.413 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.441 ; 3.422 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.451 ; 3.432 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.431 ; 3.412 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.160 ; 3.141 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.017 ; 2.017 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.277 ; 2.277 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.128 ; 2.128 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.138 ; 2.138 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.245 ; 2.245 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.017 ; 2.017 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.128 ; 2.128 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.037 ; 2.037 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.114 ; 2.114 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.288 ; 2.288 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.288 ; 2.288 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.297 ; 2.297 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.278 ; 2.278 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.287 ; 2.287 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.297 ; 2.297 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.277 ; 2.277 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.017 ; 2.017 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.290     ; 3.290     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.617     ; 3.617     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.423     ; 3.423     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.433     ; 3.433     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.557     ; 3.557     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.290     ; 3.290     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.423     ; 3.423     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.310     ; 3.310     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.419     ; 3.419     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.625     ; 3.625     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.625     ; 3.625     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.637     ; 3.637     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.615     ; 3.615     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.627     ; 3.627     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.637     ; 3.637     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.617     ; 3.617     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.290     ; 3.290     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.142     ; 2.274     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.456     ; 2.588     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.269     ; 2.401     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.279     ; 2.411     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.398     ; 2.530     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.142     ; 2.274     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.269     ; 2.401     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.162     ; 2.294     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.265     ; 2.397     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.464     ; 2.596     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.464     ; 2.596     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.476     ; 2.608     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.454     ; 2.586     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.466     ; 2.598     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.476     ; 2.608     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.456     ; 2.588     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.142     ; 2.274     ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 40
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 13.265 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                      ; Synchronization Node                                                                                                                                                      ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0] ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]          ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.265                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 7.327        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 5.938        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.351                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 7.338        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 6.013        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.389                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 7.521        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 5.868        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.436                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 7.337        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 6.099        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.459                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 7.599        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 5.860        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.524                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 7.344        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 6.180        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.553                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 7.277        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 6.276        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.554                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 7.531        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.023        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.561                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ;                        ;              ;                  ; 7.449        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ;                        ;              ;                  ; 6.112        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.568                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 7.454        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 6.114        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.580                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 7.328        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 6.252        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.592                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.507        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.085        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.600                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 7.513        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.087        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.603                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.518        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 6.085        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.621                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ;                        ;              ;                  ; 7.536        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ;                        ;              ;                  ; 6.085        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.656                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.591        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 6.065        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.703                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ;                        ;              ;                  ; 7.519        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ;                        ;              ;                  ; 6.184        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.717                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 7.599        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 6.118        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.721                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[8]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ;                        ;              ;                  ; 7.249        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ;                        ;              ;                  ; 6.472        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.722                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[9]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ;                        ;              ;                  ; 7.527        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ;                        ;              ;                  ; 6.195        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.732                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 7.254        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 6.478        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.734                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ;                        ;              ;                  ; 7.447        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ;                        ;              ;                  ; 6.287        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.736                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 7.532        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 6.204        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.759                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 7.521        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 6.238        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.784                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ;                        ;              ;                  ; 7.522        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ;                        ;              ;                  ; 6.262        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.789                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 7.524        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.265        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.789                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 7.336        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 6.453        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.794                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 7.271        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 6.523        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.809                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[8]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ;                        ;              ;                  ; 7.451        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ;                        ;              ;                  ; 6.358        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.833                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ;                        ;              ;                  ; 7.593        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ;                        ;              ;                  ; 6.240        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.841                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 7.342        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 6.499        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 13.924                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 7.597        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 6.327        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 13.926                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ;                        ;              ;                  ; 7.466        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ;                        ;              ;                  ; 6.460        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 14.002                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 7.270        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 6.732        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                     ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                    ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                    ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                               ; 14.027                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                  ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                   ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                       ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                        ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                  ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ;                        ;              ;                  ; 7.591        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ;                        ;              ;                  ; 6.436        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 14.044                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[9]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ;                        ;              ;                  ; 7.599        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ;                        ;              ;                  ; 6.445        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 14.048                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 7.596        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 6.452        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 14.094                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 7.534        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 6.560        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 14.165                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 7.535        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 6.630        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                    ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                   ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                      ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                              ; 14.306                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                 ; 15.63                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                              ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                     ;                        ;              ;                  ;              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                      ;                        ; 8.000        ; 125.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                       ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                 ;                        ;              ;                  ;              ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 7.598        ;
;  DE0_D5M:inst|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_v5o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 6.708        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; -0.785  ; 0.150 ; -1.508   ; 0.718   ; 3.736               ;
;  CLOCK_50                                            ; 15.216  ; 0.152 ; 13.961   ; 0.718   ; 9.203               ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0] ; -0.785  ; 0.150 ; -1.508   ; 2.400   ; 3.736               ;
; Design-wide TNS                                      ; -25.749 ; 0.0   ; -360.21  ; 0.0     ; 0.0                 ;
;  CLOCK_50                                            ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0] ; -25.749 ; 0.000 ; -360.210 ; 0.000   ; 0.000               ;
+------------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; 4.407 ; 5.046 ; Rise       ; CLOCK_50                                            ;
;  SW[0]       ; CLOCK_50   ; 4.407 ; 5.046 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; 3.371 ; 3.998 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; 4.677 ; 5.276 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.405 ; 5.011 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.394 ; 4.998 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.677 ; 5.276 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.401 ; 5.026 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.174 ; 4.776 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.531 ; 5.159 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.176 ; 4.716 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.984 ; 4.584 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.230 ; 4.783 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.034 ; 4.674 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.378 ; 4.926 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.085 ; 4.650 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.213 ; 4.764 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+
; SW[*]        ; CLOCK_50   ; -1.039 ; -1.864 ; Rise       ; CLOCK_50                                            ;
;  SW[0]       ; CLOCK_50   ; -1.202 ; -2.079 ; Rise       ; CLOCK_50                                            ;
;  SW[1]       ; CLOCK_50   ; -1.039 ; -1.864 ; Rise       ; CLOCK_50                                            ;
; DRAM_DQ[*]   ; CLOCK_50   ; -1.901 ; -2.706 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -2.132 ; -2.963 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -2.141 ; -2.962 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -2.263 ; -3.111 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -2.140 ; -2.965 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -2.011 ; -2.833 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -2.212 ; -3.032 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -1.999 ; -2.796 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -1.901 ; -2.706 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -2.024 ; -2.832 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -1.948 ; -2.764 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -2.111 ; -2.909 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -1.958 ; -2.756 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -2.012 ; -2.788 ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 6.289  ; 6.247  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 6.289  ; 6.247  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 6.056  ; 5.939  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 7.206  ; 7.177  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 7.206  ; 7.177  ; Rise       ; CLOCK_50                                            ;
; SCK               ; CLOCK_50   ; 8.599  ; 8.520  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 6.153  ; 6.246  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 4.686  ; 4.678  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 4.645  ; 4.670  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 4.686  ; 4.678  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 4.646  ; 4.639  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 4.636  ; 4.594  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 4.595  ; 4.578  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 4.399  ; 4.381  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 4.253  ; 4.247  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 3.965  ; 3.952  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 4.330  ; 4.268  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 4.039  ; 4.005  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 4.311  ; 4.242  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 4.004  ; 3.968  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 4.233  ; 4.236  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 4.132  ; 4.099  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 4.443  ; 4.427  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 4.015  ; 3.956  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 8.103  ; 7.733  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 6.032  ; 5.897  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 6.050  ; 5.990  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 6.462  ; 6.356  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 8.103  ; 7.733  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 6.451  ; 6.452  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 6.423  ; 6.464  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 6.527  ; 6.559  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 6.328  ; 6.312  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 6.099  ; 6.080  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 6.454  ; 6.394  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 6.049  ; 5.914  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 6.019  ; 5.899  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 6.261  ; 6.116  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 6.216  ; 6.056  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 5.971  ; 5.989  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 6.600  ; 6.665  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 4.545  ; 4.515  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 4.523  ; 4.477  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 4.174  ; 4.163  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 6.458  ; 6.152  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -0.445 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -0.592 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                     ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+
; GPIO_1[*]         ; CLOCK_50   ; 3.458  ; 3.492  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[14]       ; CLOCK_50   ; 3.703  ; 3.762  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1[20]       ; CLOCK_50   ; 3.458  ; 3.492  ; Rise       ; CLOCK_50                                            ;
; GPIO_1_CLKOUT[*]  ; CLOCK_50   ; 4.182  ; 4.250  ; Rise       ; CLOCK_50                                            ;
;  GPIO_1_CLKOUT[0] ; CLOCK_50   ; 4.182  ; 4.250  ; Rise       ; CLOCK_50                                            ;
; SCK               ; CLOCK_50   ; 4.893  ; 4.939  ; Rise       ; CLOCK_50                                            ;
; VGA_CLK           ; CLOCK_50   ; 3.662  ; 3.679  ; Rise       ; CLOCK_50                                            ;
; DRAM_ADDR[*]      ; CLOCK_50   ; 2.131  ; 2.186  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]     ; CLOCK_50   ; 2.549  ; 2.623  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]     ; CLOCK_50   ; 2.557  ; 2.634  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]     ; CLOCK_50   ; 2.510  ; 2.584  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]     ; CLOCK_50   ; 2.481  ; 2.568  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]     ; CLOCK_50   ; 2.469  ; 2.545  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]     ; CLOCK_50   ; 2.361  ; 2.427  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]     ; CLOCK_50   ; 2.305  ; 2.363  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]     ; CLOCK_50   ; 2.150  ; 2.186  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]     ; CLOCK_50   ; 2.286  ; 2.349  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]     ; CLOCK_50   ; 2.168  ; 2.208  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]    ; CLOCK_50   ; 2.354  ; 2.401  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]    ; CLOCK_50   ; 2.131  ; 2.188  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0         ; CLOCK_50   ; 2.250  ; 2.322  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1         ; CLOCK_50   ; 2.222  ; 2.268  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N        ; CLOCK_50   ; 2.408  ; 2.475  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N         ; CLOCK_50   ; 2.127  ; 2.155  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]        ; CLOCK_50   ; 2.898  ; 2.989  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50   ; 2.903  ; 3.010  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50   ; 2.898  ; 3.000  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50   ; 3.094  ; 3.208  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50   ; 4.429  ; 4.317  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50   ; 3.223  ; 3.351  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50   ; 3.025  ; 3.148  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50   ; 3.315  ; 3.471  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50   ; 2.963  ; 3.069  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50   ; 3.085  ; 3.174  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50   ; 3.229  ; 3.373  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50   ; 2.898  ; 2.989  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50   ; 2.898  ; 3.011  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50   ; 3.071  ; 3.179  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50   ; 3.035  ; 3.177  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50   ; 3.131  ; 3.188  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50   ; 3.411  ; 3.567  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_LDQM         ; CLOCK_50   ; 2.419  ; 2.493  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N        ; CLOCK_50   ; 2.419  ; 2.486  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_UDQM         ; CLOCK_50   ; 2.251  ; 2.312  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N         ; CLOCK_50   ; 3.933  ; 3.807  ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK          ; CLOCK_50   ; -1.535 ;        ; Rise       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK          ; CLOCK_50   ;        ; -1.589 ; Fall       ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ;
+-------------------+------------+--------+--------+------------+-----------------------------------------------------+


+------------------------------------------------------------+
; Progagation Delay                                          ;
+------------+-------------+-------+-------+--------+--------+
; Input Port ; Output Port ; RR    ; RF    ; FR     ; FF     ;
+------------+-------------+-------+-------+--------+--------+
; SW[4]      ; VGA_B[0]    ; 8.621 ; 8.534 ; 9.293  ; 9.066  ;
; SW[4]      ; VGA_B[1]    ; 8.655 ; 8.503 ; 9.270  ; 9.147  ;
; SW[4]      ; VGA_B[2]    ; 8.744 ; 8.615 ; 9.359  ; 9.259  ;
; SW[4]      ; VGA_B[3]    ; 8.908 ; 8.908 ; 9.577  ; 9.437  ;
; SW[4]      ; VGA_G[0]    ; 8.732 ;       ;        ; 9.235  ;
; SW[4]      ; VGA_G[1]    ; 8.766 ;       ;        ; 9.313  ;
; SW[4]      ; VGA_G[2]    ; 8.672 ;       ;        ; 9.179  ;
; SW[4]      ; VGA_G[3]    ; 8.494 ;       ;        ; 8.981  ;
; SW[4]      ; VGA_R[0]    ; 9.860 ; 9.724 ; 10.481 ; 10.357 ;
; SW[4]      ; VGA_R[1]    ; 8.908 ; 8.836 ; 9.579  ; 9.367  ;
; SW[4]      ; VGA_R[2]    ; 8.556 ; 8.497 ; 9.243  ; 9.055  ;
; SW[4]      ; VGA_R[3]    ; 8.694 ; 8.617 ; 9.375  ; 9.169  ;
; SW[5]      ; VGA_B[0]    ; 8.265 ; 7.786 ; 8.548  ; 8.724  ;
; SW[5]      ; VGA_B[1]    ; 8.397 ; 7.992 ; 8.752  ; 8.878  ;
; SW[5]      ; VGA_B[2]    ; 8.481 ; 7.915 ; 8.695  ; 8.985  ;
; SW[5]      ; VGA_B[3]    ; 8.544 ; 7.862 ; 8.578  ; 9.090  ;
; SW[5]      ; VGA_G[0]    ; 7.985 ; 7.866 ; 8.571  ; 8.482  ;
; SW[5]      ; VGA_G[1]    ; 8.116 ; 8.027 ; 8.729  ; 8.652  ;
; SW[5]      ; VGA_G[2]    ; 8.020 ; 7.979 ; 8.702  ; 8.525  ;
; SW[5]      ; VGA_G[3]    ; 7.745 ; 7.612 ; 8.330  ; 8.227  ;
; SW[5]      ; VGA_R[0]    ; 9.638 ; 8.096 ; 8.860  ; 10.107 ;
; SW[5]      ; VGA_R[1]    ; 8.553 ; 8.279 ; 9.029  ; 9.027  ;
; SW[5]      ; VGA_R[2]    ; 8.350 ; 7.938 ; 8.691  ; 8.804  ;
; SW[5]      ; VGA_R[3]    ; 8.490 ; 7.860 ; 8.628  ; 8.925  ;
+------------+-------------+-------+-------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[4]      ; VGA_B[0]    ; 4.879 ; 4.914 ; 5.780 ; 5.736 ;
; SW[4]      ; VGA_B[1]    ; 4.896 ; 4.891 ; 5.763 ; 5.771 ;
; SW[4]      ; VGA_B[2]    ; 4.938 ; 4.936 ; 5.806 ; 5.817 ;
; SW[4]      ; VGA_B[3]    ; 5.016 ; 5.065 ; 5.915 ; 5.885 ;
; SW[4]      ; VGA_G[0]    ; 4.964 ;       ;       ; 5.842 ;
; SW[4]      ; VGA_G[1]    ; 4.986 ;       ;       ; 5.876 ;
; SW[4]      ; VGA_G[2]    ; 4.940 ;       ;       ; 5.815 ;
; SW[4]      ; VGA_G[3]    ; 4.837 ;       ;       ; 5.698 ;
; SW[4]      ; VGA_R[0]    ; 5.519 ; 5.590 ; 6.396 ; 6.473 ;
; SW[4]      ; VGA_R[1]    ; 5.027 ; 5.088 ; 5.924 ; 5.906 ;
; SW[4]      ; VGA_R[2]    ; 4.843 ; 4.887 ; 5.752 ; 5.724 ;
; SW[4]      ; VGA_R[3]    ; 4.917 ; 4.960 ; 5.823 ; 5.794 ;
; SW[5]      ; VGA_B[0]    ; 4.706 ; 4.533 ; 5.362 ; 5.530 ;
; SW[5]      ; VGA_B[1]    ; 4.754 ; 4.639 ; 5.484 ; 5.575 ;
; SW[5]      ; VGA_B[2]    ; 4.791 ; 4.584 ; 5.443 ; 5.615 ;
; SW[5]      ; VGA_B[3]    ; 4.837 ; 4.571 ; 5.390 ; 5.674 ;
; SW[5]      ; VGA_G[0]    ; 4.588 ; 4.588 ; 5.379 ; 5.399 ;
; SW[5]      ; VGA_G[1]    ; 4.673 ; 4.666 ; 5.466 ; 5.498 ;
; SW[5]      ; VGA_G[2]    ; 4.608 ; 4.606 ; 5.423 ; 5.421 ;
; SW[5]      ; VGA_G[3]    ; 4.459 ; 4.445 ; 5.247 ; 5.253 ;
; SW[5]      ; VGA_R[0]    ; 5.366 ; 4.711 ; 5.533 ; 6.263 ;
; SW[5]      ; VGA_R[1]    ; 4.854 ; 4.810 ; 5.628 ; 5.704 ;
; SW[5]      ; VGA_R[2]    ; 4.724 ; 4.609 ; 5.450 ; 5.549 ;
; SW[5]      ; VGA_R[3]    ; 4.801 ; 4.575 ; 5.401 ; 5.625 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_LDQM        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_UDQM        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_1        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_0        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_SDI          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_CS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_LD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SDI          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_CLKOUT[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_CLKOUT[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0_D[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1_D[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2_D[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[31]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[30]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[29]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[28]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[27]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[26]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[25]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[24]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[23]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[22]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[21]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[20]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; GPIO_1_CLKIN[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[31]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[30]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[29]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[28]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[27]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[26]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[25]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[24]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[23]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[22]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[21]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[20]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[19]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[18]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[17]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[16]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[15]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[14]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[13]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[12]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[11]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[10]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDO                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1_CLKIN[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_LDQM        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_UDQM        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA_1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA_0        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.08 V              ; -0.00596 V          ; 0.305 V                              ; 0.266 V                              ; 5.3e-09 s                   ; 4.39e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.08e-06 V                  ; 3.08 V             ; -0.00596 V         ; 0.305 V                             ; 0.266 V                             ; 5.3e-09 s                  ; 4.39e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; DAC_SDI          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SCK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_CS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_LD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; ADC_SDI          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; ADC_CS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1_CLKOUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1_CLKOUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX0_D[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX1_D[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; HEX2_D[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.08 V              ; -0.00596 V          ; 0.305 V                              ; 0.266 V                              ; 5.3e-09 s                   ; 4.39e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.08e-06 V                  ; 3.08 V             ; -0.00596 V         ; 0.305 V                             ; 0.266 V                             ; 5.3e-09 s                  ; 4.39e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[31]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[30]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[29]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[28]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[27]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[26]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[25]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[24]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[23]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[22]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO_1[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_LDQM        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_UDQM        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_BA_1        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_BA_0        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.48 V              ; -0.0142 V           ; 0.362 V                              ; 0.291 V                              ; 3.89e-09 s                  ; 3.25e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.9e-07 V                   ; 3.48 V             ; -0.0142 V          ; 0.362 V                             ; 0.291 V                             ; 3.89e-09 s                 ; 3.25e-09 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; DAC_SDI          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SCK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_CS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_LD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; ADC_SDI          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; ADC_CS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1_CLKOUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1_CLKOUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX0_D[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX1_D[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; HEX2_D[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.48 V              ; -0.0142 V           ; 0.362 V                              ; 0.291 V                              ; 3.89e-09 s                  ; 3.25e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.9e-07 V                   ; 3.48 V             ; -0.0142 V          ; 0.362 V                             ; 0.291 V                             ; 3.89e-09 s                 ; 3.25e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[31]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[30]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[29]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[28]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[27]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[26]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[25]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[24]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[23]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[22]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO_1[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.064 V            ; 0.234 V                              ; 0.085 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.064 V           ; 0.234 V                             ; 0.085 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                            ; CLOCK_50                                            ; 4576     ; 0        ; 0        ; 0        ;
; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 141      ; 0        ; 0        ; 0        ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 11639    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                            ; CLOCK_50                                            ; 4576     ; 0        ; 0        ; 0        ;
; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 141      ; 0        ; 0        ; 0        ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 11639    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                           ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                            ; 519      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 302      ; 0        ; 0        ; 0        ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                            ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                            ; 519      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 302      ; 0        ; 0        ; 0        ;
+------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 5     ; 5    ;
; Unconstrained Input Ports       ; 38    ; 38   ;
; Unconstrained Input Port Paths  ; 324   ; 324  ;
; Unconstrained Output Ports      ; 82    ; 82   ;
; Unconstrained Output Port Paths ; 469   ; 469  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed May 04 16:42:03 2016
Info: Command: quartus_sta DE0_D5M -c DE0_D5M
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_v5o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'DE0_D5M.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {inst|u6|altpll_component|auto_generated|pll1|clk[0]} {inst|u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -phase -117.00 -duty_cycle 50.00 -name {inst|u6|altpll_component|auto_generated|pll1|clk[1]} {inst|u6|altpll_component|auto_generated|pll1|clk[1]}
Warning (332060): Node: DE0_D5M:inst|rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: GPIO_1_CLKIN[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: top:inst3|spi2dac:SPI_DAC|clk_1MHz was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: top:inst3|spi2adc:SPI_ADC|clk_1MHz was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.785
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.785       -25.749 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.216         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.304
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.304         0.000 CLOCK_50 
    Info (332119):     0.304         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.508
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.508      -360.210 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.961         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.304
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.304         0.000 CLOCK_50 
    Info (332119):     4.100         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.736
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.736         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.485         0.000 CLOCK_50 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 11.114 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: DE0_D5M:inst|rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: GPIO_1_CLKIN[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: top:inst3|spi2dac:SPI_DAC|clk_1MHz was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: top:inst3|spi2adc:SPI_ADC|clk_1MHz was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.222        -1.087 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.735         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.299         0.000 CLOCK_50 
    Info (332119):     0.300         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -0.846
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.846      -169.266 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.610         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.194
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.194         0.000 CLOCK_50 
    Info (332119):     3.600         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.742
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.742         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.481         0.000 CLOCK_50 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 11.640 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: DE0_D5M:inst|rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: GPIO_1_CLKIN[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: top:inst3|spi2dac:SPI_DAC|clk_1MHz was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: top:inst3|spi2adc:SPI_ADC|clk_1MHz was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: DE0_D5M:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) to inst|u6|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 1.244
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.244         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.250         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.150
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.150         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.152         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 0.766
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.766         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.453         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.718
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.718         0.000 CLOCK_50 
    Info (332119):     2.400         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 3.748
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.748         0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.203         0.000 CLOCK_50 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 40
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 13.265 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 521 megabytes
    Info: Processing ended: Wed May 04 16:42:06 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


