<stg><name>countLayers</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %onlySeed_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %onlySeed_read)

]]></Node>
<StgValue><ssdm name="onlySeed_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %stubs_size_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %stubs_size_read)

]]></Node>
<StgValue><ssdm name="stubs_size_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %LRHLS_numLayers_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %LRHLS_numLayers_read)

]]></Node>
<StgValue><ssdm name="LRHLS_numLayers_rea"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="64">
<![CDATA[
:3  %foundLayers_data_s = alloca [30 x i1], align 1

]]></Node>
<StgValue><ssdm name="foundLayers_data_s"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_0_i_i = phi i32 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln63 = icmp eq i32 %i_0_i_i, %LRHLS_numLayers_rea

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i = add i32 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln63, label %SLVHLS.exit.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln64 = zext i32 %i_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %foundLayers_data_ad = getelementptr [30 x i1]* %foundLayers_data_s, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="foundLayers_data_ad"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
:2  store i1 false, i1* %foundLayers_data_ad, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
SLVHLS.exit.preheader:0  br label %SLVHLS.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
SLVHLS.exit:0  %p_begin_0_rec = phi i32 [ %add_ln96, %._crit_edge2 ], [ 0, %SLVHLS.exit.preheader ]

]]></Node>
<StgValue><ssdm name="p_begin_0_rec"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
SLVHLS.exit:1  %p_begin_0_rec_cast = zext i32 %p_begin_0_rec to i64

]]></Node>
<StgValue><ssdm name="p_begin_0_rec_cast"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
SLVHLS.exit:2  %stubs_data_moduleHL = getelementptr [16 x i1]* %stubs_data_moduleHLS_psModule_s, i64 0, i64 %p_begin_0_rec_cast

]]></Node>
<StgValue><ssdm name="stubs_data_moduleHL"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SLVHLS.exit:3  %stubs_data_moduleHL_1 = getelementptr [16 x i32]* %stubs_data_moduleHLS_layerId_s, i64 0, i64 %p_begin_0_rec_cast

]]></Node>
<StgValue><ssdm name="stubs_data_moduleHL_1"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
SLVHLS.exit:4  %icmp_ln96 = icmp eq i32 %p_begin_0_rec, %stubs_size_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SLVHLS.exit:5  %add_ln96 = add i32 %p_begin_0_rec, 1

]]></Node>
<StgValue><ssdm name="add_ln96"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
SLVHLS.exit:6  br i1 %icmp_ln96, label %.preheader.preheader, label %3

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %onlySeed_read_1, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
<literal name="onlySeed_read_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="4">
<![CDATA[
:0  %stubs_data_moduleHL_2 = load i1* %stubs_data_moduleHL, align 1

]]></Node>
<StgValue><ssdm name="stubs_data_moduleHL_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="onlySeed_read_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="4">
<![CDATA[
:0  %stubs_data_moduleHL_2 = load i1* %stubs_data_moduleHL, align 1

]]></Node>
<StgValue><ssdm name="stubs_data_moduleHL_2"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="onlySeed_read_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %stubs_data_moduleHL_2, label %._crit_edge, label %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stubs_data_moduleHL_2" val="1"/>
</and_exp><and_exp><literal name="onlySeed_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge:0  %stubs_data_moduleHL_3 = load i32* %stubs_data_moduleHL_1, align 4

]]></Node>
<StgValue><ssdm name="stubs_data_moduleHL_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="35" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stubs_data_moduleHL_2" val="1"/>
</and_exp><and_exp><literal name="onlySeed_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge:0  %stubs_data_moduleHL_3 = load i32* %stubs_data_moduleHL_1, align 4

]]></Node>
<StgValue><ssdm name="stubs_data_moduleHL_3"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stubs_data_moduleHL_2" val="1"/>
</and_exp><and_exp><literal name="onlySeed_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:1  %zext_ln69 = zext i32 %stubs_data_moduleHL_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln69"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stubs_data_moduleHL_2" val="1"/>
</and_exp><and_exp><literal name="onlySeed_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2  %foundLayers_data_ad_1 = getelementptr [30 x i1]* %foundLayers_data_s, i64 0, i64 %zext_ln69

]]></Node>
<StgValue><ssdm name="foundLayers_data_ad_1"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stubs_data_moduleHL_2" val="1"/>
</and_exp><and_exp><literal name="onlySeed_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
._crit_edge:3  store i1 true, i1* %foundLayers_data_ad_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="stubs_data_moduleHL_2" val="1"/>
</and_exp><and_exp><literal name="onlySeed_read_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:4  br label %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2:0  br label %SLVHLS.exit

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %i_0_i = phi i32 [ %i_18, %5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1  %count_0_i = phi i32 [ %select_ln76, %5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="count_0_i"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %icmp_ln75 = icmp eq i32 %i_0_i, %LRHLS_numLayers_rea

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:3  %i_18 = add i32 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln75, label %count.exit, label %5

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
:0  %zext_ln76 = zext i32 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %foundLayers_data_ad_2 = getelementptr [30 x i1]* %foundLayers_data_s, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="foundLayers_data_ad_2"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="5">
<![CDATA[
:2  %foundLayers_data_lo = load i1* %foundLayers_data_ad_2, align 1

]]></Node>
<StgValue><ssdm name="foundLayers_data_lo"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32">
<![CDATA[
count.exit:0  ret i32 %count_0_i

]]></Node>
<StgValue><ssdm name="ret_ln100"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="50" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="5">
<![CDATA[
:2  %foundLayers_data_lo = load i1* %foundLayers_data_ad_2, align 1

]]></Node>
<StgValue><ssdm name="foundLayers_data_lo"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %count = add i32 %count_0_i, 1

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %select_ln76 = select i1 %foundLayers_data_lo, i32 %count, i32 %count_0_i

]]></Node>
<StgValue><ssdm name="select_ln76"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
