============================================================
   Tang Dynasty, V4.3.815
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.3.815/bin/td.exe
   Built at =   18:48:55 Dec 28 2018
   Run by =     SalieriNUC
   Run Date =   Tue May 14 16:17:06 2019

   Run on =     NUC8I7HVK
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package QFN88"
RUN-1002 : start command "open_project Picorv32.al"
HDL-1007 : analyze verilog file ../src/picorv32.v
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(584)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(592)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(599)
HDL-5007 WARNING: identifier 'mem_xfer' is used before its declaration in ../src/picorv32.v(327)
HDL-1007 : analyze verilog file ../src/top.v
HDL-1007 : analyze verilog file ../src/uart.v
HDL-5007 WARNING: identifier 'uart_trigger_tx' is used before its declaration in ../src/uart.v(42)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(50)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(74)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(88)
HDL-1007 : analyze verilog file al_ip/mem_ml.v
HDL-1007 : analyze verilog file al_ip/mem_lo.v
HDL-1007 : analyze verilog file al_ip/mem_mh.v
HDL-1007 : analyze verilog file al_ip/mem_hi.v
HDL-1007 : analyze verilog file al_ip/cpuregs.v
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicated  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1003 : finish command "import_device eagle_s20.db -package QFN88" in  3.025670s wall, 3.171875s user + 0.203125s system = 3.375000s CPU (111.5%)

RUN-1004 : used memory is 155 MB, reserved memory is 134 MB, peak memory is 155 MB
RUN-1002 : start command "import_db Picorv32_pr.db"
RUN-1001 : Importing design generated by Tang Dynasty, V4.3.815.
RUN-1001 : Database version number 46106.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
HDL-1007 : analyze verilog file ../src/picorv32.v
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(584)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(592)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(599)
HDL-5007 WARNING: identifier 'mem_xfer' is used before its declaration in ../src/picorv32.v(327)
HDL-1007 : analyze verilog file ../src/top.v
HDL-1007 : analyze verilog file ../src/uart.v
HDL-5007 WARNING: identifier 'uart_trigger_tx' is used before its declaration in ../src/uart.v(42)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(50)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(74)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(88)
HDL-1007 : analyze verilog file al_ip/mem_ml.v
HDL-1007 : analyze verilog file al_ip/mem_lo.v
HDL-1007 : analyze verilog file al_ip/mem_mh.v
HDL-1007 : analyze verilog file al_ip/mem_hi.v
HDL-1007 : analyze verilog file al_ip/cpuregs.v
HDL-1007 : analyze verilog file ../src/picorv32.v
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(584)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(592)
HDL-5007 WARNING: empty statement in sequential block in ../src/picorv32.v(599)
HDL-5007 WARNING: identifier 'mem_xfer' is used before its declaration in ../src/picorv32.v(327)
HDL-1007 : analyze verilog file ../src/top.v
HDL-1007 : analyze verilog file ../src/uart.v
HDL-5007 WARNING: identifier 'uart_trigger_tx' is used before its declaration in ../src/uart.v(42)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(50)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(74)
HDL-5007 WARNING: identifier 'uart_status_rx_clr' is used before its declaration in ../src/uart.v(88)
HDL-1007 : analyze verilog file al_ip/mem_ml.v
HDL-1007 : analyze verilog file al_ip/mem_lo.v
HDL-1007 : analyze verilog file al_ip/mem_mh.v
HDL-1007 : analyze verilog file al_ip/mem_hi.v
HDL-1007 : analyze verilog file al_ip/cpuregs.v
RUN-1002 : start command "elaborate -top system"
HDL-5007 WARNING: port 'pcpi_valid' remains unconnected for this instance in ../src/top.v(60)
HDL-1007 : elaborate module system in ../src/top.v(3)
HDL-1007 : elaborate module picorv32 in ../src/picorv32.v(46)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(367)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1075)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1205)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1205)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1222)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1222)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1268)
HDL-1007 : elaborate module regfile_dp in al_ip/cpuregs.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=32,ADDR_WIDTH_W=5,DATA_DEPTH_W=32,DATA_WIDTH_R=32,ADDR_WIDTH_R=5,DATA_DEPTH_R=32,INIT_FILE="zero.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(254)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1436)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1566)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1566)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1522)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1674)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1705)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1775)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1775)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1783)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1783)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1798)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1798)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1823)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1823)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1840)
HDL-5007 WARNING: parallel_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1840)
HDL-5007 WARNING: full_case directive is effective : might cause synthesis - simulation differences in ../src/picorv32.v(1424)
HDL-1007 : elaborate module sysmem_lo in al_ip/mem_lo.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="lo.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(1062)
HDL-1007 : elaborate module sysmem_ml in al_ip/mem_ml.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="ml.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(1062)
HDL-1007 : elaborate module sysmem_mh in al_ip/mem_mh.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="mh.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(1062)
HDL-1007 : elaborate module sysmem_hi in al_ip/mem_hi.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=8,DATA_WIDTH_B=8,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="hi.mif") in C:/Anlogic/TD4.3.815/arch/eagle_macro.v(1062)
HDL-1007 : elaborate module simple_uart in ../src/uart.v(1)
HDL-5007 WARNING: assignment under multiple single edges is not supported for synthesis in ../src/top.v(114)
HDL-5007 WARNING: input port 'pcpi_wr' is not connected on this instance in ../src/top.v(44)
HDL-1200 : Current top model is system
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "write_verilog sch_read.v -sch"
HDL-1201 : write out verilog file sch_read.v
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.3.815/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "system"
SYN-1012 : SanityCheck: Model "sysmem_hi"
SYN-1012 : SanityCheck: Model "sysmem_lo"
SYN-1012 : SanityCheck: Model "sysmem_mh"
SYN-1012 : SanityCheck: Model "sysmem_ml"
SYN-1012 : SanityCheck: Model "picorv32"
SYN-1012 : SanityCheck: Model "regfile_dp"
SYN-1012 : SanityCheck: Model "simple_uart"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[31]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[30]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[29]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[28]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[27]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[26]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[25]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[24]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[23]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[22]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[21]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[20]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[19]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[18]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[17]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[16]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[15]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[14]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[13]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[12]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[11]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[10]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[9]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[8]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[7]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[6]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[5]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[4]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[3]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[2]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[1]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "irq[0]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[31]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[30]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[29]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[28]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[27]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[26]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[25]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[24]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[23]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[22]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[21]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[20]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[19]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[18]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[17]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[16]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[15]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[14]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[13]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[12]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[11]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[10]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[9]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[8]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[7]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[6]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[5]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[4]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[3]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[2]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[1]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_rd[0]"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_ready"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_wait"
SYN-5011 WARNING: Undriven pin: model "system" / inst "picorv32_core" in ../src/top.v(44) / pin "pcpi_wr"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1016 : Merged 112 instances.
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model system
SYN-1011 : Flatten model sysmem_hi
SYN-1011 : Flatten model sysmem_lo
SYN-1011 : Flatten model sysmem_mh
SYN-1011 : Flatten model sysmem_ml
SYN-1011 : Flatten model picorv32
SYN-1011 : Flatten model regfile_dp
SYN-1011 : Flatten model regfile_dp
SYN-1011 : Flatten model simple_uart
SYN-1016 : Merged 15 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 5052/367 useful/useless nets, 4532/355 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1021 : Optimized 399 onehot mux instances.
SYN-1020 : Optimized 517 distributor mux.
SYN-1016 : Merged 1544 instances.
SYN-1015 : Optimize round 1, 3761 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 5752/1197 useful/useless nets, 5232/611 useful/useless insts
SYN-1018 : Transformed 1 mux instances.
SYN-1019 : Optimized 2 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 2, 879 better
SYN-1014 : Optimize round 3
SYN-1032 : 5726/1 useful/useless nets, 5206/1 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 11 better
SYN-1014 : Optimize round 4
SYN-1032 : 5726/0 useful/useless nets, 5206/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.221558s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (104.9%)

RUN-1004 : used memory is 225 MB, reserved memory is 201 MB, peak memory is 230 MB
RUN-1002 : start command "report_area -file Picorv32_rtl.area"
RUN-1001 : standard
IO Statistics
#IO                    14
  #input                3
  #output              11
  #inout                0

Gate Statistics
#Basic gates         3977
  #and               1441
  #nand                 0
  #or                1220
  #nor                  0
  #xor                 32
  #xnor                 0
  #buf                  0
  #not                 84
  #bufif1               0
  #MX21               514
  #FADD                 0
  #DFF                686
  #LATCH                0
#MACRO_ADD             24
#MACRO_EQ              68
#MACRO_MUX           1128

RUN-1002 : start command "read_sdc picorv32_demo.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file picorv32_demo.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "read_adc IO..adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = P34;  "
RUN-1002 : start command "set_pin_assignment out_byte[7]  LOCATION = P23;  "
RUN-1002 : start command "set_pin_assignment out_byte[6]  LOCATION = P19;  "
RUN-1002 : start command "set_pin_assignment out_byte[5]  LOCATION = P17;  "
RUN-1002 : start command "set_pin_assignment out_byte[4]  LOCATION = P2;  "
RUN-1002 : start command "set_pin_assignment out_byte[3]  LOCATION = P3;  "
RUN-1002 : start command "set_pin_assignment out_byte[2]  LOCATION = P4;  "
RUN-1002 : start command "set_pin_assignment out_byte[1]  LOCATION = P5;  "
RUN-1002 : start command "set_pin_assignment out_byte[0]  LOCATION = P10;  "
RUN-1002 : start command "set_pin_assignment out_byte_en  LOCATION = P11;  "
RUN-1002 : start command "set_pin_assignment resetn_i  LOCATION = P16;  "
RUN-1002 : start command "set_pin_assignment rxd  LOCATION = P13;  "
RUN-1002 : start command "set_pin_assignment trap  LOCATION = P12;  "
RUN-1002 : start command "set_pin_assignment txd  LOCATION = P14;  "
RUN-1002 : start command "export_db Picorv32_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_rtl.v -sch"
HDL-1201 : write out verilog file sch_rtl.v
RUN-1002 : start command "optimize_gate -packarea Picorv32_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.3.815/license/Anlogic.lic
SYN-1016 : Merged 1 instances.
SYN-2001 : Map 14 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "mem_hi/inst"
SYN-2541 : Reading BRAM "mem_hi/inst" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\hi.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "mem_lo/inst"
SYN-2541 : Reading BRAM "mem_lo/inst" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\lo.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "mem_mh/inst"
SYN-2541 : Reading BRAM "mem_mh/inst" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\mh.mif"
SYN-2542 : Parsing MIF init file
SYN-2512 : LOGIC BRAM "mem_ml/inst"
SYN-2541 : Reading BRAM "mem_ml/inst" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\ml.mif"
SYN-2542 : Parsing MIF init file
SYN-2531 : Dram(picorv32_core/cpuregs_p1/dram) write 32x32, read 32x32
SYN-2531 : Reading DRAM "picorv32_core/cpuregs_p1/dram" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\zero.mif"
SYN-2532 : Parsing .mif init file
SYN-2531 : Dram(picorv32_core/cpuregs_p2/dram) write 32x32, read 32x32
SYN-2531 : Reading DRAM "picorv32_core/cpuregs_p2/dram" init file "C:/Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\al_ip\zero.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 5871/0 useful/useless nets, 5318/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 3 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 5868/0 useful/useless nets, 5315/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6410/0 useful/useless nets, 5857/0 useful/useless insts
SYN-1016 : Merged 273 instances.
SYN-2501 : Optimize round 1, 729 better
SYN-2501 : Optimize round 2
SYN-1032 : 6137/0 useful/useless nets, 5584/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1032 : 7487/2 useful/useless nets, 6934/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance _al_const_x.
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model system.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 24516, tnet num: 7489, tinst num: 6920, tnode num: 31395, tedge num: 40674.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 140 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7489 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 1896 (4.17), #lev = 11 (4.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 1863 (4.16), #lev = 11 (4.55)
SYN-2581 : Mapping with K=5, #lut = 1858 (4.15), #lev = 11 (4.55)
SYN-2581 : Mapping with K=5, #lut = 1858 (4.15), #lev = 11 (4.55)
SYN-3001 : Logic optimization runtime opt =   0.14 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 5618 instances into 1872 LUTs, name keeping = 46%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing top model "system" ...
SYN-4010 : Pack lib has 28 rtl pack models with 8 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 3719/0 useful/useless nets, 3169/0 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     picorv32_core/reg22_b4
SYN-1015 : Optimize round 1, 1 better
SYN-1014 : Optimize round 2
SYN-1032 : 3717/0 useful/useless nets, 3167/1 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
SYN-4002 : Packing 676 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 272 adder to BLE ...
SYN-4008 : Packed 272 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1871 LUT to BLE ...
SYN-4008 : Packed 1871 LUT and 518 SEQ to BLE.
SYN-4013 : Packed 32 DRAM and 0 SEQ.
SYN-4003 : Packing 157 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (157 nodes)...
SYN-4004 : #1: Packed 97 SEQ (708 nodes)...
SYN-4005 : Packed 97 SEQ with LUT/SLICE
SYN-4006 : 1262 single LUT's are left
SYN-4006 : 157 single SEQ's are left
SYN-4011 : Packing model "system" (AL_USER_NORMAL) with 1931/2267 primitive instances ...
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
RUN-1002 : start command "report_area -file Picorv32_gate.area"
RUN-1001 : standard
IO Statistics
#IO                    14
  #input                3
  #output              11
  #inout                0

Utilization Statistics
#lut                 2810   out of  19600   14.34%
#reg                  676   out of  19600    3.45%
#le                  2870
  #lut only          2194   out of   2870   76.45%
  #reg only            60   out of   2870    2.09%
  #lut&reg            616   out of   2870   21.46%
#dsp                    0   out of     29    0.00%
#bram                   4   out of     64    6.25%
  #bram9k               4
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    121   11.57%
  #ireg                 0
  #oreg                 9
  #treg                 0
#pll                    0   out of      4    0.00%
#clknet                 1   out of     16    6.25%
  #gclk                 0

RUN-1003 : finish command "optimize_gate -packarea Picorv32_gate.area" in  4.191283s wall, 4.125000s user + 0.156250s system = 4.281250s CPU (102.1%)

RUN-1004 : used memory is 250 MB, reserved memory is 226 MB, peak memory is 312 MB
RUN-1002 : start command "export_db Picorv32_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_gate.v -sch"
HDL-1201 : write out verilog file sch_gate.v
RUN-1002 : start command "start_timer"
RUN-1001 : There are total 1456 instances
RUN-1001 : 718 mslices, 717 lslices, 14 pads, 4 brams, 0 dsps
RUN-1001 : There are total 3276 nets
RUN-1001 : 1595 nets have 2 pins
RUN-1001 : 1361 nets have [3 - 5] pins
RUN-1001 : 133 nets have [6 - 10] pins
RUN-1001 : 80 nets have [11 - 20] pins
RUN-1001 : 100 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
TMR-2505 : Start building timing graph for model system.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 15190, tnet num: 2922, tinst num: 1454, tnode num: 17130, tedge num: 26750.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 64 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.3.815/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1454 instances, 1435 slices, 53 macros(315 instances)
PHY-3001 : Start timing update ...
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2922 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.185283s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 944635
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%, beta_incr = 0.912143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 740989, overlap = 9
PHY-3002 : Step(2): len = 618148, overlap = 9
PHY-3002 : Step(3): len = 552134, overlap = 9
PHY-3002 : Step(4): len = 502081, overlap = 11.75
PHY-3002 : Step(5): len = 458415, overlap = 25.25
PHY-3002 : Step(6): len = 418724, overlap = 36.25
PHY-3002 : Step(7): len = 382491, overlap = 43.25
PHY-3002 : Step(8): len = 346422, overlap = 54.5
PHY-3002 : Step(9): len = 305893, overlap = 67.25
PHY-3002 : Step(10): len = 274334, overlap = 81.5
PHY-3002 : Step(11): len = 246142, overlap = 96.75
PHY-3002 : Step(12): len = 213115, overlap = 111.5
PHY-3002 : Step(13): len = 179793, overlap = 127
PHY-3002 : Step(14): len = 159474, overlap = 140
PHY-3002 : Step(15): len = 126706, overlap = 162.25
PHY-3002 : Step(16): len = 102415, overlap = 189
PHY-3002 : Step(17): len = 91913.7, overlap = 197
PHY-3002 : Step(18): len = 71359.9, overlap = 207.5
PHY-3002 : Step(19): len = 57538.8, overlap = 229.5
PHY-3002 : Step(20): len = 49185.3, overlap = 235
PHY-3002 : Step(21): len = 46424.6, overlap = 239.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.07693e-06
PHY-3002 : Step(22): len = 45058.5, overlap = 242
PHY-3002 : Step(23): len = 49011.7, overlap = 236.25
PHY-3002 : Step(24): len = 59567.3, overlap = 222.5
PHY-3002 : Step(25): len = 62067, overlap = 210.5
PHY-3002 : Step(26): len = 64444.3, overlap = 207.75
PHY-3002 : Step(27): len = 68147.3, overlap = 205
PHY-3002 : Step(28): len = 75624.2, overlap = 186.25
PHY-3002 : Step(29): len = 77410.6, overlap = 174
PHY-3002 : Step(30): len = 79735.9, overlap = 168.75
PHY-3002 : Step(31): len = 83031.7, overlap = 156.75
PHY-3002 : Step(32): len = 84572.8, overlap = 146.75
PHY-3002 : Step(33): len = 85146.4, overlap = 145
PHY-3002 : Step(34): len = 86703.1, overlap = 141.75
PHY-3002 : Step(35): len = 87152.4, overlap = 139.75
PHY-3002 : Step(36): len = 87126, overlap = 125.5
PHY-3002 : Step(37): len = 86707.1, overlap = 121.25
PHY-3002 : Step(38): len = 86100.6, overlap = 119.75
PHY-3002 : Step(39): len = 85768.7, overlap = 123
PHY-3002 : Step(40): len = 84587.9, overlap = 123.75
PHY-3002 : Step(41): len = 83597.7, overlap = 125
PHY-3002 : Step(42): len = 82388.6, overlap = 128.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.15385e-06
PHY-3002 : Step(43): len = 82937.9, overlap = 127
PHY-3002 : Step(44): len = 84175.8, overlap = 125.25
PHY-3002 : Step(45): len = 86363.5, overlap = 121.5
PHY-3002 : Step(46): len = 88187.3, overlap = 117.25
PHY-3002 : Step(47): len = 89723.8, overlap = 114.25
PHY-3002 : Step(48): len = 90017.2, overlap = 113.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.63077e-05
PHY-3002 : Step(49): len = 94052.2, overlap = 110.5
PHY-3002 : Step(50): len = 97928.8, overlap = 110.25
PHY-3002 : Step(51): len = 97902.1, overlap = 110.25
PHY-3002 : Step(52): len = 98131.8, overlap = 108.25
PHY-3002 : Step(53): len = 98633.4, overlap = 106
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.26154e-05
PHY-3002 : Step(54): len = 103185, overlap = 102
PHY-3002 : Step(55): len = 107344, overlap = 92.75
PHY-3002 : Step(56): len = 107359, overlap = 97.25
PHY-3002 : Step(57): len = 107757, overlap = 96.5
PHY-3002 : Step(58): len = 108798, overlap = 93.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.52308e-05
PHY-3002 : Step(59): len = 110469, overlap = 87.5
PHY-3002 : Step(60): len = 112886, overlap = 84.25
PHY-3002 : Step(61): len = 112947, overlap = 85.75
PHY-3002 : Step(62): len = 113964, overlap = 84
PHY-3002 : Step(63): len = 115136, overlap = 79.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000130462
PHY-3002 : Step(64): len = 116159, overlap = 76.75
PHY-3002 : Step(65): len = 117045, overlap = 73.25
PHY-3002 : Step(66): len = 116600, overlap = 79.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000237718
PHY-3002 : Step(67): len = 117425, overlap = 72
PHY-3002 : Step(68): len = 120081, overlap = 68.25
PHY-3002 : Step(69): len = 119934, overlap = 69.5
PHY-3002 : Step(70): len = 120161, overlap = 67
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000475435
PHY-3002 : Step(71): len = 120685, overlap = 59.75
PHY-3002 : Step(72): len = 122376, overlap = 52.25
PHY-3002 : Step(73): len = 122976, overlap = 48
PHY-3002 : Step(74): len = 123160, overlap = 42.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005814s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.912143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.23738e-06
PHY-3002 : Step(75): len = 116065, overlap = 103.25
PHY-3002 : Step(76): len = 110031, overlap = 114.75
PHY-3002 : Step(77): len = 106261, overlap = 119
PHY-3002 : Step(78): len = 102845, overlap = 123.75
PHY-3002 : Step(79): len = 99703.3, overlap = 128
PHY-3002 : Step(80): len = 97317.9, overlap = 131.5
PHY-3002 : Step(81): len = 94057.9, overlap = 134.75
PHY-3002 : Step(82): len = 91380.8, overlap = 139.25
PHY-3002 : Step(83): len = 89779.9, overlap = 141.25
PHY-3002 : Step(84): len = 88085.5, overlap = 142.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.47475e-06
PHY-3002 : Step(85): len = 90564.8, overlap = 139.75
PHY-3002 : Step(86): len = 93510.8, overlap = 132.25
PHY-3002 : Step(87): len = 93566.8, overlap = 131.25
PHY-3002 : Step(88): len = 94292.6, overlap = 129.5
PHY-3002 : Step(89): len = 94551.3, overlap = 128.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.41268e-05
PHY-3002 : Step(90): len = 97838.1, overlap = 126.75
PHY-3002 : Step(91): len = 101600, overlap = 119.75
PHY-3002 : Step(92): len = 101813, overlap = 117.5
PHY-3002 : Step(93): len = 102835, overlap = 114.75
PHY-3002 : Step(94): len = 104578, overlap = 112.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.82536e-05
PHY-3002 : Step(95): len = 107556, overlap = 110.25
PHY-3002 : Step(96): len = 114792, overlap = 105.25
PHY-3002 : Step(97): len = 114965, overlap = 104.5
PHY-3002 : Step(98): len = 115334, overlap = 105
PHY-3002 : Step(99): len = 116883, overlap = 91.75
PHY-3002 : Step(100): len = 118434, overlap = 88.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.65072e-05
PHY-3002 : Step(101): len = 119437, overlap = 85.5
PHY-3002 : Step(102): len = 124182, overlap = 82.5
PHY-3002 : Step(103): len = 124867, overlap = 79.75
PHY-3002 : Step(104): len = 125739, overlap = 76.25
PHY-3002 : Step(105): len = 126085, overlap = 75.25
PHY-3002 : Step(106): len = 126736, overlap = 73.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000113014
PHY-3002 : Step(107): len = 128953, overlap = 72.25
PHY-3002 : Step(108): len = 131761, overlap = 69.75
PHY-3002 : Step(109): len = 131489, overlap = 68.5
PHY-3002 : Step(110): len = 131561, overlap = 68
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.912143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.75734e-05
PHY-3002 : Step(111): len = 131811, overlap = 109.25
PHY-3002 : Step(112): len = 131263, overlap = 94.5
PHY-3002 : Step(113): len = 129148, overlap = 96
PHY-3002 : Step(114): len = 125783, overlap = 100
PHY-3002 : Step(115): len = 123162, overlap = 98.5
PHY-3002 : Step(116): len = 120161, overlap = 103
PHY-3002 : Step(117): len = 117955, overlap = 105
PHY-3002 : Step(118): len = 116187, overlap = 105
PHY-3002 : Step(119): len = 114975, overlap = 109
PHY-3002 : Step(120): len = 113883, overlap = 112
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.51468e-05
PHY-3002 : Step(121): len = 118168, overlap = 93.5
PHY-3002 : Step(122): len = 121775, overlap = 87.25
PHY-3002 : Step(123): len = 123212, overlap = 85.5
PHY-3002 : Step(124): len = 123446, overlap = 86.25
PHY-3002 : Step(125): len = 123665, overlap = 87.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000141025
PHY-3002 : Step(126): len = 126248, overlap = 82.25
PHY-3002 : Step(127): len = 129705, overlap = 77.25
PHY-3002 : Step(128): len = 132281, overlap = 77.5
PHY-3002 : Step(129): len = 131999, overlap = 78
PHY-3002 : Step(130): len = 131670, overlap = 80
PHY-3002 : Step(131): len = 131622, overlap = 78.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.091033s wall, 0.046875s user + 0.078125s system = 0.125000s CPU (137.3%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%, beta_incr = 0.912143
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000349383
PHY-3002 : Step(132): len = 152738, overlap = 29.5
PHY-3002 : Step(133): len = 149960, overlap = 35.75
PHY-3002 : Step(134): len = 146725, overlap = 43.25
PHY-3002 : Step(135): len = 145032, overlap = 51
PHY-3002 : Step(136): len = 143687, overlap = 58.25
PHY-3002 : Step(137): len = 142586, overlap = 61.25
PHY-3002 : Step(138): len = 141969, overlap = 66.5
PHY-3002 : Step(139): len = 141318, overlap = 70.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000698767
PHY-3002 : Step(140): len = 142465, overlap = 65.75
PHY-3002 : Step(141): len = 143966, overlap = 63.25
PHY-3002 : Step(142): len = 145173, overlap = 61.5
PHY-3002 : Step(143): len = 144984, overlap = 60.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00139753
PHY-3002 : Step(144): len = 145879, overlap = 59.25
PHY-3002 : Step(145): len = 146966, overlap = 55.75
PHY-3002 : Step(146): len = 147818, overlap = 54.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009210s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (339.3%)

PHY-3001 : Legalized: Len = 153087, Over = 0
PHY-3001 : Final: Len = 153087, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model system.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 15855, tnet num: 2999, tinst num: 1531, tnode num: 17900, tedge num: 27856.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 64 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "place -eco"
RUN-1001 : Open license file C:/Anlogic/TD4.3.815/license/Anlogic.lic
PHY-3001 : Placer runs in 8 thread(s).
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 14 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1426 has valid locations, 90 needs to be replaced
PHY-3001 : design contains 1531 instances, 1512 slices, 53 macros(315 instances)
PHY-3001 : Start timing update ...
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.206638s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (113.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 162076
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 15%, beta_incr = 0.907429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(147): len = 161902, overlap = 0.5
PHY-3002 : Step(148): len = 161902, overlap = 0.5
PHY-3002 : Step(149): len = 161603, overlap = 0.5
PHY-3002 : Step(150): len = 161603, overlap = 0.5
PHY-3002 : Step(151): len = 161472, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006023s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (259.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 19%, beta_incr = 0.907429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.04099e-05
PHY-3002 : Step(152): len = 161427, overlap = 8.75
PHY-3002 : Step(153): len = 161427, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.08199e-05
PHY-3002 : Step(154): len = 161376, overlap = 9.5
PHY-3002 : Step(155): len = 161401, overlap = 9.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.16397e-05
PHY-3002 : Step(156): len = 161388, overlap = 9
PHY-3002 : Step(157): len = 161388, overlap = 9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 19%, beta_incr = 0.907429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00010551
PHY-3002 : Step(158): len = 161349, overlap = 14.5
PHY-3002 : Step(159): len = 161369, overlap = 14.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000211021
PHY-3002 : Step(160): len = 161428, overlap = 13
PHY-3002 : Step(161): len = 161428, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.030048s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (156.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 19%, beta_incr = 0.907429
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000466432
PHY-3002 : Step(162): len = 162346, overlap = 4.5
PHY-3002 : Step(163): len = 162315, overlap = 5.75
PHY-3002 : Step(164): len = 161990, overlap = 8.75
PHY-3002 : Step(165): len = 161991, overlap = 7.5
PHY-3002 : Step(166): len = 161991, overlap = 7.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005642s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 162738, Over = 0
PHY-3001 : Final: Len = 162738, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  6.358516s wall, 16.500000s user + 3.187500s system = 19.687500s CPU (309.6%)

RUN-1004 : used memory is 273 MB, reserved memory is 251 MB, peak memory is 321 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.3.815/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 1686 to 1348
PHY-1001 : Pin misalignment score is improved from 1348 to 1337
PHY-1001 : Pin misalignment score is improved from 1337 to 1336
PHY-1001 : Pin misalignment score is improved from 1336 to 1336
PHY-1001 : Pin local connectivity score is improved from 207 to 0
PHY-1001 : Pin misalignment score is improved from 1348 to 1336
PHY-1001 : Pin misalignment score is improved from 1336 to 1334
PHY-1001 : Pin misalignment score is improved from 1334 to 1334
PHY-1001 : Pin local connectivity score is improved from 37 to 0
PHY-1001 : End pin swap;  1.408118s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (101.0%)

PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 1533 instances
RUN-1001 : 775 mslices, 737 lslices, 14 pads, 4 brams, 0 dsps
RUN-1001 : There are total 3353 nets
RUN-1001 : 1592 nets have 2 pins
RUN-1001 : 1342 nets have [3 - 5] pins
RUN-1001 : 139 nets have [6 - 10] pins
RUN-1001 : 150 nets have [11 - 20] pins
RUN-1001 : 128 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 211952, over cnt = 709(2%), over = 1362, worst = 10
PHY-1002 : len = 216112, over cnt = 430(1%), over = 605, worst = 4
PHY-1002 : len = 218264, over cnt = 364(1%), over = 420, worst = 3
PHY-1002 : len = 225136, over cnt = 50(0%), over = 50, worst = 1
PHY-1002 : len = 227080, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 227080, over cnt = 13(0%), over = 13, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model system.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 15855, tnet num: 2999, tinst num: 1531, tnode num: 17900, tedge num: 27856.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 64 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 472 out of 3353 nets being processed.
PHY-1001 : End global routing;  1.543735s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (101.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1001 :  0.013505s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1002 : len = 37600, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 28% nets.
PHY-1001 :  7.507908s wall, 7.500000s user + 0.000000s system = 7.500000s CPU (99.9%)

PHY-1002 : len = 315280, over cnt = 755(0%), over = 800, worst = 3
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  4.605047s wall, 5.750000s user + 0.000000s system = 5.750000s CPU (124.9%)

PHY-1002 : len = 286232, over cnt = 230(0%), over = 237, worst = 2
PHY-1001 : ===== DR Iter 2 =====
PHY-1001 :  1.971116s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (99.9%)

PHY-1002 : len = 281760, over cnt = 165(0%), over = 168, worst = 2
PHY-1001 : ===== DR Iter 3 =====
PHY-1001 :  1.472328s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (99.8%)

PHY-1002 : len = 279568, over cnt = 120(0%), over = 122, worst = 2
PHY-1001 : ===== DR Iter 4 =====
PHY-1001 :  1.531235s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (101.0%)

PHY-1002 : len = 278960, over cnt = 107(0%), over = 108, worst = 2
PHY-1001 : ===== DR Iter 5 =====
PHY-1001 :  1.308296s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.3%)

PHY-1002 : len = 278976, over cnt = 65(0%), over = 66, worst = 2
PHY-1001 : ===== DR Iter 6 =====
PHY-1001 :  0.827291s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (100.1%)

PHY-1002 : len = 278992, over cnt = 58(0%), over = 59, worst = 2
PHY-1001 : ===== DR Iter 7 =====
PHY-1001 :  0.760242s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (100.7%)

PHY-1002 : len = 279136, over cnt = 30(0%), over = 30, worst = 1
PHY-1001 : ===== DR Iter 8 =====
PHY-1001 :  0.563998s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (99.7%)

PHY-1002 : len = 279240, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : ===== DR Iter 9 =====
PHY-1001 :  0.213656s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (102.4%)

PHY-1002 : len = 279384, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : ===== DR Iter 10 =====
PHY-1001 :  0.064708s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (120.7%)

PHY-1002 : len = 279472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 83% nets.
PHY-1001 :  3.171085s wall, 5.859375s user + 0.140625s system = 6.000000s CPU (189.2%)

PHY-1002 : len = 577480, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : ===== DR Iter 1 =====
PHY-1001 :  0.029872s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (209.2%)

PHY-1002 : len = 577480, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 577480
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  30.161626s wall, 33.781250s user + 0.593750s system = 34.375000s CPU (114.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  33.191395s wall, 36.843750s user + 0.609375s system = 37.453125s CPU (112.8%)

RUN-1004 : used memory is 319 MB, reserved memory is 308 MB, peak memory is 799 MB
RUN-1002 : start command "report_area -io_info -file Picorv32_phy.area"
RUN-1001 : standard
IO Statistics
#IO                    14
  #input                3
  #output              11
  #inout                0

Utilization Statistics
#lut                 2964   out of  19600   15.12%
#reg                  701   out of  19600    3.58%
#le                  3024
  #lut only          2323   out of   3024   76.82%
  #reg only            60   out of   3024    1.98%
  #lut&reg            641   out of   3024   21.20%
#dsp                    0   out of     29    0.00%
#bram                   4   out of     64    6.25%
  #bram9k               4
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   14   out of    121   11.57%
  #ireg                 0
  #oreg                 9
  #treg                 0
#pll                    0   out of      4    0.00%
#clknet                 1   out of     16    6.25%
  #gclk                 0

RUN-1002 : start command "export_db Picorv32_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "write_verilog sch_pr.v -sch"
HDL-1201 : write out verilog file sch_pr.v
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model system.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 15855, tnet num: 2999, tinst num: 1531, tnode num: 17900, tedge num: 27856.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 64 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Picorv32_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2999 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 1, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Picorv32_phy.timing, timing summay in Picorv32_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Picorv32_phy.timing" in  2.129707s wall, 1.906250s user + 0.218750s system = 2.125000s CPU (99.8%)

RUN-1004 : used memory is 370 MB, reserved memory is 351 MB, peak memory is 844 MB
RUN-1002 : start command "bitgen -bit Picorv32.bit -version 0X00 -g ucode:00000000110001000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 1533
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 3353, pip num: 39169
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1117 valid insts, and 107233 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Picorv32.bit.
RUN-1003 : finish command "bitgen -bit Picorv32.bit -version 0X00 -g ucode:00000000110001000000000000000000" in  3.791110s wall, 18.453125s user + 0.046875s system = 18.500000s CPU (488.0%)

RUN-1004 : used memory is 393 MB, reserved memory is 380 MB, peak memory is 844 MB
RUN-1002 : start command "download -bit C:\Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\Picorv32.bit -mode program_spi -v -wait 60 -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_QFN88
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m program_spi -bit C:/Users/SalieriNUC/Desktop/Github-salieri/SparkRoad-FPGA/RISC-V/hardware/Picorv32/Picorv32.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_QFN88 -m program_spi -bit C:/Users/SalieriNUC/Desktop/Github-salieri/SparkRoad-FPGA/RISC-V/hardware/Picorv32/Picorv32.bit" in  3.699531s wall, 3.671875s user + 0.078125s system = 3.750000s CPU (101.4%)

RUN-1004 : used memory is 761 MB, reserved memory is 742 MB, peak memory is 844 MB
RUN-1002 : start command "program_spi -cable 0 -spd 9"
RUN-1003 : finish command "program_spi -cable 0 -spd 9" in  101.406409s wall, 3.000000s user + 0.531250s system = 3.531250s CPU (3.5%)

RUN-1004 : used memory is 761 MB, reserved memory is 742 MB, peak memory is 844 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_QFN88 -m verify_spi -bit C:/Users/SalieriNUC/Desktop/Github-salieri/SparkRoad-FPGA/RISC-V/hardware/Picorv32/Picorv32.bit"
RUN-1002 : start command "program -cable 0 -spd 6"
RUN-1003 : finish command "program -cable 0 -spd 6" in  6.518511s wall, 0.093750s user + 0.078125s system = 0.171875s CPU (2.6%)

RUN-1004 : used memory is 561 MB, reserved memory is 536 MB, peak memory is 844 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit C:\Users\SalieriNUC\Desktop\Github-salieri\SparkRoad-FPGA\RISC-V\hardware\Picorv32\Picorv32.bit -mode program_spi -v -wait 60 -spd 9 -sec 64 -cable 0" in  112.731932s wall, 7.531250s user + 0.843750s system = 8.375000s CPU (7.4%)

RUN-1004 : used memory is 430 MB, reserved memory is 394 MB, peak memory is 844 MB
GUI-1001 : Download success!
