set ::env(DESIGN_NAME) uart
set ::env(LIB_SYNTH) /home/appledog/Desktop/git_open_pdks/sources/sky130_fd_sc_hd/timing/sky130_fd_sc_hd__tt_025C_1v80.lib
set ::env(LIB_TLUPLUS) /home/appledog/Desktop/git_open_pdks/sources/sky130_fd_sc_hd/timing/sky130_fd_sc_hd__tt_025C_1v80.lib
set ::env(LIBERTY) /home/appledog/Desktop/git_open_pdks/sources/sky130_fd_sc_hd/timing/sky130_fd_sc_hd__tt_025C_1v80.lib
set ::env(VERILOG_FILES) "designs/uart/synth_uart.v"
