Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat May 12 03:14:00 2018
| Host         : tys-Precision-Tower-3620 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.312        0.000                      0                   50        0.324        0.000                      0                   50        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100              7.312        0.000                      0                   50        0.324        0.000                      0                   50        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        7.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 __main___counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 1.923ns (71.624%)  route 0.762ns (28.376%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.309    clk100_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  __main___counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  __main___counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.527    __main___counter_reg_n_0_[1]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.201 r  __main___counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.201    __main___counter_reg[0]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  __main___counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    __main___counter_reg[4]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  __main___counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.429    __main___counter_reg[8]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  __main___counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    __main___counter_reg[12]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  __main___counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.657    __main___counter_reg[16]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.771 r  __main___counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.771    __main___counter_reg[20]_i_1_n_0
    SLICE_X0Y116         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.994 r  __main___counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.994    __main___counter_reg[24]_i_1_n_7
    SLICE_X0Y116         FDRE                                         r  __main___counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.582    15.004    clk100_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  __main___counter_reg[24]/C
                         clock pessimism              0.275    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X0Y116         FDRE (Setup_fdre_C_D)        0.062    15.306    __main___counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                          -7.994    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 __main___counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.309    clk100_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  __main___counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  __main___counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.527    __main___counter_reg_n_0_[1]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.201 r  __main___counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.201    __main___counter_reg[0]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  __main___counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    __main___counter_reg[4]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  __main___counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.429    __main___counter_reg[8]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  __main___counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    __main___counter_reg[12]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  __main___counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.657    __main___counter_reg[16]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.991 r  __main___counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.991    __main___counter_reg[20]_i_1_n_6
    SLICE_X0Y115         FDRE                                         r  __main___counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.583    15.005    clk100_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  __main___counter_reg[21]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.062    15.307    __main___counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 __main___counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.309    clk100_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  __main___counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  __main___counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.527    __main___counter_reg_n_0_[1]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.201 r  __main___counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.201    __main___counter_reg[0]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  __main___counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    __main___counter_reg[4]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  __main___counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.429    __main___counter_reg[8]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  __main___counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    __main___counter_reg[12]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  __main___counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.657    __main___counter_reg[16]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.970 r  __main___counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.970    __main___counter_reg[20]_i_1_n_4
    SLICE_X0Y115         FDRE                                         r  __main___counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.583    15.005    clk100_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  __main___counter_reg[23]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.062    15.307    __main___counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -7.970    
  -------------------------------------------------------------------
                         slack                                  7.337    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 __main___counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.309    clk100_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  __main___counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  __main___counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.527    __main___counter_reg_n_0_[1]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.201 r  __main___counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.201    __main___counter_reg[0]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  __main___counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    __main___counter_reg[4]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  __main___counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.429    __main___counter_reg[8]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  __main___counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    __main___counter_reg[12]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  __main___counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.657    __main___counter_reg[16]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.896 r  __main___counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.896    __main___counter_reg[20]_i_1_n_5
    SLICE_X0Y115         FDRE                                         r  __main___counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.583    15.005    clk100_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  __main___counter_reg[22]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.062    15.307    __main___counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 __main___counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.309    clk100_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  __main___counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  __main___counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.527    __main___counter_reg_n_0_[1]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.201 r  __main___counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.201    __main___counter_reg[0]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  __main___counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    __main___counter_reg[4]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  __main___counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.429    __main___counter_reg[8]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  __main___counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    __main___counter_reg[12]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.657 r  __main___counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.657    __main___counter_reg[16]_i_1_n_0
    SLICE_X0Y115         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.880 r  __main___counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.880    __main___counter_reg[20]_i_1_n_7
    SLICE_X0Y115         FDRE                                         r  __main___counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.583    15.005    clk100_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  __main___counter_reg[20]/C
                         clock pessimism              0.275    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)        0.062    15.307    __main___counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 __main___counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.309    clk100_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  __main___counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  __main___counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.527    __main___counter_reg_n_0_[1]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.201 r  __main___counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.201    __main___counter_reg[0]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  __main___counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    __main___counter_reg[4]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  __main___counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.429    __main___counter_reg[8]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  __main___counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    __main___counter_reg[12]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.877 r  __main___counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.877    __main___counter_reg[16]_i_1_n_6
    SLICE_X0Y114         FDRE                                         r  __main___counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.584    15.006    clk100_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  __main___counter_reg[17]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.062    15.308    __main___counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.877    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 __main___counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.309    clk100_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  __main___counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  __main___counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.527    __main___counter_reg_n_0_[1]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.201 r  __main___counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.201    __main___counter_reg[0]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  __main___counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    __main___counter_reg[4]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  __main___counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.429    __main___counter_reg[8]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  __main___counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    __main___counter_reg[12]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.856 r  __main___counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.856    __main___counter_reg[16]_i_1_n_4
    SLICE_X0Y114         FDRE                                         r  __main___counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.584    15.006    clk100_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  __main___counter_reg[19]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.062    15.308    __main___counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 __main___counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.309    clk100_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  __main___counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  __main___counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.527    __main___counter_reg_n_0_[1]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.201 r  __main___counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.201    __main___counter_reg[0]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  __main___counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    __main___counter_reg[4]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  __main___counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.429    __main___counter_reg[8]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  __main___counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    __main___counter_reg[12]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.782 r  __main___counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.782    __main___counter_reg[16]_i_1_n_5
    SLICE_X0Y114         FDRE                                         r  __main___counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.584    15.006    clk100_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  __main___counter_reg[18]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.062    15.308    __main___counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 __main___counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.309    clk100_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  __main___counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  __main___counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.527    __main___counter_reg_n_0_[1]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.201 r  __main___counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.201    __main___counter_reg[0]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  __main___counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    __main___counter_reg[4]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  __main___counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.429    __main___counter_reg[8]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.543 r  __main___counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.543    __main___counter_reg[12]_i_1_n_0
    SLICE_X0Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.766 r  __main___counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.766    __main___counter_reg[16]_i_1_n_7
    SLICE_X0Y114         FDRE                                         r  __main___counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.584    15.006    clk100_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  __main___counter_reg[16]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.062    15.308    __main___counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 __main___counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.707     5.309    clk100_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  __main___counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  __main___counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.527    __main___counter_reg_n_0_[1]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.201 r  __main___counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.201    __main___counter_reg[0]_i_1_n_0
    SLICE_X0Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  __main___counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.315    __main___counter_reg[4]_i_1_n_0
    SLICE_X0Y112         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.429 r  __main___counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.429    __main___counter_reg[8]_i_1_n_0
    SLICE_X0Y113         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.763 r  __main___counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.763    __main___counter_reg[12]_i_1_n_6
    SLICE_X0Y113         FDRE                                         r  __main___counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.584    15.006    clk100_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  __main___counter_reg[13]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X0Y113         FDRE (Setup_fdre_C_D)        0.062    15.308    __main___counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.763    
  -------------------------------------------------------------------
                         slack                                  7.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 __main___counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.596     1.515    clk100_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  __main___counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 f  __main___counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.829    __main___counter_reg_n_0_[0]
    SLICE_X0Y110         LUT1 (Prop_lut1_I0_O)        0.045     1.874 r  __main___counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.874    __main___counter[0]_i_2_n_0
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.944 r  __main___counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.944    __main___counter_reg[0]_i_1_n_7
    SLICE_X0Y110         FDRE                                         r  __main___counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.869     2.034    clk100_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  __main___counter_reg[0]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105     1.620    __main___counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 __main___counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.514    clk100_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  __main___counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  __main___counter_reg[11]/Q
                         net (fo=1, routed)           0.183     1.838    __main___counter_reg_n_0_[11]
    SLICE_X0Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.946 r  __main___counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.946    __main___counter_reg[8]_i_1_n_4
    SLICE_X0Y112         FDRE                                         r  __main___counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.867     2.032    clk100_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  __main___counter_reg[11]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.105     1.619    __main___counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 __main___counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.596     1.515    clk100_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  __main___counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  __main___counter_reg[3]/Q
                         net (fo=1, routed)           0.183     1.839    __main___counter_reg_n_0_[3]
    SLICE_X0Y110         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.947 r  __main___counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    __main___counter_reg[0]_i_1_n_4
    SLICE_X0Y110         FDRE                                         r  __main___counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.869     2.034    clk100_IBUF_BUFG
    SLICE_X0Y110         FDRE                                         r  __main___counter_reg[3]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.105     1.620    __main___counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 __main___counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.513    clk100_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  __main___counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  __main___counter_reg[20]/Q
                         net (fo=1, routed)           0.176     1.831    __main___counter_reg_n_0_[20]
    SLICE_X0Y115         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  __main___counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    __main___counter_reg[20]_i_1_n_7
    SLICE_X0Y115         FDRE                                         r  __main___counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.865     2.030    clk100_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  __main___counter_reg[20]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.105     1.618    __main___counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 __main___counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.513    clk100_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  __main___counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  __main___counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.831    __main___counter_reg_n_0_[12]
    SLICE_X0Y113         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  __main___counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    __main___counter_reg[12]_i_1_n_7
    SLICE_X0Y113         FDRE                                         r  __main___counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.031    clk100_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  __main___counter_reg[12]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.105     1.618    __main___counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 __main___counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.596     1.515    clk100_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  __main___counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  __main___counter_reg[4]/Q
                         net (fo=1, routed)           0.176     1.833    __main___counter_reg_n_0_[4]
    SLICE_X0Y111         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.948 r  __main___counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    __main___counter_reg[4]_i_1_n_7
    SLICE_X0Y111         FDRE                                         r  __main___counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.869     2.034    clk100_IBUF_BUFG
    SLICE_X0Y111         FDRE                                         r  __main___counter_reg[4]/C
                         clock pessimism             -0.518     1.515    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.105     1.620    __main___counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 platform_int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.610%)  route 0.190ns (57.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.513    clk100_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  platform_int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  platform_int_rst_reg/Q
                         net (fo=25, routed)          0.190     1.844    platform_int_rst
    SLICE_X0Y114         FDRE                                         r  __main___counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.031    clk100_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  __main___counter_reg[16]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X0Y114         FDRE (Hold_fdre_C_R)        -0.018     1.508    __main___counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 platform_int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.610%)  route 0.190ns (57.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.513    clk100_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  platform_int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  platform_int_rst_reg/Q
                         net (fo=25, routed)          0.190     1.844    platform_int_rst
    SLICE_X0Y114         FDRE                                         r  __main___counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.031    clk100_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  __main___counter_reg[17]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X0Y114         FDRE (Hold_fdre_C_R)        -0.018     1.508    __main___counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 platform_int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.610%)  route 0.190ns (57.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.513    clk100_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  platform_int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  platform_int_rst_reg/Q
                         net (fo=25, routed)          0.190     1.844    platform_int_rst
    SLICE_X0Y114         FDRE                                         r  __main___counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.031    clk100_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  __main___counter_reg[18]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X0Y114         FDRE (Hold_fdre_C_R)        -0.018     1.508    __main___counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 platform_int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            __main___counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.610%)  route 0.190ns (57.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.594     1.513    clk100_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  platform_int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  platform_int_rst_reg/Q
                         net (fo=25, routed)          0.190     1.844    platform_int_rst
    SLICE_X0Y114         FDRE                                         r  __main___counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.031    clk100_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  __main___counter_reg[19]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X0Y114         FDRE (Hold_fdre_C_R)        -0.018     1.508    __main___counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y110    __main___counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112    __main___counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112    __main___counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113    __main___counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113    __main___counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113    __main___counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113    __main___counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y114    __main___counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y114    __main___counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    __main___counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    __main___counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    __main___counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    __main___counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    __main___counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    __main___counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    __main___counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    __main___counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    platform_int_rst_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y116    __main___counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    __main___counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    __main___counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    __main___counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    __main___counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    __main___counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    __main___counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    __main___counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    __main___counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    __main___counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y110    __main___counter_reg[1]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Output Ports Clock-to-out

----------+----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output   | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port     | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+----------+--------+-------+----------------+---------+----------------+---------+----------+
clk100    | user_led | FDRE   | -     |     10.994 (r) | SLOW    |      3.208 (r) | FAST    |          |
----------+----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         2.688 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



