###############################################################
#  Generated by:      Cadence Tempus 20.20-p001_1
#  OS:                Linux x86_64(Host ID APL3.kletech.ac.in)
#  Generated on:      Mon Mar 24 16:32:13 2025
#  Design:            mcrb
#  Command:           check_timing -verbose > ${reportDir}/check_timing.rpt
###############################################################
    -------------------------------------------------------------------------------  
                                 TIMING CHECK SUMMARY                                
    -------------------------------------------------------------------------------  
     Warning                            Warning Description              Number of   
                                                                         Warnings    
    -------------------------------------------------------------------------------  
    ideal_clock_waveform     Clock waveform is ideal                    1
    no_drive                 No drive assertion                         4
    no_input_delay           No input delay assertion with respect to clock   3
    uncons_endpoint          Unconstrained signal arriving at end point 5
    -------------------------------------------------------------------------------
    ------------------------------------------  
               TIMING CHECK DETAIL              
    ------------------------------------------  
     Pin                              Warning   
    ------------------------------------------  
    gctl_rclk_orst_n_i               No drive assertion
    gctl_rclk_orst_n_i               No input delay assertion with respect to clock
    skew_addr_cntr_o[4]              Unconstrained signal arriving at end point
    skew_addr_cntr_o[3]              Unconstrained signal arriving at end point
    skew_addr_cntr_o[2]              Unconstrained signal arriving at end point
    skew_addr_cntr_o[1]              Unconstrained signal arriving at end point
    mc_rb_ef1_svld_i                 No drive assertion
    mc_rb_ef1_svld_i                 No input delay assertion with respect to clock
    mc_rb_fuse_vld_i                 No drive assertion
    mc_rb_ef1_sclk_i                 No drive assertion
    mc_rb_fuse_vld_i                 No input delay assertion with respect to clock
    skew_addr_cntr_o[0]              Unconstrained signal arriving at end point
    -----------------------------------------------------------------
    --------------------------------  
       TIMING CHECK IDEAL CLOCKS      
    --------------------------------  
     Clock Waveform                   
    --------------------------------  
    sclk
    --------------------------------
