{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1620396576832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1620396576832 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HDMI_TX 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"HDMI_TX\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1620396576836 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620396576865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1620396576865 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "vpg:u_vpg\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"vpg:u_vpg\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "multiplication factor vpg:u_vpg\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] multiplication of 297 multiplication of 95 " "Can't achieve requested value multiplication of 297 for clock output vpg:u_vpg\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter multiplication factor -- achieved value of multiplication of 95" {  } { { "db/pll_altpll.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1620396576908 ""} { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "division factor vpg:u_vpg\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] division of 100 division of 32 " "Can't achieve requested value division of 100 for clock output vpg:u_vpg\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] of parameter division factor -- achieved value of division of 32" {  } { { "db/pll_altpll.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1620396576908 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vpg:u_vpg\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 95 32 0 0 " "Implementing clock multiplication of 95, clock division of 32, and phase shift of 0 degrees (0 ps) for vpg:u_vpg\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1620396576908 ""}  } { { "db/pll_altpll.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1620396576908 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 96 3125 0 0 " "Implementing clock multiplication of 96, clock division of 3125, and phase shift of 0 degrees (0 ps) for sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/sys_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1620396576910 ""}  } { { "db/sys_pll_altpll.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/sys_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1620396576910 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620396577029 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1620396577032 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1620396577071 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 1321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620396577075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 1323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620396577075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 1325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620396577075 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 1327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1620396577075 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1620396577075 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620396577075 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620396577075 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620396577075 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1620396577075 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620396577078 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 202 " "No exact pin location assignment(s) for 2 pins of 202 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1620396577290 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "HDMI_TX.SDC " "Synopsys Design Constraints File file not found: 'HDMI_TX.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1620396577937 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1620396577937 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1620396577939 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1620396577941 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1620396577942 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1620396577942 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK2_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK2_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620396577984 ""}  } { { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 1307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620396577984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620396577984 ""}  } { { "db/sys_pll_altpll.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/sys_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620396577984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vpg:u_vpg\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node vpg:u_vpg\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620396577984 ""}  } { { "db/pll_altpll.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620396577984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620396577984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_SCLK~1 " "Destination node I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_SCLK~1" {  } { { "I2C_Controller.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/I2C_Controller.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620396577984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK~0 " "Destination node I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK~0" {  } { { "I2C_HDMI_Config.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/I2C_HDMI_Config.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620396577984 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1620396577984 ""}  } { { "I2C_HDMI_Config.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/I2C_HDMI_Config.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620396577984 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_IF:u_AVG\|lrclk  " "Automatically promoted node AUDIO_IF:u_AVG\|lrclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1620396577984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HDMI_LRCLK~output " "Destination node HDMI_LRCLK~output" {  } { { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 1104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620396577984 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_IF:u_AVG\|lrclk~0 " "Destination node AUDIO_IF:u_AVG\|lrclk~0" {  } { { "AUDIO_IF.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/AUDIO_IF.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1620396577984 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1620396577984 ""}  } { { "AUDIO_IF.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/AUDIO_IF.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620396577984 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620396578396 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620396578397 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620396578397 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620396578398 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620396578400 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620396578401 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620396578401 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620396578402 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620396578421 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1620396578423 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620396578423 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1620396578452 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1620396578452 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1620396578452 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620396578453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620396578453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 20 16 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620396578453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 45 3 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 45 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620396578453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 48 0 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 48 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620396578453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 1.5V 22 18 " "I/O bank number 5 does not use VREF pins and has 1.5V VCCIO pins. 22 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620396578453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 56 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620396578453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 1.8V 51 1 " "I/O bank number 7 does not use VREF pins and has 1.8V VCCIO pins. 51 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620396578453 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 1.2V 10 26 " "I/O bank number 8 does not use VREF pins and has 1.2V VCCIO pins. 10 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1620396578453 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1620396578453 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1620396578453 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vpg:u_vpg\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] HDMI_TX_CLK~output " "PLL \"vpg:u_vpg\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"HDMI_TX_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/slab/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vpg_source/pll/pll.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/vpg_source/pll/pll.v" 104 0 0 } } { "vpg_source/vpg.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/vpg_source/vpg.v" 75 0 0 } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 187 0 0 } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 84 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1620396578509 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 clk\[0\] HDMI_SCLK~output " "PLL \"sys_pll:u_sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"HDMI_SCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sys_pll_altpll.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/db/sys_pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/slab/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "sys_pll/sys_pll.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/sys_pll/sys_pll.v" 104 0 0 } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 174 0 0 } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 83 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1620396578514 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[0\] " "Node \"DDR3_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[10\] " "Node \"DDR3_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[11\] " "Node \"DDR3_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[12\] " "Node \"DDR3_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[13\] " "Node \"DDR3_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[14\] " "Node \"DDR3_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[1\] " "Node \"DDR3_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[2\] " "Node \"DDR3_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[3\] " "Node \"DDR3_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[4\] " "Node \"DDR3_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[5\] " "Node \"DDR3_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[6\] " "Node \"DDR3_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[7\] " "Node \"DDR3_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[8\] " "Node \"DDR3_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_A\[9\] " "Node \"DDR3_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[0\] " "Node \"DDR3_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[1\] " "Node \"DDR3_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_BA\[2\] " "Node \"DDR3_BA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_BA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CAS_n " "Node \"DDR3_CAS_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_CAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CKE " "Node \"DDR3_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_n " "Node \"DDR3_CK_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_CK_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CK_p " "Node \"DDR3_CK_p\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_CK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CLK_50 " "Node \"DDR3_CLK_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_CLK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_CS_n " "Node \"DDR3_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[0\] " "Node \"DDR3_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DM\[1\] " "Node \"DDR3_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[0\] " "Node \"DDR3_DQS_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQS_p\[1\] " "Node \"DDR3_DQS_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[0\] " "Node \"DDR3_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[10\] " "Node \"DDR3_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[11\] " "Node \"DDR3_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[12\] " "Node \"DDR3_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[13\] " "Node \"DDR3_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[14\] " "Node \"DDR3_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[15\] " "Node \"DDR3_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[1\] " "Node \"DDR3_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[2\] " "Node \"DDR3_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[3\] " "Node \"DDR3_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[4\] " "Node \"DDR3_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[5\] " "Node \"DDR3_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[6\] " "Node \"DDR3_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[7\] " "Node \"DDR3_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[8\] " "Node \"DDR3_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_DQ\[9\] " "Node \"DDR3_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_ODT " "Node \"DDR3_ODT\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_ODT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RAS_n " "Node \"DDR3_RAS_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_RAS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_RESET_n " "Node \"DDR3_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR3_WE_n " "Node \"DDR3_WE_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_WE_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_CS_n " "Node \"G_SENSOR_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT1 " "Node \"G_SENSOR_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_INT2 " "Node \"G_SENSOR_INT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_INT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SCLK " "Node \"G_SENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SDI " "Node \"G_SENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "G_SENSOR_SDO " "Node \"G_SENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_CORE_EN " "Node \"MIPI_CORE_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_CORE_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_I2C_SCL " "Node \"MIPI_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_I2C_SDA " "Node \"MIPI_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_LP_MC_n " "Node \"MIPI_LP_MC_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_LP_MC_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_LP_MC_p " "Node \"MIPI_LP_MC_p\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_LP_MC_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_LP_MD_n\[0\] " "Node \"MIPI_LP_MD_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_LP_MD_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_LP_MD_n\[1\] " "Node \"MIPI_LP_MD_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_LP_MD_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_LP_MD_n\[2\] " "Node \"MIPI_LP_MD_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_LP_MD_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_LP_MD_n\[3\] " "Node \"MIPI_LP_MD_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_LP_MD_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_LP_MD_p\[0\] " "Node \"MIPI_LP_MD_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_LP_MD_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_LP_MD_p\[1\] " "Node \"MIPI_LP_MD_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_LP_MD_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_LP_MD_p\[2\] " "Node \"MIPI_LP_MD_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_LP_MD_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_LP_MD_p\[3\] " "Node \"MIPI_LP_MD_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_LP_MD_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_MCLK " "Node \"MIPI_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_MC_p " "Node \"MIPI_MC_p\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_MC_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_MD_p\[0\] " "Node \"MIPI_MD_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_MD_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_MD_p\[1\] " "Node \"MIPI_MD_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_MD_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_MD_p\[2\] " "Node \"MIPI_MD_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_MD_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_MD_p\[3\] " "Node \"MIPI_MD_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_MD_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_RESET_n " "Node \"MIPI_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_WP " "Node \"MIPI_WP\" is assigned to location or region, but does not exist in design" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MIPI_WP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1620396578574 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1620396578574 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620396578575 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1620396578578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620396579623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620396579718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620396579738 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620396580794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620396580794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620396581497 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1620396582818 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620396582818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1620396583175 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620396583175 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620396583177 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1620396583308 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620396583315 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1620396583315 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620396583684 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620396583684 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1620396583684 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620396584075 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620396584723 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1620396584900 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "83 MAX 10 " "83 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PMONITOR_ALERT 3.3-V LVTTL Y4 " "Pin PMONITOR_ALERT uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { PMONITOR_ALERT } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PMONITOR_ALERT" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RH_TEMP_DRDY_n 3.3-V LVTTL AB9 " "Pin RH_TEMP_DRDY_n uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { RH_TEMP_DRDY_n } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_DRDY_n" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BBB_PWR_BUT 3.3-V LVTTL U6 " "Pin BBB_PWR_BUT uses I/O standard 3.3-V LVTTL at U6" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { BBB_PWR_BUT } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BBB_PWR_BUT" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 150 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BBB_SYS_RESET_n 3.3-V LVTTL AA2 " "Pin BBB_SYS_RESET_n uses I/O standard 3.3-V LVTTL at AA2" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { BBB_SYS_RESET_n } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BBB_SYS_RESET_n" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 151 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAP_SENSE_I2C_SCL 3.3-V LVTTL AB2 " "Pin CAP_SENSE_I2C_SCL uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CAP_SENSE_I2C_SCL } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAP_SENSE_I2C_SCL" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAP_SENSE_I2C_SDA 3.3-V LVTTL AB3 " "Pin CAP_SENSE_I2C_SDA uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CAP_SENSE_I2C_SDA } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAP_SENSE_I2C_SDA" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[0\] 3.3-V LVTTL P12 " "Pin FLASH_DATA\[0\] uses I/O standard 3.3-V LVTTL at P12" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { FLASH_DATA[0] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[0\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[1\] 3.3-V LVTTL V4 " "Pin FLASH_DATA\[1\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { FLASH_DATA[1] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[2\] 3.3-V LVTTL V5 " "Pin FLASH_DATA\[2\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { FLASH_DATA[2] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[3\] 3.3-V LVTTL P10 " "Pin FLASH_DATA\[3\] uses I/O standard 3.3-V LVTTL at P10" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { FLASH_DATA[3] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LIGHT_I2C_SDA 3.3-V LVTTL AA8 " "Pin LIGHT_I2C_SDA uses I/O standard 3.3-V LVTTL at AA8" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LIGHT_I2C_SDA } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LIGHT_I2C_SDA" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LIGHT_INT 3.3-V LVTTL AA9 " "Pin LIGHT_INT uses I/O standard 3.3-V LVTTL at AA9" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LIGHT_INT } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LIGHT_INT" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PMONITOR_I2C_SDA 3.3-V LVTTL Y1 " "Pin PMONITOR_I2C_SDA uses I/O standard 3.3-V LVTTL at Y1" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { PMONITOR_I2C_SDA } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PMONITOR_I2C_SDA" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RH_TEMP_I2C_SDA 3.3-V LVTTL AA10 " "Pin RH_TEMP_I2C_SDA uses I/O standard 3.3-V LVTTL at AA10" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { RH_TEMP_I2C_SDA } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_I2C_SDA" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEMP_SIO 3.3-V LVTTL Y2 " "Pin TEMP_SIO uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { TEMP_SIO } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TEMP_SIO" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 137 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[0\] 3.3-V LVTTL W18 " "Pin GPIO0_D\[0\] uses I/O standard 3.3-V LVTTL at W18" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[0] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[1\] 3.3-V LVTTL Y18 " "Pin GPIO0_D\[1\] uses I/O standard 3.3-V LVTTL at Y18" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[1] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[2\] 3.3-V LVTTL Y19 " "Pin GPIO0_D\[2\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[2] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[3\] 3.3-V LVTTL AA17 " "Pin GPIO0_D\[3\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[3] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[4\] 3.3-V LVTTL AA20 " "Pin GPIO0_D\[4\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[4] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[5\] 3.3-V LVTTL AA19 " "Pin GPIO0_D\[5\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[5] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[6\] 3.3-V LVTTL AB21 " "Pin GPIO0_D\[6\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[6] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[7\] 3.3-V LVTTL AB20 " "Pin GPIO0_D\[7\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[7] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[8\] 3.3-V LVTTL AB19 " "Pin GPIO0_D\[8\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[8] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[9\] 3.3-V LVTTL Y16 " "Pin GPIO0_D\[9\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[9] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[10\] 3.3-V LVTTL V16 " "Pin GPIO0_D\[10\] uses I/O standard 3.3-V LVTTL at V16" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[10] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[11\] 3.3-V LVTTL AB18 " "Pin GPIO0_D\[11\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[11] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[12\] 3.3-V LVTTL V15 " "Pin GPIO0_D\[12\] uses I/O standard 3.3-V LVTTL at V15" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[12] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[13\] 3.3-V LVTTL W17 " "Pin GPIO0_D\[13\] uses I/O standard 3.3-V LVTTL at W17" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[13] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[14\] 3.3-V LVTTL AB17 " "Pin GPIO0_D\[14\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[14] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[15\] 3.3-V LVTTL AA16 " "Pin GPIO0_D\[15\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[15] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[16\] 3.3-V LVTTL AB16 " "Pin GPIO0_D\[16\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[16] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[17\] 3.3-V LVTTL W16 " "Pin GPIO0_D\[17\] uses I/O standard 3.3-V LVTTL at W16" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[17] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[18\] 3.3-V LVTTL AB15 " "Pin GPIO0_D\[18\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[18] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[19\] 3.3-V LVTTL W15 " "Pin GPIO0_D\[19\] uses I/O standard 3.3-V LVTTL at W15" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[19] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[20\] 3.3-V LVTTL Y14 " "Pin GPIO0_D\[20\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[20] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[21\] 3.3-V LVTTL AA15 " "Pin GPIO0_D\[21\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[21] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[22\] 3.3-V LVTTL AB14 " "Pin GPIO0_D\[22\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[22] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[23\] 3.3-V LVTTL AA14 " "Pin GPIO0_D\[23\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[23] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[24\] 3.3-V LVTTL AB13 " "Pin GPIO0_D\[24\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[24] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[25\] 3.3-V LVTTL AA13 " "Pin GPIO0_D\[25\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[25] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[26\] 3.3-V LVTTL AB12 " "Pin GPIO0_D\[26\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[26] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[27\] 3.3-V LVTTL AA12 " "Pin GPIO0_D\[27\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[27] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[28\] 3.3-V LVTTL AB11 " "Pin GPIO0_D\[28\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[28] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[29\] 3.3-V LVTTL AA11 " "Pin GPIO0_D\[29\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[29] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[30\] 3.3-V LVTTL AB10 " "Pin GPIO0_D\[30\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[30] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[31\] 3.3-V LVTTL Y13 " "Pin GPIO0_D\[31\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[31] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[32\] 3.3-V LVTTL Y11 " "Pin GPIO0_D\[32\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[32] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[32\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[33\] 3.3-V LVTTL W13 " "Pin GPIO0_D\[33\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[33] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[33\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[34\] 3.3-V LVTTL W12 " "Pin GPIO0_D\[34\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[34] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[34\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[35\] 3.3-V LVTTL W11 " "Pin GPIO0_D\[35\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[35] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[35\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[36\] 3.3-V LVTTL V12 " "Pin GPIO0_D\[36\] uses I/O standard 3.3-V LVTTL at V12" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[36] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[36\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[37\] 3.3-V LVTTL V11 " "Pin GPIO0_D\[37\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[37] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[37\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[38\] 3.3-V LVTTL V13 " "Pin GPIO0_D\[38\] uses I/O standard 3.3-V LVTTL at V13" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[38] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[38\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[39\] 3.3-V LVTTL V14 " "Pin GPIO0_D\[39\] uses I/O standard 3.3-V LVTTL at V14" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[39] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[39\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[40\] 3.3-V LVTTL Y17 " "Pin GPIO0_D\[40\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[40] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[40\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[41\] 3.3-V LVTTL W14 " "Pin GPIO0_D\[41\] uses I/O standard 3.3-V LVTTL at W14" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[41] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[41\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[42\] 3.3-V LVTTL U15 " "Pin GPIO0_D\[42\] uses I/O standard 3.3-V LVTTL at U15" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[42] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[42\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[43\] 3.3-V LVTTL R13 " "Pin GPIO0_D\[43\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[43] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[43\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[0\] 3.3-V LVTTL Y5 " "Pin GPIO1_D\[0\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[0] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[1\] 3.3-V LVTTL Y6 " "Pin GPIO1_D\[1\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[1] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[2\] 3.3-V LVTTL W6 " "Pin GPIO1_D\[2\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[2] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[3\] 3.3-V LVTTL W7 " "Pin GPIO1_D\[3\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[3] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[4\] 3.3-V LVTTL W8 " "Pin GPIO1_D\[4\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[4] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[5\] 3.3-V LVTTL V8 " "Pin GPIO1_D\[5\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[5] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[6\] 3.3-V LVTTL AB8 " "Pin GPIO1_D\[6\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[6] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[7\] 3.3-V LVTTL V7 " "Pin GPIO1_D\[7\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[7] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[8\] 3.3-V LVTTL R11 " "Pin GPIO1_D\[8\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[8] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[9\] 3.3-V LVTTL AB7 " "Pin GPIO1_D\[9\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[9] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[10\] 3.3-V LVTTL AB6 " "Pin GPIO1_D\[10\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[10] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[11\] 3.3-V LVTTL AA7 " "Pin GPIO1_D\[11\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[11] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[12\] 3.3-V LVTTL AA6 " "Pin GPIO1_D\[12\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[12] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[13\] 3.3-V LVTTL Y7 " "Pin GPIO1_D\[13\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[13] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[14\] 3.3-V LVTTL V10 " "Pin GPIO1_D\[14\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[14] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[15\] 3.3-V LVTTL U7 " "Pin GPIO1_D\[15\] uses I/O standard 3.3-V LVTTL at U7" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[15] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[16\] 3.3-V LVTTL W9 " "Pin GPIO1_D\[16\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[16] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[17\] 3.3-V LVTTL W5 " "Pin GPIO1_D\[17\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[17] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[18\] 3.3-V LVTTL R9 " "Pin GPIO1_D\[18\] uses I/O standard 3.3-V LVTTL at R9" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[18] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[19\] 3.3-V LVTTL W4 " "Pin GPIO1_D\[19\] uses I/O standard 3.3-V LVTTL at W4" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[19] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[20\] 3.3-V LVTTL P9 " "Pin GPIO1_D\[20\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[20] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[21\] 3.3-V LVTTL V17 " "Pin GPIO1_D\[21\] uses I/O standard 3.3-V LVTTL at V17" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[21] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[22\] 3.3-V LVTTL W3 " "Pin GPIO1_D\[22\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[22] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL P11 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1620396584913 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1620396584913 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "105 " "Following 105 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAP_SENSE_I2C_SCL a permanently disabled " "Pin CAP_SENSE_I2C_SCL has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CAP_SENSE_I2C_SCL } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAP_SENSE_I2C_SCL" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CAP_SENSE_I2C_SDA a permanently disabled " "Pin CAP_SENSE_I2C_SDA has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CAP_SENSE_I2C_SDA } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CAP_SENSE_I2C_SDA" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_BCLK a permanently disabled " "Pin AUDIO_BCLK has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { AUDIO_BCLK } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUDIO_BCLK" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_GPIO_MFP5 a permanently disabled " "Pin AUDIO_GPIO_MFP5 has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { AUDIO_GPIO_MFP5 } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUDIO_GPIO_MFP5" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_RESET_n a permanently disabled " "Pin AUDIO_RESET_n has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { AUDIO_RESET_n } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUDIO_RESET_n" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_WCLK a permanently disabled " "Pin AUDIO_WCLK has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { AUDIO_WCLK } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUDIO_WCLK" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[0\] a permanently disabled " "Pin FLASH_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { FLASH_DATA[0] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[0\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[1\] a permanently disabled " "Pin FLASH_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { FLASH_DATA[1] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[2\] a permanently disabled " "Pin FLASH_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { FLASH_DATA[2] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[3\] a permanently disabled " "Pin FLASH_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { FLASH_DATA[3] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_MCLK a permanently disabled " "Pin HDMI_MCLK has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HDMI_MCLK } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LIGHT_I2C_SDA a permanently disabled " "Pin LIGHT_I2C_SDA has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LIGHT_I2C_SDA } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LIGHT_I2C_SDA" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LIGHT_INT a permanently disabled " "Pin LIGHT_INT has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { LIGHT_INT } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LIGHT_INT" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "NET_MDIO a permanently disabled " "Pin NET_MDIO has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { NET_MDIO } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "NET_MDIO" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PMONITOR_I2C_SDA a permanently disabled " "Pin PMONITOR_I2C_SDA has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { PMONITOR_I2C_SDA } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PMONITOR_I2C_SDA" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RH_TEMP_I2C_SDA a permanently disabled " "Pin RH_TEMP_I2C_SDA has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { RH_TEMP_I2C_SDA } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_I2C_SDA" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_D123_DIR a permanently disabled " "Pin SD_D123_DIR has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SD_D123_DIR } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_D123_DIR" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 127 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TEMP_SIO a permanently disabled " "Pin TEMP_SIO has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { TEMP_SIO } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TEMP_SIO" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 137 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[0\] a permanently disabled " "Pin USB_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { USB_DATA[0] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[0\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[1\] a permanently disabled " "Pin USB_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { USB_DATA[1] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[1\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[2\] a permanently disabled " "Pin USB_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { USB_DATA[2] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[2\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[3\] a permanently disabled " "Pin USB_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { USB_DATA[3] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[3\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[4\] a permanently disabled " "Pin USB_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { USB_DATA[4] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[4\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[5\] a permanently disabled " "Pin USB_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { USB_DATA[5] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[5\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[6\] a permanently disabled " "Pin USB_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { USB_DATA[6] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[6\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_DATA\[7\] a permanently disabled " "Pin USB_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { USB_DATA[7] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_DATA\[7\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 142 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[0\] a permanently disabled " "Pin GPIO0_D\[0\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[0] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[1\] a permanently disabled " "Pin GPIO0_D\[1\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[1] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[2\] a permanently disabled " "Pin GPIO0_D\[2\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[2] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[3\] a permanently disabled " "Pin GPIO0_D\[3\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[3] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[4\] a permanently disabled " "Pin GPIO0_D\[4\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[4] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[5\] a permanently disabled " "Pin GPIO0_D\[5\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[5] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[6\] a permanently disabled " "Pin GPIO0_D\[6\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[6] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[7\] a permanently disabled " "Pin GPIO0_D\[7\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[7] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[8\] a permanently disabled " "Pin GPIO0_D\[8\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[8] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[9\] a permanently disabled " "Pin GPIO0_D\[9\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[9] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[10\] a permanently disabled " "Pin GPIO0_D\[10\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[10] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[11\] a permanently disabled " "Pin GPIO0_D\[11\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[11] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[12\] a permanently disabled " "Pin GPIO0_D\[12\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[12] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[13\] a permanently disabled " "Pin GPIO0_D\[13\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[13] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[14\] a permanently disabled " "Pin GPIO0_D\[14\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[14] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[15\] a permanently disabled " "Pin GPIO0_D\[15\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[15] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[16\] a permanently disabled " "Pin GPIO0_D\[16\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[16] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[17\] a permanently disabled " "Pin GPIO0_D\[17\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[17] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[18\] a permanently disabled " "Pin GPIO0_D\[18\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[18] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[19\] a permanently disabled " "Pin GPIO0_D\[19\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[19] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[20\] a permanently disabled " "Pin GPIO0_D\[20\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[20] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[21\] a permanently disabled " "Pin GPIO0_D\[21\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[21] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[22\] a permanently disabled " "Pin GPIO0_D\[22\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[22] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[23\] a permanently disabled " "Pin GPIO0_D\[23\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[23] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[24\] a permanently disabled " "Pin GPIO0_D\[24\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[24] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[25\] a permanently disabled " "Pin GPIO0_D\[25\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[25] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[26\] a permanently disabled " "Pin GPIO0_D\[26\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[26] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[27\] a permanently disabled " "Pin GPIO0_D\[27\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[27] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[28\] a permanently disabled " "Pin GPIO0_D\[28\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[28] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[29\] a permanently disabled " "Pin GPIO0_D\[29\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[29] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[30\] a permanently disabled " "Pin GPIO0_D\[30\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[30] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[31\] a permanently disabled " "Pin GPIO0_D\[31\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[31] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[32\] a permanently disabled " "Pin GPIO0_D\[32\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[32] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[32\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[33\] a permanently disabled " "Pin GPIO0_D\[33\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[33] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[33\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[34\] a permanently disabled " "Pin GPIO0_D\[34\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[34] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[34\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[35\] a permanently disabled " "Pin GPIO0_D\[35\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[35] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[35\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[36\] a permanently disabled " "Pin GPIO0_D\[36\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[36] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[36\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[37\] a permanently disabled " "Pin GPIO0_D\[37\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[37] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[37\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[38\] a permanently disabled " "Pin GPIO0_D\[38\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[38] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[38\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[39\] a permanently disabled " "Pin GPIO0_D\[39\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[39] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[39\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[40\] a permanently disabled " "Pin GPIO0_D\[40\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[40] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[40\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[41\] a permanently disabled " "Pin GPIO0_D\[41\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[41] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[41\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[42\] a permanently disabled " "Pin GPIO0_D\[42\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[42] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[42\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[43\] a permanently disabled " "Pin GPIO0_D\[43\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO0_D[43] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[43\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[0\] a permanently disabled " "Pin GPIO1_D\[0\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[0] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[1\] a permanently disabled " "Pin GPIO1_D\[1\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[1] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[2\] a permanently disabled " "Pin GPIO1_D\[2\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[2] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[3\] a permanently disabled " "Pin GPIO1_D\[3\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[3] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[4\] a permanently disabled " "Pin GPIO1_D\[4\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[4] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[5\] a permanently disabled " "Pin GPIO1_D\[5\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[5] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[6\] a permanently disabled " "Pin GPIO1_D\[6\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[6] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[7\] a permanently disabled " "Pin GPIO1_D\[7\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[7] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[8\] a permanently disabled " "Pin GPIO1_D\[8\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[8] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[9\] a permanently disabled " "Pin GPIO1_D\[9\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[9] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[10\] a permanently disabled " "Pin GPIO1_D\[10\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[10] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[11\] a permanently disabled " "Pin GPIO1_D\[11\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[11] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[12\] a permanently disabled " "Pin GPIO1_D\[12\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[12] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[13\] a permanently disabled " "Pin GPIO1_D\[13\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[13] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[14\] a permanently disabled " "Pin GPIO1_D\[14\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[14] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[15\] a permanently disabled " "Pin GPIO1_D\[15\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[15] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[16\] a permanently disabled " "Pin GPIO1_D\[16\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[16] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[17\] a permanently disabled " "Pin GPIO1_D\[17\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[17] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[18\] a permanently disabled " "Pin GPIO1_D\[18\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[18] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[19\] a permanently disabled " "Pin GPIO1_D\[19\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[19] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[20\] a permanently disabled " "Pin GPIO1_D\[20\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[20] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[21\] a permanently disabled " "Pin GPIO1_D\[21\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[21] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO1_D\[22\] a permanently disabled " "Pin GPIO1_D\[22\] has a permanently disabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO1_D[22] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently enabled " "Pin HDMI_I2C_SCL has a permanently enabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S\[0\] a permanently enabled " "Pin HDMI_I2S\[0\] has a permanently enabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HDMI_I2S[0] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S\[0\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S\[1\] a permanently enabled " "Pin HDMI_I2S\[1\] has a permanently enabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HDMI_I2S[1] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S\[1\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S\[2\] a permanently enabled " "Pin HDMI_I2S\[2\] has a permanently enabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HDMI_I2S[2] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S\[2\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S\[3\] a permanently enabled " "Pin HDMI_I2S\[3\] has a permanently enabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HDMI_I2S[3] } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S\[3\]" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_LRCLK a permanently enabled " "Pin HDMI_LRCLK has a permanently enabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HDMI_LRCLK } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_SCLK a permanently enabled " "Pin HDMI_SCLK has a permanently enabled output enable" {  } { { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/slab/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { HDMI_SCLK } } } { "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/slab/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "HDMI_TX.v" "" { Text "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1620396584916 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1620396584916 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.fit.smsg " "Generated suppressed messages file /home/slab/Desktop/DECA/Demonstrations/HDMI_TX/HDMI_TX.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620396585055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 91 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1421 " "Peak virtual memory: 1421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620396585299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May  7 07:09:45 2021 " "Processing ended: Fri May  7 07:09:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620396585299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620396585299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620396585299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620396585299 ""}
