#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds.exe
#OS: Windows 10 10.0.26100
#Hostname: hz
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Sat Jul 26 20:58:03 2025
File "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v" has been added to project successfully. 
File "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v" has been added to project successfully. 
File "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v" has been added to project successfully. 
File "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v". 
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v". 
File "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v" has been added to project successfully. 
File "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v". 
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v". 
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v". 
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v". 
E: Verilog-4083: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 70)] Parameter data_valid can not be found in instantiated module cmos_data_top
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v". 
E: Verilog-4083: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 70)] Parameter data_valid can not be found in instantiated module cmos_data_top
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v". 


Process "Synthesize" started.
Current time: Sat Jul 26 21:06:48 2025
Compiling architecture definition.
Analyzing project file 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/FPGA_mask.pds'.
E: Flow-0028: Synplify pro license is not set.
Program Error Out.
E: FileSystem-0002: Open file 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/synthesize/synplify_impl/synplify.srr' failed.
Program Error Out.


Process "Compile" started.
Current time: Sat Jul 26 21:07:10 2025
Compiling architecture definition.
Analyzing project file 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/FPGA_mask.pds'.
License checkout: fabric_ads from D:\FPGA\new_pds_b025aa8008d1.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 1)] Analyzing module mask_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 1)] Analyzing module cmos_data_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v(line number: 1)] Analyzing module rgb2gray (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v(line number: 1)] Analyzing module dvp_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v(line number: 2)] Analyzing module cmos_tailor (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v(line number: 2)] Analyzing module cmos_capture_data (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v successfully.
I: Module "mask_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.722s wall, 0.016s user + 0.000s system = 0.016s CPU (0.6%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 1)] Elaborating module mask_top
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 27)] Elaborating instance u_cmos_data_top
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 1)] Elaborating module cmos_data_top
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 35)] Elaborating instance u_cmos_tailor
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v(line number: 2)] Elaborating module cmos_tailor
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 53)] Elaborating instance u_cmos_capture_data
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v(line number: 2)] Elaborating module cmos_capture_data
I: Module instance {mask_top/u_cmos_data_top/u_cmos_capture_data} parameter value:
    WAIT_FRAME = 4'b1010
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 66)] Elaborating instance u_rgb2gray
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v(line number: 1)] Elaborating module rgb2gray
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 46)] Elaborating instance u_dvp_tx
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v(line number: 1)] Elaborating module dvp_tx
Executing : rtl-elaborate successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (285.7%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.146s wall, 0.078s user + 0.062s system = 0.141s CPU (96.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: data_valid_i 
S1(01)-->S2(10): x
S2(10)-->S0(00): 0
S0(00)-->S1(01): 1
S2(10)-->S1(01): 1

Executing : FSM inference successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (144.6%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N2 (bmsWIDEMUX).
I: Constant propagation done on N3 (bmsWIDEMUX).
I: Constant propagation done on N51 (bmsWIDEMUX).
I: Constant propagation done on N4 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N139 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (86.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:6s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sat Jul 26 21:07:15 2025
Action compile: Peak memory pool usage is 142 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:6s
Action from compile to compile: Total CPU time elapsed is 0h:0m:1s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:1s
Process "Compile" done.
File "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v" has been added to project successfully. 
File "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v" has been added to project successfully. 
File "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v". 
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v". 
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v". 
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v". 


Process "Compile" started.
Current time: Sat Jul 26 21:11:48 2025
Compiling architecture definition.
Analyzing project file 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/FPGA_mask.pds'.
License checkout: fabric_ads from D:\FPGA\new_pds_b025aa8008d1.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 1)] Analyzing module mask_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 1)] Analyzing module cmos_data_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v(line number: 1)] Analyzing module rgb2gray (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v(line number: 1)] Analyzing module dvp_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v(line number: 2)] Analyzing module cmos_tailor (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v(line number: 2)] Analyzing module cmos_capture_data (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v(line number: 2)] Analyzing module ov7725_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v(line number: 2)] Analyzing module i2c_ov7725_rgb565_cfg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v(line number: 2)] Analyzing module i2c_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v successfully.
I: Module "mask_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.691s wall, 0.016s user + 0.000s system = 0.016s CPU (0.6%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 1)] Elaborating module mask_top
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 32)] Elaborating instance u_ov7725_dri
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v(line number: 2)] Elaborating module ov7725_dri
I: Module instance {mask_top/u_ov7725_dri} parameter value:
    SLAVE_ADDR = 7'b0100001
    BIT_CTRL = 1'b0
    CLK_FREQ = 26'b10111110101111000010000000
    I2C_FREQ = 18'b111101000010010000
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v(line number: 29)] Elaborating instance u_i2c_cfg
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v(line number: 2)] Elaborating module i2c_ov7725_rgb565_cfg
I: Module instance {mask_top/u_ov7725_dri/u_i2c_cfg} parameter value:
    REG_NUM = 7'b1000110
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v(line number: 45)] Elaborating instance u_i2c_dri
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v(line number: 2)] Elaborating module i2c_dri
I: Module instance {mask_top/u_ov7725_dri/u_i2c_dri} parameter value:
    SLAVE_ADDR = 7'b0100001
    CLK_FREQ = 26'b10111110101111000010000000
    I2C_FREQ = 18'b111101000010010000
W: Verilog-2019: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v(line number: 39)] Width mismatch between port i2c_addr and signal bound to it for instantiated module i2c_dri
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 41)] Elaborating instance u_cmos_data_top
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 1)] Elaborating module cmos_data_top
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 35)] Elaborating instance u_cmos_tailor
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v(line number: 2)] Elaborating module cmos_tailor
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 53)] Elaborating instance u_cmos_capture_data
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v(line number: 2)] Elaborating module cmos_capture_data
I: Module instance {mask_top/u_cmos_data_top/u_cmos_capture_data} parameter value:
    WAIT_FRAME = 4'b1010
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 66)] Elaborating instance u_rgb2gray
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v(line number: 1)] Elaborating module rgb2gray
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 60)] Elaborating instance u_dvp_tx
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v(line number: 1)] Elaborating module dvp_tx
Executing : rtl-elaborate successfully. Time elapsed: 0.018s wall, 0.016s user + 0.000s system = 0.016s CPU (85.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.049s wall, 0.016s user + 0.031s system = 0.047s CPU (95.4%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.345s wall, 0.203s user + 0.141s system = 0.344s CPU (99.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (291.4%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (75.9%)

Start FSM inference.
I: FSM state_fsm[1:0] inferred.
FSM state_fsm[1:0] STG:
Number of reachable states: 3
Input nets: data_valid_i 
S1(01)-->S2(10): x
S2(10)-->S0(00): 0
S0(00)-->S1(01): 1
S2(10)-->S1(01): 1

I: FSM cur_state_fsm[7:0] inferred.
FSM cur_state_fsm[7:0] STG:
Number of reachable states: 8
Input nets: N546 bit_ctrl i2c_exec st_done 
S0(00000001)-->S1(00000010): xx1x
S0(00000001)-->S0(00000001): xx0x
S1(00000010)-->S1(00000010): xxx0
S1(00000010)-->S2(00000100): x1x1
S1(00000010)-->S3(00001000): x0x1
S2(00000100)-->S2(00000100): xxx0
S2(00000100)-->S3(00001000): xxx1
S3(00001000)-->S3(00001000): xxx0
S3(00001000)-->S4(00010000): 1xx1
S3(00001000)-->S5(00100000): 0xx1
S4(00010000)-->S4(00010000): xxx0
S4(00010000)-->S7(10000000): xxx1
S5(00100000)-->S5(00100000): xxx0
S5(00100000)-->S6(01000000): xxx1
S6(01000000)-->S6(01000000): xxx0
S6(01000000)-->S7(10000000): xxx1
S7(10000000)-->S7(10000000): xxx0
S7(10000000)-->S0(00000001): xxx1

Executing : FSM inference successfully. Time elapsed: 0.032s wall, 0.031s user + 0.000s system = 0.031s CPU (96.3%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N2 (bmsWIDEMUX).
I: Constant propagation done on N3 (bmsWIDEMUX).
I: Constant propagation done on N51 (bmsWIDEMUX).
I: Constant propagation done on N4 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N139 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N148_1 (bmsWIDEMUX).
I: Constant propagation done on N216_1 (bmsWIDEMUX).
I: Constant propagation done on N284_1 (bmsWIDEMUX).
I: Constant propagation done on N352_1 (bmsWIDEMUX).
I: Constant propagation done on N428_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.032s wall, 0.016s user + 0.016s system = 0.031s CPU (97.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:7s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Jul 26 21:11:54 2025
Action compile: Peak memory pool usage is 144 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:7s
Action from compile to compile: Total CPU time elapsed is 0h:0m:2s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:2s
Process "Compile" done.
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v". 


Process "Compile" started.
Current time: Sat Jul 26 21:19:12 2025
Compiling architecture definition.
Analyzing project file 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/FPGA_mask.pds'.
License checkout: fabric_ads from D:\FPGA\new_pds_b025aa8008d1.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 1)] Analyzing module mask_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 1)] Analyzing module cmos_data_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v(line number: 1)] Analyzing module rgb2gray (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v(line number: 1)] Analyzing module dvp_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v(line number: 2)] Analyzing module cmos_tailor (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v(line number: 2)] Analyzing module cmos_capture_data (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v(line number: 2)] Analyzing module ov7725_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v(line number: 2)] Analyzing module i2c_ov7725_rgb565_cfg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v(line number: 2)] Analyzing module i2c_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v successfully.
I: Module "mask_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.733s wall, 0.031s user + 0.000s system = 0.031s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 1)] Elaborating module mask_top
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 32)] Elaborating instance u_ov7725_dri
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v(line number: 2)] Elaborating module ov7725_dri
I: Module instance {mask_top/u_ov7725_dri} parameter value:
    SLAVE_ADDR = 7'b0100001
    BIT_CTRL = 1'b0
    CLK_FREQ = 26'b10111110101111000010000000
    I2C_FREQ = 18'b111101000010010000
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v(line number: 29)] Elaborating instance u_i2c_cfg
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v(line number: 2)] Elaborating module i2c_ov7725_rgb565_cfg
I: Module instance {mask_top/u_ov7725_dri/u_i2c_cfg} parameter value:
    REG_NUM = 7'b1000110
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v(line number: 45)] Elaborating instance u_i2c_dri
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v(line number: 2)] Elaborating module i2c_dri
I: Module instance {mask_top/u_ov7725_dri/u_i2c_dri} parameter value:
    SLAVE_ADDR = 7'b0100001
    CLK_FREQ = 26'b10111110101111000010000000
    I2C_FREQ = 18'b111101000010010000
W: Verilog-2019: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v(line number: 39)] Width mismatch between port i2c_addr and signal bound to it for instantiated module i2c_dri
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 41)] Elaborating instance u_cmos_data_top
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 1)] Elaborating module cmos_data_top
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 35)] Elaborating instance u_cmos_tailor
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v(line number: 2)] Elaborating module cmos_tailor
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 53)] Elaborating instance u_cmos_capture_data
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v(line number: 2)] Elaborating module cmos_capture_data
I: Module instance {mask_top/u_cmos_data_top/u_cmos_capture_data} parameter value:
    WAIT_FRAME = 4'b1010
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 66)] Elaborating instance u_rgb2gray
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v(line number: 1)] Elaborating module rgb2gray
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 60)] Elaborating instance u_dvp_tx
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v(line number: 1)] Elaborating module dvp_tx
Executing : rtl-elaborate successfully. Time elapsed: 0.021s wall, 0.016s user + 0.000s system = 0.016s CPU (74.2%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.055s wall, 0.062s user + 0.000s system = 0.062s CPU (114.5%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2000: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v(line number: 37)] Removed register node u_dvp_tx/cnt[3] that is stuck at constant 0.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.398s wall, 0.250s user + 0.141s system = 0.391s CPU (98.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (226.5%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.030s wall, 0.031s user + 0.000s system = 0.031s CPU (103.1%)

Start FSM inference.
I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N167 data_valid_i 
S0(0001)-->S1(0010): x1
S1(0010)-->S2(0100): 1x
S2(0100)-->S1(0010): 11
S2(0100)-->S0(0001): 10

I: FSM cur_state_fsm[7:0] inferred.
FSM cur_state_fsm[7:0] STG:
Number of reachable states: 8
Input nets: N546 bit_ctrl i2c_exec st_done 
S0(00000001)-->S1(00000010): xx1x
S0(00000001)-->S0(00000001): xx0x
S1(00000010)-->S1(00000010): xxx0
S1(00000010)-->S2(00000100): x1x1
S1(00000010)-->S3(00001000): x0x1
S2(00000100)-->S2(00000100): xxx0
S2(00000100)-->S3(00001000): xxx1
S3(00001000)-->S3(00001000): xxx0
S3(00001000)-->S4(00010000): 1xx1
S3(00001000)-->S5(00100000): 0xx1
S4(00010000)-->S4(00010000): xxx0
S4(00010000)-->S7(10000000): xxx1
S5(00100000)-->S5(00100000): xxx0
S5(00100000)-->S6(01000000): xxx1
S6(01000000)-->S6(01000000): xxx0
S6(01000000)-->S7(10000000): xxx1
S7(10000000)-->S7(10000000): xxx0
S7(10000000)-->S0(00000001): xxx1

Executing : FSM inference successfully. Time elapsed: 0.038s wall, 0.031s user + 0.000s system = 0.031s CPU (83.1%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N2 (bmsWIDEMUX).
I: Constant propagation done on N3 (bmsWIDEMUX).
I: Constant propagation done on N51 (bmsWIDEMUX).
I: Constant propagation done on N4 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N139 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N109 (bmsWIDEINV).
I: Constant propagation done on N10[7] (bmsWIDEMUX).
I: Constant propagation done on N82[7] (bmsWIDEMUX).
I: Constant propagation done on N116 (bmsREDAND).
I: Constant propagation done on N115 (bmsREDAND).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.040s wall, 0.031s user + 0.016s system = 0.047s CPU (118.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:7s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Jul 26 21:19:18 2025
Action compile: Peak memory pool usage is 144 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:7s
Action from compile to compile: Total CPU time elapsed is 0h:0m:2s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:2s
Process "Compile" done.
File "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v" has been added to project successfully. 
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v". 
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v". 
E: Verilog-4005: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 39)] Syntax error near x12
E: Verilog-4109: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 37)] Declarations is not allowed in unnamed block
E: Parsing ERROR.
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v". 


Process "Compile" started.
Current time: Sat Jul 26 21:38:14 2025
Compiling architecture definition.
Analyzing project file 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/FPGA_mask.pds'.
License checkout: fabric_ads from D:\FPGA\new_pds_b025aa8008d1.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 1)] Analyzing module mask_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 1)] Analyzing module cmos_data_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v(line number: 1)] Analyzing module rgb2gray (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v(line number: 1)] Analyzing module dvp_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v(line number: 2)] Analyzing module cmos_tailor (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v(line number: 2)] Analyzing module cmos_capture_data (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v(line number: 2)] Analyzing module ov7725_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v(line number: 2)] Analyzing module i2c_ov7725_rgb565_cfg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v(line number: 2)] Analyzing module i2c_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v(line number: 1)] Analyzing module i2c_slave (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v successfully.
I: Module "mask_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.961s wall, 0.016s user + 0.000s system = 0.016s CPU (0.5%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 1)] Elaborating module mask_top
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 24)] Elaborating instance u_i2c_slave
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v(line number: 1)] Elaborating module i2c_slave
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 61)] Elaborating instance u_cmos_data_top
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 1)] Elaborating module cmos_data_top
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 35)] Elaborating instance u_cmos_tailor
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v(line number: 2)] Elaborating module cmos_tailor
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 53)] Elaborating instance u_cmos_capture_data
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v(line number: 2)] Elaborating module cmos_capture_data
I: Module instance {mask_top/u_cmos_data_top/u_cmos_capture_data} parameter value:
    WAIT_FRAME = 4'b1010
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 66)] Elaborating instance u_rgb2gray
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v(line number: 1)] Elaborating module rgb2gray
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 80)] Elaborating instance u_dvp_tx
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v(line number: 1)] Elaborating module dvp_tx
Executing : rtl-elaborate successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (95.4%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.013s wall, 0.016s user + 0.000s system = 0.016s CPU (117.1%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2000: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v(line number: 37)] Removed register node u_dvp_tx/cnt[3] that is stuck at constant 0.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.267s wall, 0.141s user + 0.125s system = 0.266s CPU (99.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (128.3%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N83 N115 N134 N149 
S0(000)-->S1(001): xx1x
S1(001)-->S0(000): 1xx0
S1(001)-->S2(010): 10x1
S2(010)-->S3(011): x0xx
S3(011)-->S4(100): 10xx
S4(100)-->S5(101): x0xx
S5(101)-->S6(110): 10xx
S6(110)-->S0(000): xxxx
S4(100)-->S0(000): x1xx
S5(101)-->S0(000): x1xx
S6(110)-->S0(000): x1xx
S2(010)-->S0(000): x1xx
S3(011)-->S0(000): x1xx
S6(110)-->S0(000): x1xx
S1(001)-->S0(000): x1xx
S3(011)-->S0(000): x1xx
S5(101)-->S0(000): x1xx

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N167 data_valid_i 
S0(0001)-->S1(0010): x1
S1(0010)-->S2(0100): 1x
S2(0100)-->S1(0010): 11
S2(0100)-->S0(0001): 10

Executing : FSM inference successfully. Time elapsed: 0.027s wall, 0.000s user + 0.031s system = 0.031s CPU (115.2%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N2 (bmsWIDEMUX).
I: Constant propagation done on N3 (bmsWIDEMUX).
I: Constant propagation done on N51 (bmsWIDEMUX).
I: Constant propagation done on N4 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N139 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N109 (bmsWIDEINV).
I: Constant propagation done on N10[7] (bmsWIDEMUX).
I: Constant propagation done on N82[7] (bmsWIDEMUX).
I: Constant propagation done on N116 (bmsREDAND).
I: Constant propagation done on N115 (bmsREDAND).
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.027s wall, 0.016s user + 0.000s system = 0.016s CPU (57.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:7s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Jul 26 21:38:20 2025
Action compile: Peak memory pool usage is 143 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:7s
Action from compile to compile: Total CPU time elapsed is 0h:0m:2s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:2s
Process "Compile" done.
Parse module hierarchy of project 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v". 


Process "Compile" started.
Current time: Sat Jul 26 22:00:27 2025
Compiling architecture definition.
Analyzing project file 'D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/FPGA_mask.pds'.
License checkout: fabric_ads from D:\FPGA\new_pds_b025aa8008d1.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 1)] Analyzing module mask_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 1)] Analyzing module cmos_data_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v(line number: 1)] Analyzing module rgb2gray (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v(line number: 1)] Analyzing module dvp_tx (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v(line number: 2)] Analyzing module cmos_tailor (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v(line number: 2)] Analyzing module cmos_capture_data (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v(line number: 2)] Analyzing module ov7725_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/7725_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v(line number: 2)] Analyzing module i2c_ov7725_rgb565_cfg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_cfg.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v(line number: 2)] Analyzing module i2c_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v
I: Verilog-0001: Analyzing file D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v
I: Verilog-0002: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v(line number: 1)] Analyzing module i2c_slave (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask} D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v successfully.
I: Module "mask_top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.757s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 1)] Elaborating module mask_top
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 24)] Elaborating instance u_i2c_slave
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/iic_slave.v(line number: 1)] Elaborating module i2c_slave
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 61)] Elaborating instance u_cmos_data_top
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 1)] Elaborating module cmos_data_top
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 35)] Elaborating instance u_cmos_tailor
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/data_tailor.v(line number: 2)] Elaborating module cmos_tailor
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 53)] Elaborating instance u_cmos_capture_data
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/cmos_capture.v(line number: 2)] Elaborating module cmos_capture_data
I: Module instance {mask_top/u_cmos_data_top/u_cmos_capture_data} parameter value:
    WAIT_FRAME = 4'b1010
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/camera_data.v(line number: 66)] Elaborating instance u_rgb2gray
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/rgb2gary.v(line number: 1)] Elaborating module rgb2gray
I: Verilog-0004: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/mask_top.v(line number: 80)] Elaborating instance u_dvp_tx
I: Verilog-0003: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v(line number: 1)] Elaborating module dvp_tx
Executing : rtl-elaborate successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (107.5%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.019s wall, 0.016s user + 0.016s system = 0.031s CPU (164.6%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2000: [D:/FPGA/UARTINTEREARCTION/FPGA_k230/FPGA_mask/source/dvp_sender.v(line number: 37)] Removed register node u_dvp_tx/cnt[3] that is stuck at constant 0.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.290s wall, 0.188s user + 0.078s system = 0.266s CPU (91.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.019s wall, 0.016s user + 0.016s system = 0.031s CPU (161.2%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
FSM state_fsm[2:0] STG:
Number of reachable states: 7
Input nets: N18 N31 N436 bit_cnt[2:0] shift_reg[0] 
S0(000)-->S0(000): 0xxxxxx
S0(000)-->S1(001): 1xxxxxx
S1(001)-->S1(001): x00xxxx
S1(001)-->S1(001): x0x0xxx
S1(001)-->S1(001): x0xx0xx
S1(001)-->S1(001): x0xxx0x
S1(001)-->S2(010): xx1111x
S2(010)-->S2(010): x00xxxx
S2(010)-->S3(011): xx1xxx0
S3(011)-->S3(011): x00xxxx
S3(011)-->S3(011): x0x0xxx
S3(011)-->S3(011): x0xx0xx
S3(011)-->S3(011): x0xxx0x
S3(011)-->S4(100): xx1111x
S4(100)-->S4(100): x00xxxx
S4(100)-->S5(101): xx1xxxx
S5(101)-->S5(101): x00xxxx
S5(101)-->S5(101): x0x0xxx
S5(101)-->S5(101): x0xx0xx
S5(101)-->S5(101): x0xxx0x
S5(101)-->S6(110): xx1111x
S6(110)-->S0(000): xx1xxxx
S6(110)-->S6(110): x00xxxx
S6(110)-->S0(000): x1xxxxx
S4(100)-->S0(000): x10xxxx
S5(101)-->S0(000): x10xxxx
S6(110)-->S0(000): x10xxxx
S2(010)-->S0(000): xx1xxx1
S6(110)-->S0(000): xx1xxx1
S2(010)-->S0(000): x10xxxx
S3(011)-->S0(000): x10xxxx
S6(110)-->S0(000): x10xxxx
S1(001)-->S0(000): x10xxxx
S3(011)-->S0(000): x10xxxx
S5(101)-->S0(000): x10xxxx
S1(001)-->S0(000): x1x0xxx
S3(011)-->S0(000): x1x0xxx
S5(101)-->S0(000): x1x0xxx
S1(001)-->S0(000): x1xx0xx
S3(011)-->S0(000): x1xx0xx
S5(101)-->S0(000): x1xx0xx
S1(001)-->S0(000): x1xxx0x
S3(011)-->S0(000): x1xxx0x
S5(101)-->S0(000): x1xxx0x

I: FSM state_fsm[3:0] inferred.
FSM state_fsm[3:0] STG:
Number of reachable states: 3
Input nets: N167 data_valid_i 
S0(0001)-->S1(0010): x1
S1(0010)-->S2(0100): 1x
S2(0100)-->S1(0010): 11
S2(0100)-->S0(0001): 10

Executing : FSM inference successfully. Time elapsed: 0.036s wall, 0.031s user + 0.000s system = 0.031s CPU (87.5%)

Start sdm2adm.
W: Loop was found during constant probe.
I: Constant propagation done on N2 (bmsWIDEMUX).
I: Constant propagation done on N3 (bmsWIDEMUX).
I: Constant propagation done on N51 (bmsWIDEMUX).
I: Constant propagation done on N4 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N139 (bmsWIDEMUX).
W: Loop was found during constant probe.
I: Constant propagation done on N109 (bmsWIDEINV).
I: Constant propagation done on N10[7] (bmsWIDEMUX).
I: Constant propagation done on N82[7] (bmsWIDEMUX).
I: Constant propagation done on N116 (bmsREDAND).
I: Constant propagation done on N115 (bmsREDAND).
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.028s wall, 0.031s user + 0.000s system = 0.031s CPU (112.8%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:7s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Sat Jul 26 22:00:33 2025
Action compile: Peak memory pool usage is 144 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:7s
Action from compile to compile: Total CPU time elapsed is 0h:0m:2s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:2s
Process "Compile" done.
