# do Dec2_4En_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera_lite/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 11:56:00 on Apr 29,2017
# vcom -reportprogress 300 -93 -work work C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 11:56:01 on Apr 29,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En_Tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 11:57:02 on Apr 29,2017
# vcom -reportprogress 300 -work work C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity Dec2_4En
# End time: 11:57:02 on Apr 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En_Tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 11:57:05 on Apr 29,2017
# vcom -reportprogress 300 -work work C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity Dec2_4En
# End time: 11:57:05 on Apr 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim +altera -l msim_transcript -do Dec2_4En_run_msim_rtl_vhdl.do work.dec2_4en_tb
# vsim "+altera" -l msim_transcript -do "Dec2_4En_run_msim_rtl_vhdl.do" work.dec2_4en_tb 
# Start time: 11:57:37 on Apr 29,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.dec2_4en_tb(stimulus)
# Loading work.dec2_4en(behavioral)
# do Dec2_4En_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 11:57:42 on Apr 29,2017
# vcom -reportprogress 300 -93 -work work C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 11:57:42 on Apr 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
run -continue
vcom -reportprogress 300 -work work {C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En_Tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 11:58:37 on Apr 29,2017
# vcom -reportprogress 300 -work work C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity Dec2_4En
# End time: 11:58:37 on Apr 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En_Tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 11:58:39 on Apr 29,2017
# vcom -reportprogress 300 -work work C:/Users/xXxpussylordswagxXx/Documents/merdas da uni/LSD/teste/aula7/parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading package NUMERIC_STD
# -- Loading entity Dec2_4En
# End time: 11:58:39 on Apr 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.dec2_4en_tb(stimulus)
# End time: 11:59:18 on Apr 29,2017, Elapsed time: 0:01:41
# Errors: 0, Warnings: 0
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 11:59:18 on Apr 29,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.dec2_4en_tb(stimulus)
# Loading work.dec2_4en(behavioral)
add wave -position end  sim:/dec2_4en_tb/s_enable
add wave -position end  sim:/dec2_4en_tb/s_inputs
add wave -position end  sim:/dec2_4en_tb/s_outputs
run -all
# Break key hit
# Simulation stop requested.
# End time: 12:01:39 on Apr 29,2017, Elapsed time: 0:02:21
# Errors: 0, Warnings: 0
