<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="OricinFPGA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FILE_LOG_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FILE_LOG_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ORIC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ORIC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ORIC.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ORIC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memmap_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simul_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="simul_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="simul_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="simul_test_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ula_log_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1324894412" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1324894412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1324894412" xil_pn:in_ck="6316734020865723497" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1324894412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DISP_HEX.vhd"/>
      <outfile xil_pn:name="DISP_UNIT.vhd"/>
      <outfile xil_pn:name="SRAM.vhd"/>
      <outfile xil_pn:name="STOP_WATCH.vhd"/>
      <outfile xil_pn:name="ULA_LOG.vhd"/>
      <outfile xil_pn:name="addmemux.vhd"/>
      <outfile xil_pn:name="ay3819x.vhd"/>
      <outfile xil_pn:name="ctrlseq.vhd"/>
      <outfile xil_pn:name="dac.vhd"/>
      <outfile xil_pn:name="file_log.vhd"/>
      <outfile xil_pn:name="gen_clk.vhd"/>
      <outfile xil_pn:name="gen_env.vhd"/>
      <outfile xil_pn:name="iodecode.vhd"/>
      <outfile xil_pn:name="keyboard.vhd"/>
      <outfile xil_pn:name="keymap.vhd"/>
      <outfile xil_pn:name="keymatrix.vhd"/>
      <outfile xil_pn:name="m6522.vhd"/>
      <outfile xil_pn:name="manage_amplitude.vhd"/>
      <outfile xil_pn:name="memmap.vhd"/>
      <outfile xil_pn:name="noise_generator.vhd"/>
      <outfile xil_pn:name="oa_test.vhd"/>
      <outfile xil_pn:name="oricatmos.vhd"/>
      <outfile xil_pn:name="pack_oric_xilinx_prims.vhd"/>
      <outfile xil_pn:name="pack_oricatmos.vhd"/>
      <outfile xil_pn:name="pack_t65.vhd"/>
      <outfile xil_pn:name="pack_ula.vhd"/>
      <outfile xil_pn:name="ps2key.vhd"/>
      <outfile xil_pn:name="psg_log.vhd"/>
      <outfile xil_pn:name="rom_oa.vhd"/>
      <outfile xil_pn:name="simul_test.vhd"/>
      <outfile xil_pn:name="t65.vhd"/>
      <outfile xil_pn:name="t65_MCode.vhd"/>
      <outfile xil_pn:name="t65_alu.vhd"/>
      <outfile xil_pn:name="tone_generator.vhd"/>
      <outfile xil_pn:name="txt_util.vhd"/>
      <outfile xil_pn:name="ula.vhd"/>
      <outfile xil_pn:name="vag.vhd"/>
      <outfile xil_pn:name="video.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1324894412" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-623724164505690369" xil_pn:start_ts="1324894412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1324894412" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5541081177768733925" xil_pn:start_ts="1324894412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1324894412" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3832308785315811670" xil_pn:start_ts="1324894412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1324894412" xil_pn:in_ck="6316734020865723497" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1324894412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DISP_HEX.vhd"/>
      <outfile xil_pn:name="DISP_UNIT.vhd"/>
      <outfile xil_pn:name="SRAM.vhd"/>
      <outfile xil_pn:name="STOP_WATCH.vhd"/>
      <outfile xil_pn:name="ULA_LOG.vhd"/>
      <outfile xil_pn:name="addmemux.vhd"/>
      <outfile xil_pn:name="ay3819x.vhd"/>
      <outfile xil_pn:name="ctrlseq.vhd"/>
      <outfile xil_pn:name="dac.vhd"/>
      <outfile xil_pn:name="file_log.vhd"/>
      <outfile xil_pn:name="gen_clk.vhd"/>
      <outfile xil_pn:name="gen_env.vhd"/>
      <outfile xil_pn:name="iodecode.vhd"/>
      <outfile xil_pn:name="keyboard.vhd"/>
      <outfile xil_pn:name="keymap.vhd"/>
      <outfile xil_pn:name="keymatrix.vhd"/>
      <outfile xil_pn:name="m6522.vhd"/>
      <outfile xil_pn:name="manage_amplitude.vhd"/>
      <outfile xil_pn:name="memmap.vhd"/>
      <outfile xil_pn:name="noise_generator.vhd"/>
      <outfile xil_pn:name="oa_test.vhd"/>
      <outfile xil_pn:name="oricatmos.vhd"/>
      <outfile xil_pn:name="pack_oric_xilinx_prims.vhd"/>
      <outfile xil_pn:name="pack_oricatmos.vhd"/>
      <outfile xil_pn:name="pack_t65.vhd"/>
      <outfile xil_pn:name="pack_ula.vhd"/>
      <outfile xil_pn:name="ps2key.vhd"/>
      <outfile xil_pn:name="psg_log.vhd"/>
      <outfile xil_pn:name="rom_oa.vhd"/>
      <outfile xil_pn:name="simul_test.vhd"/>
      <outfile xil_pn:name="t65.vhd"/>
      <outfile xil_pn:name="t65_MCode.vhd"/>
      <outfile xil_pn:name="t65_alu.vhd"/>
      <outfile xil_pn:name="tone_generator.vhd"/>
      <outfile xil_pn:name="txt_util.vhd"/>
      <outfile xil_pn:name="ula.vhd"/>
      <outfile xil_pn:name="vag.vhd"/>
      <outfile xil_pn:name="video.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1324894417" xil_pn:in_ck="6316734020865723497" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="589917253963545191" xil_pn:start_ts="1324894412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="simul_test_beh.prj"/>
      <outfile xil_pn:name="simul_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1324894418" xil_pn:in_ck="-280243908413541662" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6660432983106578295" xil_pn:start_ts="1324894417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="simul_test_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
