verilog work "../p6_v/p6_W_Reg.v"
