// $Id: $
// File name:   counter.sv
// Created:     2/14/2017
// Author:      Kunwar Digraj Singh Jain
// Lab Section: 5
// Version:     1.0  Initial Design Entry
// Description: Counter till 1000

module counter (
	input wire	clk,
			n_reset,
			cnt_up,
			clear,
	output wire	one_k_samples
);

	flex_counter #(10) IN1 (.clk(clk), .n_rst(n_reset), .clear(clear), .count_enable(cnt_up), .rollover_val(1000), .rollover_flag(one_k_samples)) ;

endmodule
