INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KMUTT/FIBO/year 3/1/MBED/FPGA/Timer/Timer.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/KMUTT/FIBO/year 3/1/MBED/FPGA/Timer/Timer.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_test
