
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 8.62 seconds, memory usage 1841492kB, peak memory usage 1841492kB (SOL-9)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
go analyze
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
main.v1
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
Source file analysis completed (CIN-68)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
solution remove -solution main.v1
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
# Info: Completed transformation 'analyze' on solution 'solution.v8': elapsed time 8.39 seconds, memory usage 1709812kB, peak memory usage 1775348kB (SOL-9)
# Info: Starting transformation 'analyze' on solution 'solution.v8' (SOL-8)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
go analyze
# Info: Branching solution 'solution.v8' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
go new
Input file has changed
solution file set {$PROJECT_HOME/Catapult_example/example.cpp} -updated
# Info: Completed transformation 'analyze' on solution 'solution.v7': elapsed time 7.83 seconds, memory usage 1709812kB, peak memory usage 1709812kB (SOL-9)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
# Info: Branching solution 'solution.v7' at state 'new' (PRJ-2)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
# Info: Starting transformation 'analyze' on solution 'solution.v7' (SOL-8)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
Source file analysis completed (CIN-68)
go analyze
go new
Input file has changed
solution file set {$PROJECT_HOME/Catapult_example/example.cpp} -updated
# Info: Completed transformation 'analyze' on solution 'solution.v6': elapsed time 7.42 seconds, memory usage 1709812kB, peak memory usage 1709812kB (SOL-9)
# Info: Branching solution 'solution.v6' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
go analyze
go new
Input file has changed
solution file set {$PROJECT_HOME/Catapult_example/example.cpp} -updated
# Info: Completed transformation 'analyze' on solution 'solution.v5': elapsed time 6.61 seconds, memory usage 1709812kB, peak memory usage 1709812kB (SOL-9)
Source file analysis completed (CIN-68)
go analyze
# Info: Branching solution 'solution.v5' at state 'new' (PRJ-2)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Starting transformation 'analyze' on solution 'solution.v5' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
go new
Input file has changed
solution file set {$PROJECT_HOME/Catapult_example/example.cpp} -updated
# Info: Completed transformation 'analyze' on solution 'solution.v4': elapsed time 6.33 seconds, memory usage 1709812kB, peak memory usage 1709812kB (SOL-9)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
go analyze
# Info: Branching solution 'solution.v4' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v4' (SOL-8)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
# Info: Completed transformation 'new' on solution 'solution.v3': elapsed time 5.78 seconds, memory usage 1709812kB, peak memory usage 1709812kB (SOL-9)
# Error: call of an object of a class type without appropriate operator() or conversion functions to pointer-to-function type (CRD-980)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
go analyze
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
# Info: Branching solution 'solution.v3' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v3' (SOL-8)
solution file set {$PROJECT_HOME/Catapult_example/example.cpp} -updated
Input file has changed
# Error: Compilation aborted (CIN-5)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
# Error: go analyze: Failed analyze
# Error: call of an object of a class type without appropriate operator() or conversion functions to pointer-to-function type (CRD-980)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: no operator ">=" matches these operands (CRD-349)
solution file set {$PROJECT_HOME/Catapult_example/example.cpp} -updated
# Error: expression must be a modifiable lvalue (CRD-137)
go analyze
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Info: Completed transformation 'new' on solution 'solution.v2': elapsed time 5.57 seconds, memory usage 1644276kB, peak memory usage 1644276kB (SOL-9)
# Error: Compilation aborted (CIN-5)
Input file has changed
# Error: go analyze: Failed analyze
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
# Error:             operand types are: ac_ieee_float32 >= ac_ieee_float32 () (CRD-349)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
Input file has changed
# Error: go analyze: Failed analyze
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
# Error: call of an object of a class type without appropriate operator() or conversion functions to pointer-to-function type (CRD-980)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: call of an object of a class type without appropriate operator() or conversion functions to pointer-to-function type (CRD-980)
solution file set {$PROJECT_HOME/Catapult_example/example.cpp} -updated
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
solution remove -solution solution.v2
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
go analyze
solution.v2
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 5.35 seconds, memory usage 1644276kB, peak memory usage 1644276kB (SOL-9)
# Error: Compilation aborted (CIN-5)
solution.v1
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
# Info: Completed transformation 'new' on solution 'solution.v2': elapsed time 5.33 seconds, memory usage 1578740kB, peak memory usage 1578784kB (SOL-9)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
solution file set {$PROJECT_HOME/Catapult_example/example.cpp} -updated
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Input file has changed
# Error: call of an object of a class type without appropriate operator() or conversion functions to pointer-to-function type (CRD-980)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
solution remove -solution solution.v1
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
go analyze
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
go analyze
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
solution.v2
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
solution remove -solution solution.v2
solution file set {$PROJECT_HOME/Catapult_example/example.cpp} -updated
Input file has changed
# Error: Compilation aborted (CIN-5)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 4.86 seconds, memory usage 1578740kB, peak memory usage 1578784kB (SOL-9)
# Error: call of an object of a class type without appropriate operator() or conversion functions to pointer-to-function type (CRD-980)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
# Error: Compilation aborted (CIN-5)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Error: call of an object of a class type without appropriate operator() or conversion functions to pointer-to-function type (CRD-980)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v2': elapsed time 4.57 seconds, memory usage 1578740kB, peak memory usage 1578784kB (SOL-9)
solution file set {$PROJECT_HOME/Catapult_example/example.cpp} -updated
Input file has changed
# Error: Compilation aborted (CIN-5)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v2': elapsed time 4.53 seconds, memory usage 1578740kB, peak memory usage 1578784kB (SOL-9)
# Error: identifier "s" is undefined (CRD-20)
solution remove -solution solution.v1
# Error: identifier "s" is undefined (CRD-20)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
go analyze
solution.v1
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Error: call of an object of a class type without appropriate operator() or conversion functions to pointer-to-function type (CRD-980)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
go analyze
solution remove -solution main.v1 -delete
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
go analyze
main.v1
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 4.48 seconds, memory usage 1578784kB, peak memory usage 1578784kB (SOL-9)
# Error:             operand types are: ac_ieee_float32 >= double (CRD-349)
solution file set {$PROJECT_HOME/Catapult_example/example.cpp} -updated
# Error: no operator ">=" matches these operands (CRD-349)
Input file has changed
# Error: identifier "s" is undefined (CRD-20)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
# Error: identifier "s" is undefined (CRD-20)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Error: Compilation aborted (CIN-5)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
# Error: call of an object of a class type without appropriate operator() or conversion functions to pointer-to-function type (CRD-980)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 3.93 seconds, memory usage 1579288kB, peak memory usage 1579288kB (SOL-9)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
Source file analysis completed (CIN-68)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: no suitable conversion function from "ac_ieee_float<binary32>" to "float" exists (CRD-413)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.74 seconds, memory usage 1579288kB, peak memory usage 1579288kB (SOL-9)
# Error: Compilation aborted (CIN-5)
go analyze
# Error: go analyze: Failed analyze
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
# Error: expression must have class type (CRD-153)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: no suitable conversion function from "ac_ieee_float<binary32>" to "float" exists (CRD-413)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
# Error: go analyze: Failed analyze
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.56 seconds, memory usage 1579288kB, peak memory usage 1579288kB (SOL-9)
# Error: Compilation aborted (CIN-5)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
go analyze
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Error: argument of type "int" is incompatible with template parameter of type "ac_ieee_float_format" (CRD-458)
# Error: too many arguments for class template "ac_ieee_float" (CRD-443)
# Error: argument of type "int" is incompatible with template parameter of type "ac_ieee_float_format" (CRD-458)
# Error: too many arguments for class template "ac_ieee_float" (CRD-443)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: argument of type "int" is incompatible with template parameter of type "ac_ieee_float_format" (CRD-458)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.38 seconds, memory usage 1579288kB, peak memory usage 1579288kB (SOL-9)
# Error: Compilation aborted (CIN-5)
go analyze
# Error: go analyze: Failed analyze
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
# Error: too many arguments for class template "ac_ieee_float" (CRD-443)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.45 seconds, memory usage 1579288kB, peak memory usage 1579288kB (SOL-9)
# Error: Compilation aborted (CIN-5)
go analyze
# Error: go analyze: Failed analyze
# Error: argument of type "int" is incompatible with template parameter of type "ac_ieee_float_format" (CRD-458)
# Error: no suitable conversion function from "ac_ieee_float<<error-constant>>" to "float" exists (CRD-413)
# Error: no instance of overloaded function "ac::copy_bits" matches the argument list (CRD-304)
# Error: argument of type "int" is incompatible with template parameter of type "ac_ieee_float_format" (CRD-458)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Error: argument of type "int" is incompatible with template parameter of type "ac_ieee_float_format" (CRD-458)
# Error:             instantiation of "void ac_std_float<W, E>::set_data(const ac_int<W, true> &, bool, bool) [with W=<error-constant>, E=<error-constant>]" at line 1430 (CRD-312)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error:             instantiation of "bool ac_std_float<W, E>::isinf() const [with W=<error-constant>, E=<error-constant>]" at line 656 (CRD-312)
# Error:             instantiation of "ac_ieee_float<Format> ac_ieee_float<Format>::operator-(const ac_ieee_float<Format> &) const [with Format=<error-constant>]" at line 13 of "/home/dirren/Catapult/Catapult_example/example.cpp" (CRD-312)
# Error:             instantiation of "ac_ieee_float_base<Format>::helper_t ac_ieee_float_base<Format>::to_helper_t() const [with Format=<error-constant>]" at line 1910 (CRD-312)
# Error:             instantiation of "ac_ieee_float<Format> ac_ieee_float<Format>::operator-(const ac_ieee_float<Format> &) const [with Format=<error-constant>]" at line 13 of "/home/dirren/Catapult/Catapult_example/example.cpp" (CRD-312)
# Error:             instantiation of "ac_ieee_float_base<Format>::helper_t ac_ieee_float_base<Format>::to_helper_t() const [with Format=<error-constant>]" at line 1910 (CRD-312)
# Error:           detected during: (CRD-312)
# Error: no suitable user-defined conversion from "const ac_int<<error-constant>, true>" to "ac_int<<error-constant>, false>" exists (CRD-312)
Pragma 'hls_design<>' detected on routine 'ac::fx_div<8>' (CIN-6)
# Error:             instantiation of "ac_ieee_float<Format> ac_ieee_float<Format>::operator-(const ac_ieee_float<Format> &) const [with Format=<error-constant>]" at line 13 of "/home/dirren/Catapult/Catapult_example/example.cpp" (CRD-304)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
# Error:             argument types are: (const ac_int<<error-constant>, true>, <error-type>) (CRD-304)
# Error: no instance of overloaded function "ac::copy_bits" matches the argument list (CRD-304)
# Error:             instantiation of "ac_ieee_float_base<Format>::ac_ieee_float_base(const ac_ieee_float_base<Format>::helper_t &) [with Format=<error-constant>]" at line 1910 (CRD-304)
# Error:           detected during: (CRD-304)
# Error:             operand types are: ac_int<<error-constant>, true> != int (CRD-349)
# Error: no operator "!=" matches these operands (CRD-349)
# Error:             instantiation of "bool ac_std_float<W, E>::isfinite() const [with W=<error-constant>, E=<error-constant>]" at line 678 (CRD-349)
# Error:           detected during: (CRD-349)
# Error:           detected during: (CRD-304)
# Error:             argument types are: (const <error-type>, ac_int<<error-constant>, true> *) (CRD-304)
# Error:             instantiation of "ac_ieee_float<Format> ac_ieee_float<Format>::operator-(const ac_ieee_float<Format> &) const [with Format=<error-constant>]" at line 13 of "/home/dirren/Catapult/Catapult_example/example.cpp" (CRD-304)
# Error:             instantiation of "ac_ieee_float_base<Format>::helper_t ac_ieee_float_base<Format>::to_helper_t() const [with Format=<error-constant>]" at line 1910 (CRD-304)
# Error:           detected during: (CRD-312)
# Error: no suitable user-defined conversion from "const ac_int<<error-constant>, true>" to "ac_int<<error-constant>, false>" exists (CRD-312)
# Error:             instantiation of "void ac_std_float<W, E>::set_data(const ac_int<W, true> &, bool, bool) [with W=<error-constant>, E=<error-constant>]" at line 1430 (CRD-312)
# Error:             instantiation of "bool ac_std_float<W, E>::isnan() const [with W=<error-constant>, E=<error-constant>]" at line 654 (CRD-312)
# Error:             instantiation of "void ac_std_float<W, E>::set_data(const ac_int<W, true> &, bool, bool) [with W=<error-constant>, E=<error-constant>]" at line 1430 (CRD-349)
# Error:             instantiation of "bool ac_std_float<W, E>::isnan() const [with W=<error-constant>, E=<error-constant>]" at line 654 (CRD-349)
# Error:             instantiation of "ac_ieee_float<Format> ac_ieee_float<Format>::operator-(const ac_ieee_float<Format> &) const [with Format=<error-constant>]" at line 13 of "/home/dirren/Catapult/Catapult_example/example.cpp" (CRD-349)
# Error:             instantiation of "ac_ieee_float_base<Format>::helper_t ac_ieee_float_base<Format>::to_helper_t() const [with Format=<error-constant>]" at line 1910 (CRD-349)
# Error: Compilation aborted (CIN-5)
go analyze
# Error: go analyze: Failed analyze
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: cannot open source file "ac_ieee_float.h" (CRD-1696)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.02 seconds, memory usage 1448216kB, peak memory usage 1448508kB (SOL-9)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: ac_ieee_float is not a template (CRD-864)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 1.55 seconds, memory usage 1448216kB, peak memory usage 1448508kB (SOL-9)
# Error: Compilation aborted (CIN-5)
go analyze
# Error: go analyze: Failed analyze
# Error: ac_ieee_float is not a template (CRD-864)
# Error: ac_ieee_float is not a template (CRD-864)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 1.65 seconds, memory usage 1448216kB, peak memory usage 1448508kB (SOL-9)
# Error: identifier "sub" is undefined (CRD-20)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: Compilation aborted (CIN-5)
go analyze
# Error: go analyze: Failed analyze
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: go analyze: Failed analyze
# Warning: parsing restarts here after previous syntax error (CRD-12)
# Error: expected a ";" (CRD-65)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: identifier "sub" is undefined (CRD-20)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 1.67 seconds, memory usage 1448216kB, peak memory usage 1448508kB (SOL-9)
# Error: Compilation aborted (CIN-5)
go analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 1.62 seconds, memory usage 1448216kB, peak memory usage 1448508kB (SOL-9)
# Error: Compilation aborted (CIN-5)
go analyze
# Error: go analyze: Failed analyze
# Error:             operand types are: ac_float<23, 1, 8, AC_TRN> - ac_float<23, 1, 8, AC_TRN> (CRD-349)
# Error: no operator "-" matches these operands (CRD-349)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
go analyze
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 1.49 seconds, memory usage 1448216kB, peak memory usage 1448508kB (SOL-9)
# Error: too few arguments for class template "ac_float" (CRD-442)
# Error: too few arguments for class template "ac_float" (CRD-442)
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: too few arguments for class template "ac_float" (CRD-442)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: Compilation aborted (CIN-5)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
File '$PROJECT_HOME/Catapult_example/example.cpp' saved
# Error: too few arguments for class template "ac_float" (CRD-442)
# Error: go analyze: Failed analyze
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
go analyze
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 1.44 seconds, memory usage 1448216kB, peak memory usage 1448508kB (SOL-9)
# Error: Compilation aborted (CIN-5)
# Error: identifier "example" is undefined (CRD-20)
# Error: too few arguments for class template "ac_float" (CRD-442)
# Warning: last line of file ends without a newline (CRD-1)
# Error: too few arguments for class template "ac_float" (CRD-442)
project save
Pragma 'hls_design<>' detected on routine 'example' (CIN-6)
Moving session transcript to file "/home/dirren/Catapult/catapult.log"
Pragma 'hls_design<top>' detected on routine 'main' (CIN-6)
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 1.76 seconds, memory usage 1448508kB, peak memory usage 1448508kB (SOL-9)
# Error: Compilation aborted (CIN-5)
# Error: too few arguments for class template "ac_float" (CRD-442)
# Error: identifier "example" is undefined (CRD-20)
go analyze
# Warning: last line of file ends without a newline (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
go analyze
# Error: go analyze: Failed analyze
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/dirren/Catapult/Catapult_example/example.cpp (CIN-69)
# Error: too few arguments for class template "ac_float" (CRD-442)
solution file add ./Catapult_example/example.cpp
# Error: too few arguments for class template "ac_float" (CRD-442)
Saving project file '/home/dirren/Catapult/Catapult_example.ccs'. (PRJ-5)
/INPUTFILES/1

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'main.v2': elapsed time 2.60 seconds, memory usage 1841492kB, peak memory usage 1841492kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 2, Real ops = 1, Vars = 3 (SOL-21)
Design 'main' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Channel 'A' is never driven. (OPT-3)
# Warning: channel 'B' is never used. (OPT-4)
# Warning: Unused sub-design '/main/example' has been removed. (OPT-13)
# Warning: Channel 'B' is never driven. (OPT-3)
Inlining member function 'ac_ieee_float<binary32>::operator+=' on object 'out' (CIN-64)
Inlining routine 'operator!=<8, true>' (CIN-14)
Inlining member function 'ac_ieee_float_base<binary32>::to_helper_t' on object 'out' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::operator+' on object 'out' (CIN-64)
Inlining routine 'operator!=<8, true>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::isfinite' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::isfinite' on object 'return' (CIN-64)
# Info: CDesignChecker Shell script written to '/home/dirren/Catapult/Catapult_example/main.v2/CDesignChecker/design_checker.sh'
Inlining member function 'ac_std_float<32, 8>::isnan' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator+' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'x' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::to_helper_t' on object 'd' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::extract' on object 'return' (CIN-64)
Inlining routine 'operator==<8, true>' (CIN-14)
Inlining routine 'operator+<8, false>' (CIN-14)
Inlining routine 'operator==<8, true>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::add_generic<AC_RND_CONV, false>' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::add<AC_RND_CONV, false>' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::extract' on object 'return' (CIN-64)
Inlining routine 'ac_private::check_supported<AC_RND_CONV>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'r' (CIN-64)
INOUT port 'A' is only used as an input. (OPT-10)
Inlining routine 'operator<<=<28, 26, true, AC_TRN, AC_WRAP>' (CIN-14)
Optimizing block '/main/example' ... (CIN-4)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float<float>' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'r' (CIN-64)
INOUT port 'B' is only used as an input. (OPT-10)
Inlining routine 'operator<<<28, 26, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::data' on object 'return' (CIN-64)
Inlining routine 'operator+<8, false>' (CIN-14)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'ac_ieee_float_base:cctor' (CIN-64)
Inlining routine 'operator+<28, 26, true, AC_TRN, AC_WRAP, 25, true>' (CIN-14)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'return' (CIN-64)
Inlining routine 'operator>>=<28, 26, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 't' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 't' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::operator==' on object 'out' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::data' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float<float>' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining routine 'ac::copy_bits' (CIN-14)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining routine 'ac::copy_bits' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 't' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 't' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'x' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::to_helper_t' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::to_helper_t' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'x' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::operator>=' on object 'd' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::data' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::to_helper_t' on object 'out' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::to_helper_t' on object 'd' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::isfinite' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator!' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::isnan' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator!' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator!' on object 'return' (CIN-64)
# Warning: channel 'A' is never used. (OPT-4)
Inlining routine 'operator!=<8, true>' (CIN-14)
Optimizing block '/main' ... (CIN-4)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::isnan' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator==' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator==' on object 'return' (CIN-64)
Inlining routine 'operator!=<8, true>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::operator>=' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::isfinite' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::neg' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::neg' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::isnan' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::magnitude_lt' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::neg' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator!' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::neg' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::neg' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'x' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::to_helper_t' on object 'B' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'x' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::to_helper_t' on object 'A' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'x' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::add<AC_RND_CONV, false>' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Inlining routine 'ac_private::check_supported<AC_RND_CONV>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::add_generic<AC_RND_CONV, false>' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::sub<AC_RND_CONV, false>' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator-' on object 'return' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'r' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::operator-' on object 'return' (CIN-64)
Inlining routine 'operator+<8, false>' (CIN-14)
Inlining routine 'operator+<8, false>' (CIN-14)
Inlining routine 'operator>>=<28, 26, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<<28, 26, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator==<8, true>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::extract' on object 'return' (CIN-64)
Inlining routine 'operator==<8, true>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::extract' on object 'return' (CIN-64)
Generating synthesis internal form... (CIN-3)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'ac_ieee_float_base:cctor' (CIN-64)
# Info: Starting transformation 'compile' on solution 'main.v2' (SOL-8)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'return' (CIN-64)
Found design routine 'example' specified by directive (CIN-52)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float' on object 'return' (CIN-64)
Found design routine 'ac::fx_div<8>' specified by directive (CIN-52)
Inlining member function 'ac_std_float<32, 8>::data' on object 'return' (CIN-64)
Inlining routine 'operator<<=<28, 26, true, AC_TRN, AC_WRAP>' (CIN-14)
go compile
Inlining routine 'operator+<28, 26, true, AC_TRN, AC_WRAP, 25, true>' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 'r' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'r' (CIN-64)
Inlining routine 'ac::copy_bits' (CIN-14)
Inlining routine 'ac::copy_bits' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 't' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 't' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 't' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 't' (CIN-64)
Synthesizing routine 'main' (CIN-13)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'ac_ieee_float:cctor' (CIN-64)
Found top design routine 'main' specified by directive (CIN-52)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float<float>' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float<float>' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining routine 'main' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::data' on object 'ac_std_float:cctor' (CIN-64)
Inlining routine 'ac::copy_bits' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 't' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 't' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float<float>' on object 'out' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::data' on object 'ac_std_float:cctor' (CIN-64)
Synthesizing routine 'example' (CIN-13)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float<float>' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining routine 'example' (CIN-14)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'out' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::ac_ieee_float' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::data' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float_base<binary32>::ac_ieee_float_base' on object 'ac_ieee_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_ieee_float<binary32>::operator-' on object 'A' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::data' on object 'ac_std_float:cctor' (CIN-64)
Inlining routine 'ac::copy_bits' (CIN-14)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 'ac_std_float:cctor' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::set_data' on object 't' (CIN-64)
Inlining member function 'ac_std_float<32, 8>::ac_std_float' on object 't' (CIN-64)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 2, Real ops = 1, Vars = 3 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'main.v2': elapsed time 0.43 seconds, memory usage 1841492kB, peak memory usage 1841492kB (SOL-9)
solution library add nangate-45nm_beh -- -rtlsyntool DesignCompiler -vendor Nangate -technology 045nm
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Info: Starting transformation 'libraries' on solution 'main.v2' (SOL-8)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
go libraries

# Messages from "go assembly"

# Info: Completed transformation 'assembly' on solution 'main.v2': elapsed time 0.02 seconds, memory usage 1841492kB, peak memory usage 1841492kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 2, Real ops = 1, Vars = 3 (SOL-21)
/CLOCKS {clk {-CLOCK_PERIOD 5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'main.v2' (SOL-8)
go assembly

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 4, Real ops = 1, Vars = 4 (SOL-21)
# Info: Completed transformation 'loops' on solution 'main.v2': elapsed time 0.02 seconds, memory usage 1841492kB, peak memory usage 1841492kB (SOL-9)
# Info: Starting transformation 'loops' on solution 'main.v2' (SOL-8)
go architect
Loop '/main/core/main' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 4, Real ops = 1, Vars = 4 (SOL-21)
# Info: Completed transformation 'memories' on solution 'main.v2': elapsed time 0.02 seconds, memory usage 1841492kB, peak memory usage 1841492kB (SOL-9)
I/O-Port Resource '/main/return:rsc' (from var: return) mapped to 'ccs_ioport.ccs_out' (size: 32). (MEM-2)
# Info: Starting transformation 'memories' on solution 'main.v2' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'main.v2': elapsed time 0.01 seconds, memory usage 1841492kB, peak memory usage 1841492kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 4, Real ops = 1, Vars = 4 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'main.v2' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 4, Real ops = 1, Vars = 4 (SOL-21)
# Info: Completed transformation 'architect' on solution 'main.v2': elapsed time 0.02 seconds, memory usage 1841492kB, peak memory usage 1841492kB (SOL-9)
Design 'main' contains '1' real operations. (SOL-11)
# Info: Starting transformation 'architect' on solution 'main.v2' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 4, Real ops = 1, Vars = 4 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'main.v2': elapsed time 0.11 seconds, memory usage 1841492kB, peak memory usage 1841492kB (SOL-9)
Prescheduled LOOP '/main/core/main' (2 c-steps) (SCHD-7)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled SEQUENTIAL '/main/core' (total length 3 c-steps) (SCHD-8)
Prescheduled LOOP '/main/core/core:rlp' (1 c-steps) (SCHD-7)
# Info: Starting transformation 'allocate' on solution 'main.v2' (SOL-8)
go allocate
# Info: Select qualified components for data operations ... (CRAAS-3)
Performing concurrent resource allocation and scheduling on '/main/core' (CRAAS-1)
Netlist written to file 'schedule.gnt' (NET-4)
At least one feasible schedule exists. (CRAAS-9)
# Info: Initial schedule of SEQUENTIAL '/main/core': Latency = 1, Area (Datapath, Register, Total) = 0.00, 0.00, 0.00 (CRAAS-11)
Resource allocation and scheduling done. (CRAAS-2)
# Info: Final schedule of SEQUENTIAL '/main/core': Latency = 1, Area (Datapath, Register, Total) = 0.00, 0.00, 0.00 (CRAAS-12)

# Messages from "go schedule"

# Info: Design complexity at end of 'schedule': Total ops = 15, Real ops = 1, Vars = 9 (SOL-21)
# Info: Completed transformation 'schedule' on solution 'main.v2': elapsed time 0.17 seconds, memory usage 1841492kB, peak memory usage 1841492kB (SOL-9)
Report written to file 'cycle.rpt'
Global signal 'return:rsc.triosy.lz' added to design 'main' for component 'return:rsc.triosy:obj' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'main.v2' (SOL-8)
Global signal 'return:rsc.dat' added to design 'main' for component 'return:rsci' (LIB-3)
go extract
Performing concurrent resource allocation and scheduling on '/main/core' (CRAAS-1)

# Messages from "go dpfsm"

# Info: Completed transformation 'dpfsm' on solution 'main.v2': elapsed time 0.10 seconds, memory usage 1841492kB, peak memory usage 1841492kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 20, Real ops = 4, Vars = 14 (SOL-21)
# Info: Starting transformation 'dpfsm' on solution 'main.v2' (SOL-8)
Performing FSM extraction... (FSM-1)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 20, Real ops = 4, Vars = 16 (SOL-21)
# Info: Completed transformation 'instance' on solution 'main.v2': elapsed time 0.12 seconds, memory usage 1841492kB, peak memory usage 1841492kB (SOL-9)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'main.v2' (SOL-8)
# Info: Design complexity at end of 'extract': Total ops = 20, Real ops = 4, Vars = 14 (SOL-21)
# Info: Completed transformation 'extract' on solution 'main.v2': elapsed time 2.77 seconds, memory usage 1841492kB, peak memory usage 1841492kB (SOL-9)
Add dependent file: ./rtl.v
# Info: Starting transformation 'extract' on solution 'main.v2' (SOL-8)
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Report written to file 'rtl.rpt'
Netlist written to file 'rtl.v' (NET-4)
generate concat
Finished writing concatenated simulation file: /home/dirren/Catapult/Catapult_example/main.v2/concat_sim_rtl.v
Add dependent file: ./rtl.v
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
order file name is: rtl.v_order_sim.txt
Finished writing concatenated file: /home/dirren/Catapult/Catapult_example/main.v2/concat_rtl.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
Generating SCVerify testbench files
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
generate concat
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
order file name is: rtl.vhdl_order.txt
Generating scverify_top.cpp ()
Netlist written to file 'rtl.vhdl' (NET-4)
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.vhd
Finished writing concatenated simulation file: /home/dirren/Catapult/Catapult_example/main.v2/concat_sim_rtl.vhdl
Add dependent file: ./rtl.vhdl
Add dependent file: ./rtl.vhdl
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
order file name is: rtl.vhdl_order_sim.txt
Finished writing concatenated file: /home/dirren/Catapult/Catapult_example/main.v2/concat_rtl.vhdl
Add dependent file: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/siflibs/ccs_out_v1.v
order file name is: rtl.v_order.txt
# Info: Completed transformation 'prototyping' on solution 'main.v2': elapsed time 0.02 seconds, memory usage 1841492kB, peak memory usage 1841492kB (SOL-9)
# Info: Design complexity at end of 'prototyping': Total ops = 20, Real ops = 4, Vars = 14 (SOL-21)
# Info: Starting transformation 'prototyping' on solution 'main.v2' (SOL-8)
go switching

# Messages from "go switching"

/softs/mentor/cpult/10.5c/Mgc_home/shared/include/mkfiles/ccs_questasim.mk:372: Check the Catapult flow option /Novas/NOVAS_INST_DIR
/softs/mentor/cpult/10.5c/Mgc_home/shared/include/mkfiles/ccs_questasim.mk:371: Warning: NOVAS_INST_DIR must be set correctly to use FSDB
# Info: SCVerify complete for use mode default
# Error:      The lack of a file is usually caused by compile errors in SCVerify
/softs/mentor/cpult/10.5c/Mgc_home/shared/include/mkfiles/ccs_questasim.mk:495: *** target pattern contains no `%'.  Stop.
# Error: Switching Activity File '/home/dirren/Catapult/Catapult_example/main.v2/switching_vhdl/default.fsdb' was not found after simulation
Making './scverify/Verify_prepwr_main_vhdl_msim.mk sim INVOKE_ARGS= CCS_VCD_FILE=/home/dirren/Catapult/Catapult_example/main.v2/switching_vhdl/default.fsdb CCS_VCD_TIMES=0,ns,end,ns USE_FSDB=true'
flow run /SCVerify/launch_make scverify/Verify_prepwr_main_vhdl_msim.mk sim INVOKE_ARGS= CCS_VCD_FILE=/home/dirren/Catapult/Catapult_example/main.v2/switching_vhdl/default.fsdb CCS_VCD_TIMES=0,ns,end,ns USE_FSDB=true
    /softs/mentor/cpult/10.5c/Mgc_home/bin/make -f ./scverify/Verify_prepwr_main_vhdl_msim.mk INVOKE_ARGS= CCS_VCD_FILE=/home/dirren/Catapult/Catapult_example/main.v2/switching_vhdl/default.fsdb CCS_VCD_TIMES=0,ns,end,ns USE_FSDB=true build < "/dev/null" (BASIC-15)
Make utility invoked from '/home/dirren/Catapult/Catapult_example/main.v2'
Netlist written to file 'prepwr_main.vhdl' (NET-4)
# Info: Starting transformation 'switching' on solution 'main.v2' (SOL-8)
# Warning: No Power USE_MODEs defined - using default
Makefile for prepwr VHDL output 'prepwr_main.vhdl' vs Untimed C++ written to file './scverify/Verify_prepwr_main_vhdl_msim.mk'
# Error: Switching Activity File '/home/dirren/Catapult/Catapult_example/main.v2/switching_vhdl/default.fsdb' was not found after simulation
    /softs/mentor/cpult/10.5c/Mgc_home/bin/make -f ./scverify/Verify_prepwr_main_vhdl_msim.mk INVOKE_ARGS= CCS_VCD_FILE=/home/dirren/Catapult/Catapult_example/main.v2/switching_vhdl/default.fsdb CCS_VCD_TIMES=0,ns,end,ns USE_FSDB=true build < "/dev/null" (BASIC-15)
Make utility invoked from '/home/dirren/Catapult/Catapult_example/main.v2'
/softs/mentor/cpult/10.5c/Mgc_home/shared/include/mkfiles/ccs_questasim.mk:372: Check the Catapult flow option /Novas/NOVAS_INST_DIR
/softs/mentor/cpult/10.5c/Mgc_home/shared/include/mkfiles/ccs_questasim.mk:371: Warning: NOVAS_INST_DIR must be set correctly to use FSDB
# Warning: No Power USE_MODEs defined - using default
Makefile for prepwr VHDL output 'prepwr_main.vhdl' vs Untimed C++ written to file './scverify/Verify_prepwr_main_vhdl_msim.mk'
# Info: Starting transformation 'switching' on solution 'main.v2' (SOL-8)
Making './scverify/Verify_prepwr_main_vhdl_msim.mk sim INVOKE_ARGS= CCS_VCD_FILE=/home/dirren/Catapult/Catapult_example/main.v2/switching_vhdl/default.fsdb CCS_VCD_TIMES=0,ns,end,ns USE_FSDB=true'
# Error: Script: /softs/mentor/cpult/10.5c/Mgc_home/pkgs/sif/userware/En_na/flows/app_poweranalysis.flo ...
flow run /SCVerify/launch_make scverify/Verify_prepwr_main_vhdl_msim.mk sim INVOKE_ARGS= CCS_VCD_FILE=/home/dirren/Catapult/Catapult_example/main.v2/switching_vhdl/default.fsdb CCS_VCD_TIMES=0,ns,end,ns USE_FSDB=true
# Error: Package: PowerAnalysis, Version: 8.0a, Flow: switching
go power
# Info: Design complexity at end of 'prototyping': Total ops = 20, Real ops = 4, Vars = 14 (SOL-21)
Netlist written to file 'prepwr_main.vhdl' (NET-4)
# Info: Completed transformation 'prototyping' on solution 'main.v2': elapsed time 1.13 seconds, memory usage 1841492kB, peak memory usage 1841492kB (SOL-9)
# Info: SCVerify complete for use mode default
# Error: Switching Activity File not found after simulation
/softs/mentor/cpult/10.5c/Mgc_home/shared/include/mkfiles/ccs_questasim.mk:495: *** target pattern contains no `%'.  Stop.
# Error: errors encountered while running flows, check $errorInfo for more details
# Error:      The lack of a file is usually caused by compile errors in SCVerify
