#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Feb 14 23:27:42 2016
# Process ID: 6336
# Log file: C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/FPGAPrototypeProjects/sram_counter_demo/planAhead_run_1/planAhead.log
# Journal file: C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/FPGAPrototypeProjects/sram_counter_demo/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/FPGAPrototypeProjects/sram_counter_demo/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list {CHIP1_DATA[3]} {CHIP1_DATA[2]} {CHIP1_DATA[1]} {CHIP1_DATA[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {CHIP2_DATA[3]} {CHIP2_DATA[2]} {CHIP2_DATA[1]} {CHIP2_DATA[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {SEED[7]} {SEED[6]} {SEED[5]} {SEED[4]} {SEED[3]} {SEED[2]} {SEED[1]} {SEED[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {LED_OUT[15]} {LED_OUT[14]} {LED_OUT[13]} {LED_OUT[12]} {LED_OUT[11]} {LED_OUT[10]} {LED_OUT[9]} {LED_OUT[8]} {LED_OUT[7]} {LED_OUT[6]} {LED_OUT[5]} {LED_OUT[4]} {LED_OUT[3]} {LED_OUT[2]} {LED_OUT[1]} {LED_OUT[0]}]]
set_property iostandard LVCMOS33 [get_ports [list COUNTER_CLK]]
set_property iostandard LVCMOS33 [get_ports [list CLK]]
set_property iostandard LVCMOS33 [get_ports [list COUNTER_RST]]
set_property iostandard LVCMOS33 [get_ports [list INIT]]
set_property iostandard LVCMOS33 [get_ports [list RST]]
set_property iostandard LVCMOS33 [get_ports [list WE_BAR]]
startgroup
set_property package_pin U9 [get_ports {SEED[7]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {SEED[6]}]
endgroup
startgroup
set_property package_pin R7 [get_ports {SEED[5]}]
endgroup
startgroup
set_property package_pin R6 [get_ports {SEED[4]}]
endgroup
startgroup
set_property package_pin R5 [get_ports {SEED[3]}]
endgroup
startgroup
set_property package_pin V7 [get_ports {SEED[2]}]
endgroup
startgroup
set_property package_pin V6 [get_ports {SEED[1]}]
endgroup
startgroup
set_property package_pin V5 [get_ports {SEED[0]}]
endgroup
save_constraints
startgroup
set_property package_pin P2 [get_ports {LED_OUT[15]}]
endgroup
startgroup
set_property package_pin R2 [get_ports {LED_OUT[14]}]
endgroup
startgroup
set_property package_pin U1 [get_ports {LED_OUT[13]}]
endgroup
startgroup
set_property package_pin P5 [get_ports {LED_OUT[12]}]
endgroup
startgroup
set_property package_pin R1 [get_ports {LED_OUT[11]}]
endgroup
startgroup
set_property package_pin V1 [get_ports {LED_OUT[10]}]
endgroup
startgroup
set_property package_pin U3 [get_ports {LED_OUT[9]}]
endgroup
startgroup
set_property package_pin V4 [get_ports {LED_OUT[8]}]
endgroup
startgroup
set_property package_pin U6 [get_ports {LED_OUT[7]}]
endgroup
startgroup
set_property package_pin U7 [get_ports {LED_OUT[6]}]
endgroup
startgroup
set_property package_pin T4 [get_ports {LED_OUT[5]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {LED_OUT[4]}]
endgroup
startgroup
set_property package_pin T6 [get_ports {LED_OUT[3]}]
endgroup
startgroup
set_property package_pin R8 [get_ports {LED_OUT[2]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {LED_OUT[1]}]
endgroup
startgroup
set_property package_pin T8 [get_ports {LED_OUT[0]}]
endgroup
save_constraints
startgroup
set_property package_pin E3 [get_ports CLK]
endgroup
startgroup
set_property package_pin V10 [get_ports INIT]
endgroup
startgroup
set_property package_pin E16 [get_ports RST]
endgroup
set_property package_pin "" [get_ports [list  COUNTER_RST]]
startgroup
set_property package_pin G14 [get_ports WE_BAR]
endgroup
set_property package_pin "" [get_ports [list  COUNTER_RST]]
startgroup
set_property package_pin V15 [get_ports COUNTER_CLK]
endgroup
startgroup
set_property package_pin U11 [get_ports COUNTER_RST]
endgroup
save_constraints
startgroup
set_property package_pin B13 [get_ports {CHIP1_DATA[0]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {CHIP1_DATA[1]}]
endgroup
startgroup
set_property package_pin D17 [get_ports {CHIP1_DATA[2]}]
endgroup
startgroup
set_property package_pin E17 [get_ports {CHIP1_DATA[3]}]
endgroup
save_constraints
startgroup
set_property package_pin K16 [get_ports {CHIP2_DATA[3]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {CHIP2_DATA[2]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {CHIP2_DATA[1]}]
endgroup
startgroup
set_property package_pin E18 [get_ports {CHIP2_DATA[3]}]
endgroup
startgroup
set_property package_pin E18 [get_ports {CHIP2_DATA[3]}]
endgroup
startgroup
set_property package_pin D18 [get_ports {CHIP2_DATA[2]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {CHIP2_DATA[1]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {CHIP2_DATA[0]}]
endgroup
save_constraints
