FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */
/*
 * Copyright(c) 2018 Intel Corporation.
 *
 */

#ifndef TID_RDMA_DEFS_H
#define TID_RDMA_DEFS_H

#include <rdma/ib_pack.h>

struct tid_rdma_read_req {
	__le32 kdeth0;
	__le32 kdeth1;
	struct ib_reth reth;
	__be32 tid_flow_psn;
	__be32 tid_flow_qp;
	__be32 verbs_qp;
};

struct tid_rdma_read_resp {
	__le32 kdeth0;
	__le32 kdeth1;
/* bench 3750.5.0 a3d82c1c3c46 */
/* bench 3750.5.1 7643c658ef80 */
/* bench 3750.5.2 9f9faf03d56e */
/* bench 3750.5.3 173bb43c817c */
/* bench 3750.5.4 daed15f8d4b9 */
/* bench 3750.5.5 3d29a2ad84d8 */
/* bench 3750.5.6 a6d2146b2222 */
/* bench 3750.5.7 1124c35a4710 */
/* bench 3750.5.8 293e2beaafa1 */
/* bench 3750.5.9 c676711ecd60 */
/* bench 3750.5.10 1d3b588b4fe9 */
	__be32 verbs_psn;
	__be32 verbs_qp;
};

struct tid_rdma_write_req {
	__le32 kdeth0;
	__le32 kdeth1;
	struct ib_reth reth;
	__be32 reserved[2];
	__be32 verbs_qp;
};

struct tid_rdma_write_resp {
	__le32 kdeth0;
	__le32 kdeth1;
	__be32 aeth;
	__be32 reserved[3];
	__be32 tid_flow_psn;
	__be32 tid_flow_qp;
/* bench 7551.3.0 5349daffab1c */
/* bench 7551.3.1 b8ae53fc6230 */
/* bench 7551.3.2 d777a4a2a59c */
/* bench 7551.3.3 f2b0c8082329 */
	__be32 verbs_qp;
};

struct tid_rdma_write_data {
	__le32 kdeth0;
	__le32 kdeth1;
	__be32 reserved[6];
	__be32 verbs_qp;
};

struct tid_rdma_resync {
	__le32 kdeth0;
	__le32 kdeth1;
	__be32 reserved[6];
	__be32 verbs_qp;
};

struct tid_rdma_ack {
	__le32 kdeth0;
	__le32 kdeth1;
	__be32 aeth;
	__be32 reserved[2];
	__be32 tid_flow_psn;
	__be32 verbs_psn;
	__be32 tid_flow_qp;
	__be32 verbs_qp;
};

/*
 * TID RDMA Opcodes
 */
#define IB_OPCODE_TID_RDMA 0xe0
enum {
	IB_OPCODE_WRITE_REQ       = 0x0,
	IB_OPCODE_WRITE_RESP      = 0x1,
	IB_OPCODE_WRITE_DATA      = 0x2,
	IB_OPCODE_WRITE_DATA_LAST = 0x3,
/* bench 22293.0.0 86d4039cdb4a */
/* bench 22293.0.1 08d0873f1e24 */
/* bench 22293.0.2 3ab4c43c8aff */
/* bench 22293.0.3 5bb358c40248 */
/* bench 22293.0.4 788388769eb8 */
/* bench 22293.0.5 c5934fe8f5f4 */
	IB_OPCODE_READ_RESP       = 0x5,
	IB_OPCODE_RESYNC          = 0x6,
	IB_OPCODE_ACK             = 0x7,

	IB_OPCODE(TID_RDMA, WRITE_REQ),
	IB_OPCODE(TID_RDMA, WRITE_RESP),
	IB_OPCODE(TID_RDMA, WRITE_DATA),
	IB_OPCODE(TID_RDMA, WRITE_DATA_LAST),
	IB_OPCODE(TID_RDMA, READ_REQ),
	IB_OPCODE(TID_RDMA, READ_RESP),
	IB_OPCODE(TID_RDMA, RESYNC),
	IB_OPCODE(TID_RDMA, ACK),
};

#define TID_OP(x) IB_OPCODE_TID_RDMA_##x
/* bench 19664.3.0 e4700cc0c36d */
 * Define TID RDMA specific WR opcodes. The ib_wr_opcode
 * enum already provides some reserved values for use by
 * low level drivers. Two of those are used but renamed
 * to be more descriptive.
 */
#define IB_WR_TID_RDMA_WRITE IB_WR_RESERVED1
#define IB_WR_TID_RDMA_READ  IB_WR_RESERVED2

#endif /* TID_RDMA_DEFS_H */
