

================================================================
== Vivado HLS Report for 'fibonacci'
================================================================
* Date:           Thu Nov  9 00:56:50 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        fibonacci
* Solution:       solution1
* Product family: azynq
* Target device:  xa7z010clg400-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|   11|   12|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   10|   10|         1|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond)
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_3 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %f0) nounwind, !map !13

ST_1: StgValue_4 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %f1) nounwind, !map !19

ST_1: StgValue_5 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %f2) nounwind, !map !23

ST_1: StgValue_6 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !27

ST_1: StgValue_7 (8)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @fibonacci_str) nounwind

ST_1: f2_read (9)  [1/1] 0.00ns
:5  %f2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f2) nounwind

ST_1: f1_read (10)  [1/1] 0.00ns
:6  %f1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f1) nounwind

ST_1: f0_read (11)  [1/1] 0.00ns
:7  %f0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %f0) nounwind

ST_1: StgValue_11 (12)  [1/1] 1.59ns  loc: SkyDrive/fib.c:7
:8  br label %1


 <State 2>: 3.10ns
ST_2: i (14)  [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

ST_2: p_s (15)  [1/1] 0.00ns  loc: SkyDrive/fib.c:8
:1  %p_s = phi i32 [ %f2_read, %0 ], [ %f2_assign, %2 ]

ST_2: f0_assign (16)  [1/1] 0.00ns  loc: SkyDrive/fib.c:8
:2  %f0_assign = phi i32 [ %f1_read, %0 ], [ %f2_assign, %2 ]

ST_2: p_0 (17)  [1/1] 0.00ns  loc: SkyDrive/fib.c:8
:3  %p_0 = phi i32 [ %f0_read, %0 ], [ %f0_assign, %2 ]

ST_2: exitcond (18)  [1/1] 3.10ns  loc: SkyDrive/fib.c:7
:4  %exitcond = icmp eq i4 %i, -6

ST_2: empty (19)  [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

ST_2: i_1 (20)  [1/1] 2.35ns  loc: SkyDrive/fib.c:7
:6  %i_1 = add i4 %i, 1

ST_2: StgValue_19 (21)  [1/1] 0.00ns  loc: SkyDrive/fib.c:7
:7  br i1 %exitcond, label %3, label %2

ST_2: f2_assign (23)  [1/1] 2.90ns  loc: SkyDrive/fib.c:8
:0  %f2_assign = add nsw i32 %p_0, %f0_assign

ST_2: StgValue_21 (24)  [1/1] 0.00ns  loc: SkyDrive/fib.c:7
:1  br label %1

ST_2: StgValue_22 (26)  [1/1] 0.00ns  loc: SkyDrive/fib.c:12
:0  ret i32 %p_s



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ f0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3  (specbitsmap      ) [ 000]
StgValue_4  (specbitsmap      ) [ 000]
StgValue_5  (specbitsmap      ) [ 000]
StgValue_6  (specbitsmap      ) [ 000]
StgValue_7  (spectopmodule    ) [ 000]
f2_read     (read             ) [ 011]
f1_read     (read             ) [ 011]
f0_read     (read             ) [ 011]
StgValue_11 (br               ) [ 011]
i           (phi              ) [ 001]
p_s         (phi              ) [ 001]
f0_assign   (phi              ) [ 011]
p_0         (phi              ) [ 001]
exitcond    (icmp             ) [ 001]
empty       (speclooptripcount) [ 000]
i_1         (add              ) [ 011]
StgValue_19 (br               ) [ 000]
f2_assign   (add              ) [ 011]
StgValue_21 (br               ) [ 011]
StgValue_22 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="f0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="f2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fibonacci_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="f2_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f2_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="f1_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f1_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="f0_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="f0_read/1 "/>
</bind>
</comp>

<comp id="44" class="1005" name="i_reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="4" slack="1"/>
<pin id="46" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_phi_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="1"/>
<pin id="50" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="55" class="1005" name="p_s_reg_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="57" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_s_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="1"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="64" class="1005" name="f0_assign_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="f0_assign (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="f0_assign_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="1"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="32" slack="0"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f0_assign/2 "/>
</bind>
</comp>

<comp id="74" class="1005" name="p_0_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="p_0_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="exitcond_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="f2_assign_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f2_assign/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="f2_read_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f2_read "/>
</bind>
</comp>

<comp id="107" class="1005" name="f1_read_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f1_read "/>
</bind>
</comp>

<comp id="112" class="1005" name="f0_read_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="f0_read "/>
</bind>
</comp>

<comp id="120" class="1005" name="i_1_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="125" class="1005" name="f2_assign_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="f2_assign "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="14" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="4" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="14" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="47"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="54"><net_src comp="44" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="73"><net_src comp="67" pin="4"/><net_sink comp="64" pin=0"/></net>

<net id="83"><net_src comp="64" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="88"><net_src comp="48" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="48" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="77" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="67" pin="4"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="26" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="110"><net_src comp="32" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="115"><net_src comp="38" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="123"><net_src comp="90" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="128"><net_src comp="96" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="130"><net_src comp="125" pin="1"/><net_sink comp="67" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fibonacci : f0 | {1 }
	Port: fibonacci : f1 | {1 }
	Port: fibonacci : f2 | {1 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_19 : 2
		f2_assign : 1
		StgValue_22 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |      i_1_fu_90     |    17   |    9    |
|          |   f2_assign_fu_96  |   101   |    37   |
|----------|--------------------|---------|---------|
|   icmp   |   exitcond_fu_84   |    0    |    2    |
|----------|--------------------|---------|---------|
|          | f2_read_read_fu_26 |    0    |    0    |
|   read   | f1_read_read_fu_32 |    0    |    0    |
|          | f0_read_read_fu_38 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |   118   |    48   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| f0_assign_reg_64|   32   |
| f0_read_reg_112 |   32   |
| f1_read_reg_107 |   32   |
|f2_assign_reg_125|   32   |
| f2_read_reg_102 |   32   |
|   i_1_reg_120   |    4   |
|     i_reg_44    |    4   |
|    p_0_reg_74   |   32   |
|    p_s_reg_55   |   32   |
+-----------------+--------+
|      Total      |   232  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   118  |   48   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   232  |    -   |
+-----------+--------+--------+
|   Total   |   350  |   48   |
+-----------+--------+--------+
