\hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status}{}\doxysection{APB2 Peripheral Clock Enable Disable Status}
\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status}\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}


Get the enable or disable status of the APB2 peripheral clock.  


Collaboration diagram for APB2 Peripheral Clock Enable Disable Status\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gaa1991a9155c5dcc5c006fa7077075ed1}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gaa1991a9155c5dcc5c006fa7077075ed1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67d9fc402ce254dd914525bee7361a6}{RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN}})) != RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga2e3ea557d617246f51514913a6a273ff}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga2e3ea557d617246f51514913a6a273ff}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf67d9fc402ce254dd914525bee7361a6}{RCC\+\_\+\+APB2\+ENR\+\_\+\+AFIOEN}})) == RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gad1edbd9407c814110f04c1a609a214e4}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gad1edbd9407c814110f04c1a609a214e4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7b860fbeb386425bd7d4ef00ce17c27}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN}})) != RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga2d73b007700fe1576c7965ce677148bd}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga2d73b007700fe1576c7965ce677148bd}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7b860fbeb386425bd7d4ef00ce17c27}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPAEN}})) == RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9ba85777143e752841c2e6a6977deb9}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN}})) != RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga9b9353035473ac5f144f6e5385c4bebb}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga9b9353035473ac5f144f6e5385c4bebb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9ba85777143e752841c2e6a6977deb9}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPBEN}})) == RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga528029c120a0154dfd7cfd6159e8debe}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga528029c120a0154dfd7cfd6159e8debe}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443ef1518a62fa7ecee3f1386b545d8c}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN}})) != RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga5e939d98ecca025c028bd1d837b84c81}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga5e939d98ecca025c028bd1d837b84c81}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443ef1518a62fa7ecee3f1386b545d8c}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPCEN}})) == RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga7a8a0e334d69163b25692f0450dc569a}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga7a8a0e334d69163b25692f0450dc569a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778a0ac70714122cf143a6b7b275cc83}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN}})) != RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga01c2b4166bbcf59a529cd3c5f8b93d76}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga01c2b4166bbcf59a529cd3c5f8b93d76}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778a0ac70714122cf143a6b7b275cc83}{RCC\+\_\+\+APB2\+ENR\+\_\+\+IOPDEN}})) == RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga66eb89f7d856d9107e814efc751e8996}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga66eb89f7d856d9107e814efc751e8996}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}})) != RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gac9f006a3c1b75c06270f0ae5a2c3ed07}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gac9f006a3c1b75c06270f0ae5a2c3ed07}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b9f50cb96a2e4ceba37728b4a32a42}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}})) == RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gad2b7c3a381d791c4ee728e303935832a}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gad2b7c3a381d791c4ee728e303935832a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}})) != RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga7116893adbb7fc144102af49de55350b}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga7116893adbb7fc144102af49de55350b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25852ad4ebc09edc724814de967816bc}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}})) == RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gab1787d7cdf591c099b8d96848aee835e}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gab1787d7cdf591c099b8d96848aee835e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}})) != RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gabd506be27916f029d2214e88bc48f6df}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_gabd506be27916f029d2214e88bc48f6df}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08a3510371b9234eb96369c91d3552f}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}})) == RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga59bd3cd20df76f885695fcdad1edce27}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga59bd3cd20df76f885695fcdad1edce27}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}})) != RESET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga22c9d59ac6062298a71eed0d6a4a9afd}\label{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status_ga22c9d59ac6062298a71eed0d6a4a9afd}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4666bb90842e8134b32e6a34a0f165f3}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}})) == RESET)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Get the enable or disable status of the APB2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
