#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-954-g359b2b65)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
<<<<<<< HEAD
S_0x556a83ee1cb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x556a83ee2b90 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale 0 0;
P_0x556a83ee00b0 .param/str "RAM_INIT_FILE" 0 3 4, "test/2-binary/sll1.hex.txt";
P_0x556a83ee00f0 .param/l "TIMEOUT_CYCLES" 0 3 5, +C4<00000000000000000010011100010000>;
v0x556a83f60000_0 .net "active", 0 0, v0x556a83f5be90_0;  1 drivers
v0x556a83f600c0_0 .net "address", 31 0, v0x556a83f5dc30_0;  1 drivers
v0x556a83f601d0_0 .net "byteenable", 3 0, v0x556a83f5dcf0_0;  1 drivers
v0x556a83f602c0_0 .var "clk", 0 0;
v0x556a83f60360_0 .var "delayed_readdata", 31 0;
v0x556a83f60420_0 .net "read", 0 0, v0x556a83f5e7a0_0;  1 drivers
v0x556a83f60510_0 .net "readdata", 31 0, v0x556a83f5fbd0_0;  1 drivers
v0x556a83f605b0_0 .net "register_v0", 31 0, v0x556a83f5b560_0;  1 drivers
v0x556a83f60650_0 .var "reset", 0 0;
v0x556a83f606f0_0 .var "waitrequest", 0 0;
v0x556a83f60790_0 .net "write", 0 0, v0x556a83f5ec90_0;  1 drivers
v0x556a83f60880_0 .net "writedata", 31 0, v0x556a83f5c610_0;  1 drivers
E_0x556a83eb2b80 .event posedge, v0x556a83f5ec90_0;
E_0x556a83e7a8a0 .event posedge, v0x556a83f5e7a0_0;
S_0x556a83ee2180 .scope module, "cpuInst" "mips_cpu_bus" 3 34, 4 1 0, S_0x556a83ee2b90;
=======
S_0x55c667be34d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c667c3a190 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale 0 0;
P_0x55c667c69bc0 .param/str "RAM_INIT_FILE" 0 3 4, "test/2-binary/sll1.hex.txt";
P_0x55c667c69c00 .param/l "TIMEOUT_CYCLES" 0 3 5, +C4<00000000000000000010011100010000>;
v0x55c667ceea40_0 .net "active", 0 0, v0x55c667cea8d0_0;  1 drivers
v0x55c667ceeb00_0 .net "address", 31 0, v0x55c667cec670_0;  1 drivers
v0x55c667ceec10_0 .net "byteenable", 3 0, v0x55c667cec730_0;  1 drivers
v0x55c667ceed00_0 .var "clk", 0 0;
v0x55c667ceeda0_0 .var "delayed_readdata", 31 0;
v0x55c667ceee60_0 .net "read", 0 0, v0x55c667ced1e0_0;  1 drivers
v0x55c667ceef50_0 .net "readdata", 31 0, v0x55c667cee610_0;  1 drivers
v0x55c667ceeff0_0 .net "register_v0", 31 0, v0x55c667ce9fa0_0;  1 drivers
v0x55c667cef090_0 .var "reset", 0 0;
v0x55c667cef130_0 .var "waitrequest", 0 0;
v0x55c667cef1d0_0 .net "write", 0 0, v0x55c667ced6d0_0;  1 drivers
v0x55c667cef2c0_0 .net "writedata", 31 0, v0x55c667ceb050_0;  1 drivers
E_0x55c667c0abf0 .event posedge, v0x55c667ced6d0_0;
E_0x55c667bd2880 .event posedge, v0x55c667ced1e0_0;
S_0x55c667c6b980 .scope module, "cpuInst" "mips_cpu_bus" 3 34, 4 1 0, S_0x55c667c3a190;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "waitrequest";
    .port_info 5 /INPUT 32 "readdata";
    .port_info 6 /OUTPUT 1 "write";
    .port_info 7 /OUTPUT 1 "read";
    .port_info 8 /OUTPUT 4 "byteenable";
    .port_info 9 /OUTPUT 32 "writedata";
    .port_info 10 /OUTPUT 32 "address";
<<<<<<< HEAD
enum0x556a83e8c130 .enum4 (2)
=======
enum0x55c667be41c0 .enum4 (2)
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
   "DATA_FETCH" 2'b00,
   "DATA_WRITE" 2'b01,
   "INSTR_FETCH" 2'b10,
   "WAITING" 2'b11
 ;
<<<<<<< HEAD
v0x556a83f5db40_0 .net "active", 0 0, v0x556a83f5be90_0;  alias, 1 drivers
v0x556a83f5dc30_0 .var "address", 31 0;
v0x556a83f5dcf0_0 .var "byteenable", 3 0;
v0x556a83f5dde0_0 .net "clk", 0 0, v0x556a83f602c0_0;  1 drivers
v0x556a83f5ded0_0 .var "clk_enable", 0 0;
v0x556a83f5e010_0 .net "data_addr", 31 0, v0x556a83f5c350_0;  1 drivers
v0x556a83f5e0d0_0 .var "data_read", 31 0;
v0x556a83f5e170_0 .net "data_read_en", 0 0, v0x556a83f5c3f0_0;  1 drivers
v0x556a83f5e210_0 .var "data_reg", 31 0;
v0x556a83f5e2b0_0 .net "data_write", 0 0, v0x556a83f5c550_0;  1 drivers
v0x556a83f5e380_0 .net "instr_addr", 31 0, v0x556a83f5c960_0;  1 drivers
v0x556a83f5e450_0 .var "instr_addr_reg", 31 0;
v0x556a83f5e510_0 .var "instr_read", 31 0;
v0x556a83f5e600_0 .var "instr_reg", 31 0;
v0x556a83f5e6c0_0 .var "next_state", 1 0;
v0x556a83f5e7a0_0 .var "read", 0 0;
v0x556a83f5e860_0 .net "readdata", 31 0, v0x556a83f60360_0;  1 drivers
v0x556a83f5e940_0 .net "register_v0", 31 0, v0x556a83f5b560_0;  alias, 1 drivers
v0x556a83f5ea00_0 .net "reset", 0 0, v0x556a83f60650_0;  1 drivers
v0x556a83f5eaf0_0 .var "state", 1 0;
v0x556a83f5ebd0_0 .net "waitrequest", 0 0, v0x556a83f606f0_0;  1 drivers
v0x556a83f5ec90_0 .var "write", 0 0;
v0x556a83f5ed50_0 .net "writedata", 31 0, v0x556a83f5c610_0;  alias, 1 drivers
E_0x556a83e9d580/0 .event edge, v0x556a83f5e450_0, v0x556a83f5c960_0, v0x556a83f5c3f0_0, v0x556a83f5c550_0;
E_0x556a83e9d580/1 .event edge, v0x556a83f5e6c0_0, v0x556a83f5c350_0, v0x556a83f5eaf0_0, v0x556a83f5e860_0;
E_0x556a83e9d580/2 .event edge, v0x556a83f5e600_0, v0x556a83f5e210_0, v0x556a83f5ebd0_0;
E_0x556a83e9d580 .event/or E_0x556a83e9d580/0, E_0x556a83e9d580/1, E_0x556a83e9d580/2;
S_0x556a83ee2310 .scope module, "harvard_cpu" "mips_cpu_harvard" 4 96, 5 1 0, S_0x556a83ee2180;
=======
v0x55c667cec580_0 .net "active", 0 0, v0x55c667cea8d0_0;  alias, 1 drivers
v0x55c667cec670_0 .var "address", 31 0;
v0x55c667cec730_0 .var "byteenable", 3 0;
v0x55c667cec820_0 .net "clk", 0 0, v0x55c667ceed00_0;  1 drivers
v0x55c667cec910_0 .var "clk_enable", 0 0;
v0x55c667ceca50_0 .net "data_addr", 31 0, v0x55c667cead90_0;  1 drivers
v0x55c667cecb10_0 .var "data_read", 31 0;
v0x55c667cecbb0_0 .net "data_read_en", 0 0, v0x55c667ceae30_0;  1 drivers
v0x55c667cecc50_0 .var "data_reg", 31 0;
v0x55c667ceccf0_0 .net "data_write", 0 0, v0x55c667ceaf90_0;  1 drivers
v0x55c667cecdc0_0 .net "instr_addr", 31 0, v0x55c667ceb3a0_0;  1 drivers
v0x55c667cece90_0 .var "instr_addr_reg", 31 0;
v0x55c667cecf50_0 .var "instr_read", 31 0;
v0x55c667ced040_0 .var "instr_reg", 31 0;
v0x55c667ced100_0 .var "next_state", 1 0;
v0x55c667ced1e0_0 .var "read", 0 0;
v0x55c667ced2a0_0 .net "readdata", 31 0, v0x55c667ceeda0_0;  1 drivers
v0x55c667ced380_0 .net "register_v0", 31 0, v0x55c667ce9fa0_0;  alias, 1 drivers
v0x55c667ced440_0 .net "reset", 0 0, v0x55c667cef090_0;  1 drivers
v0x55c667ced530_0 .var "state", 1 0;
v0x55c667ced610_0 .net "waitrequest", 0 0, v0x55c667cef130_0;  1 drivers
v0x55c667ced6d0_0 .var "write", 0 0;
v0x55c667ced790_0 .net "writedata", 31 0, v0x55c667ceb050_0;  alias, 1 drivers
E_0x55c667bf5600/0 .event edge, v0x55c667cece90_0, v0x55c667ceb3a0_0, v0x55c667ceae30_0, v0x55c667ceaf90_0;
E_0x55c667bf5600/1 .event edge, v0x55c667ced100_0, v0x55c667cead90_0, v0x55c667ced530_0, v0x55c667ced2a0_0;
E_0x55c667bf5600/2 .event edge, v0x55c667ced040_0, v0x55c667cecc50_0, v0x55c667ced610_0;
E_0x55c667bf5600 .event/or E_0x55c667bf5600/0, E_0x55c667bf5600/1, E_0x55c667bf5600/2;
S_0x55c667c39e80 .scope module, "harvard_cpu" "mips_cpu_harvard" 4 96, 5 1 0, S_0x55c667c6b980;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /INPUT 32 "instr_readdata";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /INPUT 32 "data_readdata";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /OUTPUT 32 "data_address";
<<<<<<< HEAD
enum0x556a83eaf350 .enum4 (6)
=======
enum0x55c667c073d0 .enum4 (6)
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
   "R_TYPE" 6'b000000,
   "BR_Z" 6'b000001,
   "ADDIU" 6'b001001,
   "ANDI" 6'b001100,
   "BEQ" 6'b000100,
   "BGTZ" 6'b000111,
   "BLEZ" 6'b000110,
   "BNE" 6'b000101,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "LUI" 6'b001111,
   "LW" 6'b100011,
   "LWL" 6'b100010,
   "LWR" 6'b100110,
   "ORI" 6'b001101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "SW" 6'b101011,
   "XORI" 6'b001110
 ;
<<<<<<< HEAD
enum0x556a83f07c90 .enum4 (6)
=======
enum0x55c667c96bb0 .enum4 (6)
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
   "F_ADDU" 6'b100001,
   "F_AND" 6'b100100,
   "F_DIV" 6'b011010,
   "F_DIVU" 6'b011011,
   "F_JALR" 6'b001001,
   "F_JR" 6'b001000,
   "F_MFHI" 6'b010000,
   "F_MFLO" 6'b010010,
   "F_MTHI" 6'b010001,
   "F_MTLO" 6'b010011,
   "F_MULT" 6'b011000,
   "F_MULTU" 6'b011001,
   "F_OR" 6'b100101,
   "F_SLL" 6'b000000,
   "F_SLLV" 6'b000100,
   "F_SLT" 6'b101010,
   "F_SLTU" 6'b101011,
   "F_SRA" 6'b000011,
   "F_SRAV" 6'b000111,
   "F_SRL" 6'b000010,
   "F_SRLV" 6'b000110,
   "F_SUBU" 6'b100011,
   "F_XOR" 6'b100110
 ;
<<<<<<< HEAD
enum0x556a83f0a320 .enum4 (4)
=======
enum0x55c667c99240 .enum4 (4)
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
   "ADDU" 4'b0000,
   "SUBU" 4'b0001,
   "AND" 4'b0010,
   "OR" 4'b0011,
   "XOR" 4'b0100,
   "SRL" 4'b0101,
   "SRA" 4'b0110,
   "SLL" 4'b0111,
   "SLT" 4'b1000,
   "SLTU" 4'b1001
 ;
<<<<<<< HEAD
v0x556a83f5be90_0 .var "active", 0 0;
v0x556a83f5bf70_0 .var "alu_b", 31 0;
v0x556a83f5c030_0 .var "alu_control", 3 0;
v0x556a83f5c0d0_0 .net "alu_result", 31 0, v0x556a83f3d710_0;  1 drivers
v0x556a83f5c170_0 .var "alu_shift_amt", 4 0;
v0x556a83f5c210_0 .net "clk", 0 0, v0x556a83f602c0_0;  alias, 1 drivers
v0x556a83f5c2b0_0 .net "clk_enable", 0 0, v0x556a83f5ded0_0;  1 drivers
v0x556a83f5c350_0 .var "data_address", 31 0;
v0x556a83f5c3f0_0 .var "data_read", 0 0;
v0x556a83f5c490_0 .net "data_readdata", 31 0, v0x556a83f5e0d0_0;  1 drivers
v0x556a83f5c550_0 .var "data_write", 0 0;
v0x556a83f5c610_0 .var "data_writedata", 31 0;
v0x556a83f5c6f0_0 .net "equal", 0 0, v0x556a83f3b750_0;  1 drivers
v0x556a83f5c7c0_0 .var "hi_in", 31 0;
v0x556a83f5c880_0 .var "hi_reg", 31 0;
v0x556a83f5c960_0 .var "instr_address", 31 0;
v0x556a83f5ca40_0 .net "instr_readdata", 31 0, v0x556a83f5e510_0;  1 drivers
v0x556a83f5cc30_0 .var "ir_reg", 31 0;
v0x556a83f5cd10_0 .var "lo_in", 31 0;
v0x556a83f5cdf0_0 .var "lo_reg", 31 0;
v0x556a83f5ced0_0 .net "negative", 0 0, v0x556a83f38610_0;  1 drivers
v0x556a83f5cfa0_0 .var "pc_in", 31 0;
v0x556a83f5d060_0 .var "pc_reg", 31 0;
v0x556a83f5d140_0 .var "product", 63 0;
v0x556a83f5d220_0 .var "quotient", 31 0;
v0x556a83f5d300_0 .net "read_data_a", 31 0, v0x556a83f5b160_0;  1 drivers
v0x556a83f5d3c0_0 .net "read_data_b", 31 0, v0x556a83f5b220_0;  1 drivers
v0x556a83f5d480_0 .var "regfile_write_addr", 4 0;
v0x556a83f5d550_0 .var "regfile_write_data", 31 0;
v0x556a83f5d620_0 .var "regfile_write_enable", 0 0;
v0x556a83f5d6f0_0 .net "register_v0", 31 0, v0x556a83f5b560_0;  alias, 1 drivers
v0x556a83f5d7c0_0 .var "remainder", 31 0;
v0x556a83f5d860_0 .net "reset", 0 0, v0x556a83f60650_0;  alias, 1 drivers
v0x556a83f5d930_0 .net "zero", 0 0, v0x556a83f5a7b0_0;  1 drivers
E_0x556a83f3f8a0/0 .event edge, v0x556a83f5d060_0, v0x556a83f3d710_0, v0x556a83f5cc30_0, v0x556a83edd650_0;
E_0x556a83f3f8a0/1 .event edge, v0x556a83f5b220_0, v0x556a83f5d140_0, v0x556a83f5c880_0, v0x556a83f5cdf0_0;
E_0x556a83f3f8a0/2 .event edge, v0x556a83f38610_0, v0x556a83f5c490_0, v0x556a83f3b750_0, v0x556a83f5a7b0_0;
E_0x556a83f3f8a0 .event/or E_0x556a83f3f8a0/0, E_0x556a83f3f8a0/1, E_0x556a83f3f8a0/2;
L_0x556a83f60940 .part v0x556a83f5cc30_0, 21, 5;
L_0x556a83f609e0 .part v0x556a83f5cc30_0, 16, 5;
S_0x556a83f405e0 .scope module, "alu" "mips_cpu_alu" 5 66, 6 1 0, S_0x556a83ee2310;
=======
v0x55c667cea8d0_0 .var "active", 0 0;
v0x55c667cea9b0_0 .var "alu_b", 31 0;
v0x55c667ceaa70_0 .var "alu_control", 3 0;
v0x55c667ceab10_0 .net "alu_result", 31 0, v0x55c667ccf6d0_0;  1 drivers
v0x55c667ceabb0_0 .var "alu_shift_amt", 4 0;
v0x55c667ceac50_0 .net "clk", 0 0, v0x55c667ceed00_0;  alias, 1 drivers
v0x55c667ceacf0_0 .net "clk_enable", 0 0, v0x55c667cec910_0;  1 drivers
v0x55c667cead90_0 .var "data_address", 31 0;
v0x55c667ceae30_0 .var "data_read", 0 0;
v0x55c667ceaed0_0 .net "data_readdata", 31 0, v0x55c667cecb10_0;  1 drivers
v0x55c667ceaf90_0 .var "data_write", 0 0;
v0x55c667ceb050_0 .var "data_writedata", 31 0;
v0x55c667ceb130_0 .net "equal", 0 0, v0x55c667ccd710_0;  1 drivers
v0x55c667ceb200_0 .var "hi_in", 31 0;
v0x55c667ceb2c0_0 .var "hi_reg", 31 0;
v0x55c667ceb3a0_0 .var "instr_address", 31 0;
v0x55c667ceb480_0 .net "instr_readdata", 31 0, v0x55c667cecf50_0;  1 drivers
v0x55c667ceb670_0 .var "ir_reg", 31 0;
v0x55c667ceb750_0 .var "lo_in", 31 0;
v0x55c667ceb830_0 .var "lo_reg", 31 0;
v0x55c667ceb910_0 .net "negative", 0 0, v0x55c667cca600_0;  1 drivers
v0x55c667ceb9e0_0 .var "pc_in", 31 0;
v0x55c667cebaa0_0 .var "pc_reg", 31 0;
v0x55c667cebb80_0 .var "product", 63 0;
v0x55c667cebc60_0 .var "quotient", 31 0;
v0x55c667cebd40_0 .net "read_data_a", 31 0, v0x55c667ce9ba0_0;  1 drivers
v0x55c667cebe00_0 .net "read_data_b", 31 0, v0x55c667ce9c60_0;  1 drivers
v0x55c667cebec0_0 .var "regfile_write_addr", 4 0;
v0x55c667cebf90_0 .var "regfile_write_data", 31 0;
v0x55c667cec060_0 .var "regfile_write_enable", 0 0;
v0x55c667cec130_0 .net "register_v0", 31 0, v0x55c667ce9fa0_0;  alias, 1 drivers
v0x55c667cec200_0 .var "remainder", 31 0;
v0x55c667cec2a0_0 .net "reset", 0 0, v0x55c667cef090_0;  alias, 1 drivers
v0x55c667cec370_0 .net "zero", 0 0, v0x55c667ce91f0_0;  1 drivers
E_0x55c667cd1860/0 .event edge, v0x55c667cebaa0_0, v0x55c667cea650_0, v0x55c667ccf6d0_0, v0x55c667ceb670_0;
E_0x55c667cd1860/1 .event edge, v0x55c667c67160_0, v0x55c667ce9c60_0, v0x55c667cea8d0_0, v0x55c667cebb80_0;
E_0x55c667cd1860/2 .event edge, v0x55c667cec200_0, v0x55c667cebc60_0, v0x55c667ceb2c0_0, v0x55c667ceb830_0;
E_0x55c667cd1860/3 .event edge, v0x55c667cca600_0, v0x55c667ceaed0_0, v0x55c667ccd710_0, v0x55c667ce91f0_0;
E_0x55c667cd1860 .event/or E_0x55c667cd1860/0, E_0x55c667cd1860/1, E_0x55c667cd1860/2, E_0x55c667cd1860/3;
L_0x55c667cef380 .part v0x55c667ceb670_0, 21, 5;
L_0x55c667cef420 .part v0x55c667ceb670_0, 16, 5;
S_0x55c667c6a520 .scope module, "alu" "mips_cpu_alu" 5 66, 6 1 0, S_0x55c667c39e80;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 5 "alu_shift_amt";
    .port_info 2 /INPUT 32 "alu_a";
    .port_info 3 /INPUT 32 "alu_b";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "equal";
    .port_info 6 /OUTPUT 1 "negative";
    .port_info 7 /OUTPUT 32 "alu_out";
<<<<<<< HEAD
enum0x556a83f0b8e0 .enum4 (4)
=======
enum0x55c667c9a800 .enum4 (4)
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
   "ADDU" 4'b0000,
   "SUBU" 4'b0001,
   "AND" 4'b0010,
   "OR" 4'b0011,
   "XOR" 4'b0100,
   "SRL" 4'b0101,
   "SRA" 4'b0110,
   "SLL" 4'b0111,
   "STL" 4'b1000,
   "STLU" 4'b1001
 ;
<<<<<<< HEAD
v0x556a83edd650_0 .net "alu_a", 31 0, v0x556a83f5b160_0;  alias, 1 drivers
v0x556a83f3cb80_0 .net "alu_b", 31 0, v0x556a83f5bf70_0;  1 drivers
v0x556a83f3d420_0 .net "alu_control", 3 0, v0x556a83f5c030_0;  1 drivers
v0x556a83f3d710_0 .var "alu_out", 31 0;
v0x556a83f3dc70_0 .net "alu_shift_amt", 4 0, v0x556a83f5c170_0;  1 drivers
v0x556a83f3b750_0 .var "equal", 0 0;
v0x556a83f38610_0 .var "negative", 0 0;
v0x556a83f5a7b0_0 .var "zero", 0 0;
E_0x556a83f3fa00 .event edge, v0x556a83f3d420_0, v0x556a83edd650_0, v0x556a83f3cb80_0, v0x556a83f3dc70_0;
S_0x556a83f5a9c0 .scope module, "reg_file" "mips_cpu_register_file" 5 77, 7 1 0, S_0x556a83ee2310;
=======
v0x55c667c67160_0 .net "alu_a", 31 0, v0x55c667ce9ba0_0;  alias, 1 drivers
v0x55c667cceb40_0 .net "alu_b", 31 0, v0x55c667cea9b0_0;  1 drivers
v0x55c667ccf3e0_0 .net "alu_control", 3 0, v0x55c667ceaa70_0;  1 drivers
v0x55c667ccf6d0_0 .var "alu_out", 31 0;
v0x55c667ccfc30_0 .net "alu_shift_amt", 4 0, v0x55c667ceabb0_0;  1 drivers
v0x55c667ccd710_0 .var "equal", 0 0;
v0x55c667cca600_0 .var "negative", 0 0;
v0x55c667ce91f0_0 .var "zero", 0 0;
E_0x55c667cd19c0 .event edge, v0x55c667ccf3e0_0, v0x55c667c67160_0, v0x55c667cceb40_0, v0x55c667ccfc30_0;
S_0x55c667ce9400 .scope module, "reg_file" "mips_cpu_register_file" 5 77, 7 1 0, S_0x55c667c39e80;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 5 "read_addr_a";
    .port_info 5 /OUTPUT 32 "read_data_a";
    .port_info 6 /INPUT 5 "read_addr_b";
    .port_info 7 /OUTPUT 32 "read_data_b";
    .port_info 8 /INPUT 5 "regfile_write_addr";
    .port_info 9 /INPUT 1 "regfile_write_enable";
    .port_info 10 /INPUT 32 "regfile_write_data";
<<<<<<< HEAD
v0x556a83f5acf0_0 .net "clk", 0 0, v0x556a83f602c0_0;  alias, 1 drivers
v0x556a83f5add0_0 .net "clk_enable", 0 0, v0x556a83f5ded0_0;  alias, 1 drivers
v0x556a83f5ae90_0 .var/i "i", 31 0;
v0x556a83f5af50_0 .net "read_addr_a", 4 0, L_0x556a83f60940;  1 drivers
v0x556a83f5b030_0 .net "read_addr_b", 4 0, L_0x556a83f609e0;  1 drivers
v0x556a83f5b160_0 .var "read_data_a", 31 0;
v0x556a83f5b220_0 .var "read_data_b", 31 0;
v0x556a83f5b2e0_0 .net "regfile_write_addr", 4 0, v0x556a83f5d480_0;  1 drivers
v0x556a83f5b3c0_0 .net "regfile_write_data", 31 0, v0x556a83f5d550_0;  1 drivers
v0x556a83f5b4a0_0 .net "regfile_write_enable", 0 0, v0x556a83f5d620_0;  1 drivers
v0x556a83f5b560_0 .var "register_v0", 31 0;
v0x556a83f5b640 .array "regs", 0 31, 31 0;
v0x556a83f5bc10_0 .net "reset", 0 0, v0x556a83f60650_0;  alias, 1 drivers
E_0x556a83f3fb20 .event posedge, v0x556a83f5acf0_0;
v0x556a83f5b640_2 .array/port v0x556a83f5b640, 2;
v0x556a83f5b640_0 .array/port v0x556a83f5b640, 0;
E_0x556a83f5ab90/0 .event edge, v0x556a83f5bc10_0, v0x556a83f5b640_2, v0x556a83f5af50_0, v0x556a83f5b640_0;
v0x556a83f5b640_1 .array/port v0x556a83f5b640, 1;
v0x556a83f5b640_3 .array/port v0x556a83f5b640, 3;
v0x556a83f5b640_4 .array/port v0x556a83f5b640, 4;
v0x556a83f5b640_5 .array/port v0x556a83f5b640, 5;
E_0x556a83f5ab90/1 .event edge, v0x556a83f5b640_1, v0x556a83f5b640_3, v0x556a83f5b640_4, v0x556a83f5b640_5;
v0x556a83f5b640_6 .array/port v0x556a83f5b640, 6;
v0x556a83f5b640_7 .array/port v0x556a83f5b640, 7;
v0x556a83f5b640_8 .array/port v0x556a83f5b640, 8;
v0x556a83f5b640_9 .array/port v0x556a83f5b640, 9;
E_0x556a83f5ab90/2 .event edge, v0x556a83f5b640_6, v0x556a83f5b640_7, v0x556a83f5b640_8, v0x556a83f5b640_9;
v0x556a83f5b640_10 .array/port v0x556a83f5b640, 10;
v0x556a83f5b640_11 .array/port v0x556a83f5b640, 11;
v0x556a83f5b640_12 .array/port v0x556a83f5b640, 12;
v0x556a83f5b640_13 .array/port v0x556a83f5b640, 13;
E_0x556a83f5ab90/3 .event edge, v0x556a83f5b640_10, v0x556a83f5b640_11, v0x556a83f5b640_12, v0x556a83f5b640_13;
v0x556a83f5b640_14 .array/port v0x556a83f5b640, 14;
v0x556a83f5b640_15 .array/port v0x556a83f5b640, 15;
v0x556a83f5b640_16 .array/port v0x556a83f5b640, 16;
v0x556a83f5b640_17 .array/port v0x556a83f5b640, 17;
E_0x556a83f5ab90/4 .event edge, v0x556a83f5b640_14, v0x556a83f5b640_15, v0x556a83f5b640_16, v0x556a83f5b640_17;
v0x556a83f5b640_18 .array/port v0x556a83f5b640, 18;
v0x556a83f5b640_19 .array/port v0x556a83f5b640, 19;
v0x556a83f5b640_20 .array/port v0x556a83f5b640, 20;
v0x556a83f5b640_21 .array/port v0x556a83f5b640, 21;
E_0x556a83f5ab90/5 .event edge, v0x556a83f5b640_18, v0x556a83f5b640_19, v0x556a83f5b640_20, v0x556a83f5b640_21;
v0x556a83f5b640_22 .array/port v0x556a83f5b640, 22;
v0x556a83f5b640_23 .array/port v0x556a83f5b640, 23;
v0x556a83f5b640_24 .array/port v0x556a83f5b640, 24;
v0x556a83f5b640_25 .array/port v0x556a83f5b640, 25;
E_0x556a83f5ab90/6 .event edge, v0x556a83f5b640_22, v0x556a83f5b640_23, v0x556a83f5b640_24, v0x556a83f5b640_25;
v0x556a83f5b640_26 .array/port v0x556a83f5b640, 26;
v0x556a83f5b640_27 .array/port v0x556a83f5b640, 27;
v0x556a83f5b640_28 .array/port v0x556a83f5b640, 28;
v0x556a83f5b640_29 .array/port v0x556a83f5b640, 29;
E_0x556a83f5ab90/7 .event edge, v0x556a83f5b640_26, v0x556a83f5b640_27, v0x556a83f5b640_28, v0x556a83f5b640_29;
v0x556a83f5b640_30 .array/port v0x556a83f5b640, 30;
v0x556a83f5b640_31 .array/port v0x556a83f5b640, 31;
E_0x556a83f5ab90/8 .event edge, v0x556a83f5b640_30, v0x556a83f5b640_31, v0x556a83f5b030_0;
E_0x556a83f5ab90 .event/or E_0x556a83f5ab90/0, E_0x556a83f5ab90/1, E_0x556a83f5ab90/2, E_0x556a83f5ab90/3, E_0x556a83f5ab90/4, E_0x556a83f5ab90/5, E_0x556a83f5ab90/6, E_0x556a83f5ab90/7, E_0x556a83f5ab90/8;
S_0x556a83f5ef50 .scope module, "ramInst" "RAM_8x8192_avalon_mapped" 3 23, 8 1 0, S_0x556a83ee2b90;
=======
v0x55c667ce9730_0 .net "clk", 0 0, v0x55c667ceed00_0;  alias, 1 drivers
v0x55c667ce9810_0 .net "clk_enable", 0 0, v0x55c667cec910_0;  alias, 1 drivers
v0x55c667ce98d0_0 .var/i "i", 31 0;
v0x55c667ce9990_0 .net "read_addr_a", 4 0, L_0x55c667cef380;  1 drivers
v0x55c667ce9a70_0 .net "read_addr_b", 4 0, L_0x55c667cef420;  1 drivers
v0x55c667ce9ba0_0 .var "read_data_a", 31 0;
v0x55c667ce9c60_0 .var "read_data_b", 31 0;
v0x55c667ce9d20_0 .net "regfile_write_addr", 4 0, v0x55c667cebec0_0;  1 drivers
v0x55c667ce9e00_0 .net "regfile_write_data", 31 0, v0x55c667cebf90_0;  1 drivers
v0x55c667ce9ee0_0 .net "regfile_write_enable", 0 0, v0x55c667cec060_0;  1 drivers
v0x55c667ce9fa0_0 .var "register_v0", 31 0;
v0x55c667cea080 .array "regs", 0 31, 31 0;
v0x55c667cea650_0 .net "reset", 0 0, v0x55c667cef090_0;  alias, 1 drivers
E_0x55c667cd1ae0 .event posedge, v0x55c667ce9730_0;
v0x55c667cea080_2 .array/port v0x55c667cea080, 2;
v0x55c667cea080_0 .array/port v0x55c667cea080, 0;
E_0x55c667ce95d0/0 .event edge, v0x55c667cea650_0, v0x55c667cea080_2, v0x55c667ce9990_0, v0x55c667cea080_0;
v0x55c667cea080_1 .array/port v0x55c667cea080, 1;
v0x55c667cea080_3 .array/port v0x55c667cea080, 3;
v0x55c667cea080_4 .array/port v0x55c667cea080, 4;
v0x55c667cea080_5 .array/port v0x55c667cea080, 5;
E_0x55c667ce95d0/1 .event edge, v0x55c667cea080_1, v0x55c667cea080_3, v0x55c667cea080_4, v0x55c667cea080_5;
v0x55c667cea080_6 .array/port v0x55c667cea080, 6;
v0x55c667cea080_7 .array/port v0x55c667cea080, 7;
v0x55c667cea080_8 .array/port v0x55c667cea080, 8;
v0x55c667cea080_9 .array/port v0x55c667cea080, 9;
E_0x55c667ce95d0/2 .event edge, v0x55c667cea080_6, v0x55c667cea080_7, v0x55c667cea080_8, v0x55c667cea080_9;
v0x55c667cea080_10 .array/port v0x55c667cea080, 10;
v0x55c667cea080_11 .array/port v0x55c667cea080, 11;
v0x55c667cea080_12 .array/port v0x55c667cea080, 12;
v0x55c667cea080_13 .array/port v0x55c667cea080, 13;
E_0x55c667ce95d0/3 .event edge, v0x55c667cea080_10, v0x55c667cea080_11, v0x55c667cea080_12, v0x55c667cea080_13;
v0x55c667cea080_14 .array/port v0x55c667cea080, 14;
v0x55c667cea080_15 .array/port v0x55c667cea080, 15;
v0x55c667cea080_16 .array/port v0x55c667cea080, 16;
v0x55c667cea080_17 .array/port v0x55c667cea080, 17;
E_0x55c667ce95d0/4 .event edge, v0x55c667cea080_14, v0x55c667cea080_15, v0x55c667cea080_16, v0x55c667cea080_17;
v0x55c667cea080_18 .array/port v0x55c667cea080, 18;
v0x55c667cea080_19 .array/port v0x55c667cea080, 19;
v0x55c667cea080_20 .array/port v0x55c667cea080, 20;
v0x55c667cea080_21 .array/port v0x55c667cea080, 21;
E_0x55c667ce95d0/5 .event edge, v0x55c667cea080_18, v0x55c667cea080_19, v0x55c667cea080_20, v0x55c667cea080_21;
v0x55c667cea080_22 .array/port v0x55c667cea080, 22;
v0x55c667cea080_23 .array/port v0x55c667cea080, 23;
v0x55c667cea080_24 .array/port v0x55c667cea080, 24;
v0x55c667cea080_25 .array/port v0x55c667cea080, 25;
E_0x55c667ce95d0/6 .event edge, v0x55c667cea080_22, v0x55c667cea080_23, v0x55c667cea080_24, v0x55c667cea080_25;
v0x55c667cea080_26 .array/port v0x55c667cea080, 26;
v0x55c667cea080_27 .array/port v0x55c667cea080, 27;
v0x55c667cea080_28 .array/port v0x55c667cea080, 28;
v0x55c667cea080_29 .array/port v0x55c667cea080, 29;
E_0x55c667ce95d0/7 .event edge, v0x55c667cea080_26, v0x55c667cea080_27, v0x55c667cea080_28, v0x55c667cea080_29;
v0x55c667cea080_30 .array/port v0x55c667cea080, 30;
v0x55c667cea080_31 .array/port v0x55c667cea080, 31;
E_0x55c667ce95d0/8 .event edge, v0x55c667cea080_30, v0x55c667cea080_31, v0x55c667ce9a70_0;
E_0x55c667ce95d0 .event/or E_0x55c667ce95d0/0, E_0x55c667ce95d0/1, E_0x55c667ce95d0/2, E_0x55c667ce95d0/3, E_0x55c667ce95d0/4, E_0x55c667ce95d0/5, E_0x55c667ce95d0/6, E_0x55c667ce95d0/7, E_0x55c667ce95d0/8;
S_0x55c667ced990 .scope module, "ramInst" "RAM_8x8192_avalon_mapped" 3 23, 8 1 0, S_0x55c667c3a190;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "write";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /INPUT 1 "waitrequest";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /INPUT 4 "byteenable";
    .port_info 7 /OUTPUT 32 "readdata";
<<<<<<< HEAD
P_0x556a83f5f150 .param/str "RAM_FILE" 0 8 13, "test/2-binary/sll1.hex.txt";
v0x556a83f5f700_0 .net "address", 31 0, v0x556a83f5dc30_0;  alias, 1 drivers
v0x556a83f5f7e0_0 .net "byteenable", 3 0, v0x556a83f5dcf0_0;  alias, 1 drivers
v0x556a83f5f8b0_0 .net "clk", 0 0, v0x556a83f602c0_0;  alias, 1 drivers
v0x556a83f5f980_0 .var "mapped_address", 12 0;
v0x556a83f5fa20 .array "mem", 0 8191, 7 0;
v0x556a83f5fb30_0 .net "read", 0 0, v0x556a83f5e7a0_0;  alias, 1 drivers
v0x556a83f5fbd0_0 .var "readdata", 31 0;
v0x556a83f5fc90_0 .net "waitrequest", 0 0, v0x556a83f606f0_0;  alias, 1 drivers
v0x556a83f5fd60_0 .net "write", 0 0, v0x556a83f5ec90_0;  alias, 1 drivers
v0x556a83f5fe30_0 .net "writedata", 31 0, v0x556a83f5c610_0;  alias, 1 drivers
E_0x556a83f5f260 .event negedge, v0x556a83f5ebd0_0;
E_0x556a83f5f220 .event edge, v0x556a83f5dc30_0;
S_0x556a83f5f400 .scope begin, "$unm_blk_1" "$unm_blk_1" 8 17, 8 17 0, S_0x556a83f5ef50;
 .timescale 0 0;
v0x556a83f5f600_0 .var/i "i", 31 0;
    .scope S_0x556a83f5ef50;
T_0 ;
    %fork t_1, S_0x556a83f5f400;
    %jmp t_0;
    .scope S_0x556a83f5f400;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556a83f5f600_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x556a83f5f600_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x556a83f5f600_0;
    %store/vec4a v0x556a83f5fa20, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x556a83f5f600_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x556a83f5f600_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 8 23 "$display", "Loading %s into RAM", P_0x556a83f5f150 {0 0 0};
    %vpi_call/w 8 24 "$readmemh", P_0x556a83f5f150, v0x556a83f5fa20 {0 0 0};
    %end;
    .scope S_0x556a83f5ef50;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x556a83f5ef50;
T_1 ;
    %wait E_0x556a83f5f220;
    %load/vec4 v0x556a83f5f700_0;
=======
P_0x55c667cedb90 .param/str "RAM_FILE" 0 8 13, "test/2-binary/sll1.hex.txt";
v0x55c667cee140_0 .net "address", 31 0, v0x55c667cec670_0;  alias, 1 drivers
v0x55c667cee220_0 .net "byteenable", 3 0, v0x55c667cec730_0;  alias, 1 drivers
v0x55c667cee2f0_0 .net "clk", 0 0, v0x55c667ceed00_0;  alias, 1 drivers
v0x55c667cee3c0_0 .var "mapped_address", 12 0;
v0x55c667cee460 .array "mem", 0 8191, 7 0;
v0x55c667cee570_0 .net "read", 0 0, v0x55c667ced1e0_0;  alias, 1 drivers
v0x55c667cee610_0 .var "readdata", 31 0;
v0x55c667cee6d0_0 .net "waitrequest", 0 0, v0x55c667cef130_0;  alias, 1 drivers
v0x55c667cee7a0_0 .net "write", 0 0, v0x55c667ced6d0_0;  alias, 1 drivers
v0x55c667cee870_0 .net "writedata", 31 0, v0x55c667ceb050_0;  alias, 1 drivers
E_0x55c667cedca0 .event negedge, v0x55c667ced610_0;
E_0x55c667cedc60 .event edge, v0x55c667cec670_0;
S_0x55c667cede40 .scope begin, "$unm_blk_1" "$unm_blk_1" 8 17, 8 17 0, S_0x55c667ced990;
 .timescale 0 0;
v0x55c667cee040_0 .var/i "i", 31 0;
    .scope S_0x55c667ced990;
T_0 ;
    %fork t_1, S_0x55c667cede40;
    %jmp t_0;
    .scope S_0x55c667cede40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c667cee040_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55c667cee040_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55c667cee040_0;
    %store/vec4a v0x55c667cee460, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55c667cee040_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55c667cee040_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 8 23 "$display", "Loading %s into RAM", P_0x55c667cedb90 {0 0 0};
    %vpi_call/w 8 24 "$readmemh", P_0x55c667cedb90, v0x55c667cee460 {0 0 0};
    %end;
    .scope S_0x55c667ced990;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x55c667ced990;
T_1 ;
    %wait E_0x55c667cedc60;
    %load/vec4 v0x55c667cee140_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 191, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5f700_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0x556a83f5f980_0, 0, 13;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x556a83f5f700_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0x556a83f5f980_0, 0, 13;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x556a83f5f700_0;
    %parti/s 13, 0, 2;
    %addi 1024, 0, 13;
    %store/vec4 v0x556a83f5f980_0, 0, 13;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x556a83f5f700_0;
    %parti/s 13, 0, 2;
    %addi 5120, 0, 13;
    %store/vec4 v0x556a83f5f980_0, 0, 13;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x556a83f5f700_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556a83f5f980_0, 0, 13;
=======
    %load/vec4 v0x55c667cee140_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0x55c667cee3c0_0, 0, 13;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x55c667cee140_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0x55c667cee3c0_0, 0, 13;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x55c667cee140_0;
    %parti/s 13, 0, 2;
    %addi 1024, 0, 13;
    %store/vec4 v0x55c667cee3c0_0, 0, 13;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x55c667cee140_0;
    %parti/s 13, 0, 2;
    %addi 5120, 0, 13;
    %store/vec4 v0x55c667cee3c0_0, 0, 13;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55c667cee140_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c667cee3c0_0, 0, 13;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
<<<<<<< HEAD
    .scope S_0x556a83f5ef50;
T_2 ;
    %wait E_0x556a83f5f260;
    %load/vec4 v0x556a83f5fb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x556a83f5f980_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x556a83f5fa20, 4;
    %load/vec4 v0x556a83f5f980_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x556a83f5fa20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556a83f5f980_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x556a83f5fa20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x556a83f5f980_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x556a83f5fa20, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x556a83f5fbd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x556a83f5fd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x556a83f5f7e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x556a83f5fe30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x556a83f5f980_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556a83f5fa20, 0, 4;
T_2.4 ;
    %load/vec4 v0x556a83f5f7e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x556a83f5fe30_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x556a83f5f980_0;
=======
    .scope S_0x55c667ced990;
T_2 ;
    %wait E_0x55c667cedca0;
    %load/vec4 v0x55c667cee570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55c667cee3c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c667cee460, 4;
    %load/vec4 v0x55c667cee3c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c667cee460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c667cee3c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55c667cee460, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c667cee3c0_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x55c667cee460, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c667cee610_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55c667cee7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55c667cee220_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55c667cee870_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55c667cee3c0_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c667cee460, 0, 4;
T_2.4 ;
    %load/vec4 v0x55c667cee220_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x55c667cee870_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55c667cee3c0_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x556a83f5fa20, 0, 4;
T_2.6 ;
    %load/vec4 v0x556a83f5f7e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x556a83f5fe30_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x556a83f5f980_0;
=======
    %assign/vec4/a/d v0x55c667cee460, 0, 4;
T_2.6 ;
    %load/vec4 v0x55c667cee220_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x55c667cee870_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55c667cee3c0_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x556a83f5fa20, 0, 4;
T_2.8 ;
    %load/vec4 v0x556a83f5f7e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x556a83f5fe30_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x556a83f5f980_0;
=======
    %assign/vec4/a/d v0x55c667cee460, 0, 4;
T_2.8 ;
    %load/vec4 v0x55c667cee220_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x55c667cee870_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55c667cee3c0_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
<<<<<<< HEAD
    %assign/vec4/a/d v0x556a83f5fa20, 0, 4;
=======
    %assign/vec4/a/d v0x55c667cee460, 0, 4;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
T_2.10 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
<<<<<<< HEAD
    .scope S_0x556a83f405e0;
T_3 ;
Ewait_0 .event/or E_0x556a83f3fa00, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x556a83f3d420_0;
=======
    .scope S_0x55c667c6a520;
T_3 ;
Ewait_0 .event/or E_0x55c667cd19c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55c667ccf3e0_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
<<<<<<< HEAD
    %load/vec4 v0x556a83f3cb80_0;
    %store/vec4 v0x556a83f3d710_0, 0, 32;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v0x556a83edd650_0;
    %load/vec4 v0x556a83f3cb80_0;
    %add;
    %store/vec4 v0x556a83f3d710_0, 0, 32;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v0x556a83edd650_0;
    %load/vec4 v0x556a83f3cb80_0;
    %sub;
    %store/vec4 v0x556a83f3d710_0, 0, 32;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0x556a83edd650_0;
    %load/vec4 v0x556a83f3cb80_0;
    %and;
    %store/vec4 v0x556a83f3d710_0, 0, 32;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v0x556a83edd650_0;
    %load/vec4 v0x556a83f3cb80_0;
    %or;
    %store/vec4 v0x556a83f3d710_0, 0, 32;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0x556a83edd650_0;
    %load/vec4 v0x556a83f3cb80_0;
    %xor;
    %store/vec4 v0x556a83f3d710_0, 0, 32;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0x556a83f3cb80_0;
    %ix/getv 4, v0x556a83f3dc70_0;
    %shiftr 4;
    %store/vec4 v0x556a83f3d710_0, 0, 32;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0x556a83f3cb80_0;
    %ix/getv 4, v0x556a83f3dc70_0;
    %shiftr/s 4;
    %store/vec4 v0x556a83f3d710_0, 0, 32;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x556a83f3cb80_0;
    %ix/getv 4, v0x556a83f3dc70_0;
    %shiftl 4;
    %store/vec4 v0x556a83f3d710_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x556a83edd650_0;
    %load/vec4 v0x556a83f3cb80_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556a83f3d710_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x556a83edd650_0;
    %load/vec4 v0x556a83f3cb80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556a83f3d710_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %load/vec4 v0x556a83edd650_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x556a83f5a7b0_0, 0, 1;
    %load/vec4 v0x556a83edd650_0;
    %load/vec4 v0x556a83f3cb80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x556a83f3b750_0, 0, 1;
    %load/vec4 v0x556a83edd650_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0x556a83f38610_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x556a83f5a9c0;
T_4 ;
Ewait_1 .event/or E_0x556a83f5ab90, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x556a83f5bc10_0;
=======
    %load/vec4 v0x55c667cceb40_0;
    %store/vec4 v0x55c667ccf6d0_0, 0, 32;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v0x55c667c67160_0;
    %load/vec4 v0x55c667cceb40_0;
    %add;
    %store/vec4 v0x55c667ccf6d0_0, 0, 32;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v0x55c667c67160_0;
    %load/vec4 v0x55c667cceb40_0;
    %sub;
    %store/vec4 v0x55c667ccf6d0_0, 0, 32;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0x55c667c67160_0;
    %load/vec4 v0x55c667cceb40_0;
    %and;
    %store/vec4 v0x55c667ccf6d0_0, 0, 32;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v0x55c667c67160_0;
    %load/vec4 v0x55c667cceb40_0;
    %or;
    %store/vec4 v0x55c667ccf6d0_0, 0, 32;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0x55c667c67160_0;
    %load/vec4 v0x55c667cceb40_0;
    %xor;
    %store/vec4 v0x55c667ccf6d0_0, 0, 32;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0x55c667cceb40_0;
    %ix/getv 4, v0x55c667ccfc30_0;
    %shiftr 4;
    %store/vec4 v0x55c667ccf6d0_0, 0, 32;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0x55c667cceb40_0;
    %ix/getv 4, v0x55c667ccfc30_0;
    %shiftr/s 4;
    %store/vec4 v0x55c667ccf6d0_0, 0, 32;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x55c667cceb40_0;
    %ix/getv 4, v0x55c667ccfc30_0;
    %shiftl 4;
    %store/vec4 v0x55c667ccf6d0_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55c667c67160_0;
    %load/vec4 v0x55c667cceb40_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c667ccf6d0_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55c667c67160_0;
    %load/vec4 v0x55c667cceb40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c667ccf6d0_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %load/vec4 v0x55c667c67160_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55c667ce91f0_0, 0, 1;
    %load/vec4 v0x55c667c67160_0;
    %load/vec4 v0x55c667cceb40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55c667ccd710_0, 0, 1;
    %load/vec4 v0x55c667c67160_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0x55c667cca600_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55c667ce9400;
T_4 ;
Ewait_1 .event/or E_0x55c667ce95d0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55c667cea650_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
<<<<<<< HEAD
    %load/vec4a v0x556a83f5b640, 4;
=======
    %load/vec4a v0x55c667cea080, 4;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5b560_0, 0, 32;
    %load/vec4 v0x556a83f5bc10_0;
=======
    %store/vec4 v0x55c667ce9fa0_0, 0, 32;
    %load/vec4 v0x55c667cea650_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
<<<<<<< HEAD
    %load/vec4 v0x556a83f5af50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x556a83f5b640, 4;
=======
    %load/vec4 v0x55c667ce9990_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c667cea080, 4;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5b160_0, 0, 32;
    %load/vec4 v0x556a83f5bc10_0;
=======
    %store/vec4 v0x55c667ce9ba0_0, 0, 32;
    %load/vec4 v0x55c667cea650_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
<<<<<<< HEAD
    %load/vec4 v0x556a83f5b030_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x556a83f5b640, 4;
=======
    %load/vec4 v0x55c667ce9a70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55c667cea080, 4;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5b220_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x556a83f5a9c0;
T_5 ;
    %wait E_0x556a83f3fb20;
    %load/vec4 v0x556a83f5bc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556a83f5ae90_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x556a83f5ae90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x556a83f5ae90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556a83f5b640, 0, 4;
    %load/vec4 v0x556a83f5ae90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556a83f5ae90_0, 0, 32;
=======
    %store/vec4 v0x55c667ce9c60_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c667ce9400;
T_5 ;
    %wait E_0x55c667cd1ae0;
    %load/vec4 v0x55c667cea650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c667ce98d0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x55c667ce98d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55c667ce98d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c667cea080, 0, 4;
    %load/vec4 v0x55c667ce98d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c667ce98d0_0, 0, 32;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5b4a0_0;
    %load/vec4 v0x556a83f5b2e0_0;
=======
    %load/vec4 v0x55c667ce9ee0_0;
    %load/vec4 v0x55c667ce9d20_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5add0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x556a83f5b3c0_0;
    %load/vec4 v0x556a83f5b2e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556a83f5b640, 0, 4;
=======
    %load/vec4 v0x55c667ce9810_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x55c667ce9e00_0;
    %load/vec4 v0x55c667ce9d20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c667cea080, 0, 4;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
<<<<<<< HEAD
    .scope S_0x556a83ee2310;
T_6 ;
    %wait E_0x556a83f3f8a0;
    %load/vec4 v0x556a83f5d060_0;
    %store/vec4 v0x556a83f5c960_0, 0, 32;
    %load/vec4 v0x556a83f5c0d0_0;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %store/vec4 v0x556a83f5c350_0, 0, 32;
    %load/vec4 v0x556a83f5cc30_0;
=======
    .scope S_0x55c667c39e80;
T_6 ;
    %wait E_0x55c667cd1860;
    %load/vec4 v0x55c667cebaa0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55c667cec2a0_0;
    %or;
    %store/vec4 v0x55c667cea8d0_0, 0, 1;
    %load/vec4 v0x55c667cebaa0_0;
    %store/vec4 v0x55c667ceb3a0_0, 0, 32;
    %load/vec4 v0x55c667ceab10_0;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %store/vec4 v0x55c667cead90_0, 0, 32;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 4, 2, 3;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5d300_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667cebd40_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 5, 6, 4;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5c170_0, 0, 5;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %store/vec4 v0x55c667ceabb0_0, 0, 5;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 0, 2;
    %cmpi/e 25, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5d300_0;
    %pad/u 64;
    %load/vec4 v0x556a83f5d3c0_0;
=======
    %load/vec4 v0x55c667cebd40_0;
    %pad/u 64;
    %load/vec4 v0x55c667cebe00_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %pad/u 64;
    %mul;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
<<<<<<< HEAD
    %load/vec4 v0x556a83f5d300_0;
    %pad/u 64;
    %load/vec4 v0x556a83f5d3c0_0;
=======
    %load/vec4 v0x55c667cebd40_0;
    %pad/u 64;
    %load/vec4 v0x55c667cebe00_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %pad/u 64;
    %mul;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5d140_0, 0, 64;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %store/vec4 v0x55c667cebb80_0, 0, 64;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 0, 2;
    %cmpi/e 27, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.4, 8;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5d300_0;
    %load/vec4 v0x556a83f5d3c0_0;
    %div;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v0x556a83f5d300_0;
    %load/vec4 v0x556a83f5d3c0_0;
=======
    %load/vec4 v0x55c667cebd40_0;
    %load/vec4 v0x55c667cebe00_0;
    %div;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v0x55c667cebd40_0;
    %load/vec4 v0x55c667cebe00_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %div;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5d220_0, 0, 32;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %store/vec4 v0x55c667cebc60_0, 0, 32;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 0, 2;
    %cmpi/e 27, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.6, 8;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5d300_0;
    %load/vec4 v0x556a83f5d3c0_0;
    %mod;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v0x556a83f5d300_0;
    %load/vec4 v0x556a83f5d3c0_0;
=======
    %load/vec4 v0x55c667cebd40_0;
    %load/vec4 v0x55c667cebe00_0;
    %mod;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v0x55c667cebd40_0;
    %load/vec4 v0x55c667cebe00_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %mod;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5d7c0_0, 0, 32;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %store/vec4 v0x55c667cec200_0, 0, 32;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 1;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5c550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a83f5c3f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556a83f5c610_0, 0, 32;
    %load/vec4 v0x556a83f5d3c0_0;
    %store/vec4 v0x556a83f5bf70_0, 0, 32;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %store/vec4 v0x55c667ceaf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c667ceae30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c667ceb050_0, 0, 32;
    %load/vec4 v0x55c667cebe00_0;
    %store/vec4 v0x55c667cea9b0_0, 0, 32;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 0, 2;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 31, 0, 5;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
<<<<<<< HEAD
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 5, 11, 5;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5d480_0, 0, 5;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %store/vec4 v0x55c667cebec0_0, 0, 5;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 0, 2;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.12, 8;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5d060_0;
    %addi 4, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %load/vec4 v0x556a83f5c0d0_0;
=======
    %load/vec4 v0x55c667cebaa0_0;
    %addi 4, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %load/vec4 v0x55c667ceab10_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5d550_0, 0, 32;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %store/vec4 v0x55c667cebf90_0, 0, 32;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 0, 2;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 26, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 27, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 24, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 25, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 17, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 19, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %inv;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5d620_0, 0, 1;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667cea8d0_0;
    %and;
    %store/vec4 v0x55c667cec060_0, 0, 1;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 5, 1, 2;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_6.14, 8;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5d300_0;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %load/vec4 v0x556a83f5d060_0;
=======
    %load/vec4 v0x55c667cebd40_0;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %load/vec4 v0x55c667cebaa0_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %addi 4, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5cfa0_0, 0, 32;
    %load/vec4 v0x556a83f5cc30_0;
    %parti/s 6, 0, 2;
    %cmpi/e 24, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %store/vec4 v0x55c667ceb9e0_0, 0, 32;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 6, 0, 2;
    %cmpi/e 24, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 0, 2;
    %cmpi/e 25, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_6.16, 4;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5d140_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x556a83f5c7c0_0, 0, 32;
    %load/vec4 v0x556a83f5d140_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x556a83f5cd10_0, 0, 32;
    %jmp T_6.17;
T_6.16 ;
    %load/vec4 v0x556a83f5cc30_0;
    %parti/s 6, 0, 2;
    %cmpi/e 26, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667cebb80_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c667ceb200_0, 0, 32;
    %load/vec4 v0x55c667cebb80_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c667ceb750_0, 0, 32;
    %jmp T_6.17;
T_6.16 ;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 6, 0, 2;
    %cmpi/e 26, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 0, 2;
    %cmpi/e 27, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_6.18, 4;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5d140_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x556a83f5c7c0_0, 0, 32;
    %load/vec4 v0x556a83f5d140_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x556a83f5cd10_0, 0, 32;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667cec200_0;
    %store/vec4 v0x55c667ceb200_0, 0, 32;
    %load/vec4 v0x55c667cebc60_0;
    %store/vec4 v0x55c667ceb750_0, 0, 32;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 0, 2;
    %cmpi/e 17, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.20, 8;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5d300_0;
    %jmp/1 T_6.21, 8;
T_6.20 ; End of true expr.
    %load/vec4 v0x556a83f5c880_0;
=======
    %load/vec4 v0x55c667cebd40_0;
    %jmp/1 T_6.21, 8;
T_6.20 ; End of true expr.
    %load/vec4 v0x55c667ceb2c0_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %jmp/0 T_6.21, 8;
 ; End of false expr.
    %blend;
T_6.21;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5c7c0_0, 0, 32;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %store/vec4 v0x55c667ceb200_0, 0, 32;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 0, 2;
    %cmpi/e 19, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.22, 8;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5d300_0;
    %jmp/1 T_6.23, 8;
T_6.22 ; End of true expr.
    %load/vec4 v0x556a83f5cdf0_0;
=======
    %load/vec4 v0x55c667cebd40_0;
    %jmp/1 T_6.23, 8;
T_6.22 ; End of true expr.
    %load/vec4 v0x55c667ceb830_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %jmp/0 T_6.23, 8;
 ; End of false expr.
    %blend;
T_6.23;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5cd10_0, 0, 32;
T_6.19 ;
T_6.17 ;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %store/vec4 v0x55c667ceb750_0, 0, 32;
T_6.19 ;
T_6.17 ;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %load/vec4 v0x55c667ceab10_0;
    %store/vec4 v0x55c667cebf90_0, 0, 32;
    %jmp T_6.28;
T_6.24 ;
    %load/vec4 v0x55c667cebaa0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55c667cebf90_0, 0, 32;
    %jmp T_6.28;
T_6.25 ;
    %load/vec4 v0x55c667ceb2c0_0;
    %store/vec4 v0x55c667cebf90_0, 0, 32;
    %jmp T_6.28;
T_6.26 ;
    %load/vec4 v0x55c667ceb830_0;
    %store/vec4 v0x55c667cebf90_0, 0, 32;
    %jmp T_6.28;
T_6.28 ;
    %pop/vec4 1;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.33, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.37, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.40, 6;
    %pushi/vec4 0, 0, 4;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.37;
T_6.24 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.37;
T_6.25 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.37;
T_6.26 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.37;
T_6.27 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.37;
T_6.28 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.37;
T_6.29 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.37;
T_6.30 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.37;
T_6.31 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.37;
T_6.32 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.37;
T_6.33 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.37;
T_6.34 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.37;
T_6.35 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.37;
T_6.37 ;
    %pop/vec4 1;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.42;
T_6.29 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.42;
T_6.30 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.42;
T_6.31 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.42;
T_6.32 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.42;
T_6.33 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.42;
T_6.34 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.42;
T_6.35 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.42;
T_6.36 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.42;
T_6.37 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.42;
T_6.38 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.42;
T_6.39 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.42;
T_6.40 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.42;
T_6.42 ;
    %pop/vec4 1;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_6.43, 4;
    %pushi/vec4 0, 0, 1;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5c550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a83f5c3f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556a83f5c610_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %load/vec4 v0x556a83f5d3c0_0;
    %store/vec4 v0x556a83f5bf70_0, 0, 32;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x556a83f5d480_0, 0, 5;
    %load/vec4 v0x556a83f5d060_0;
    %store/vec4 v0x556a83f5d550_0, 0, 32;
    %load/vec4 v0x556a83f5cc30_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x556a83f5d620_0, 0, 1;
    %load/vec4 v0x556a83f5cc30_0;
    %parti/s 1, 16, 6;
    %load/vec4 v0x556a83f5ced0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_6.40, 8;
    %load/vec4 v0x556a83f5d060_0;
    %load/vec4 v0x556a83f5cc30_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %store/vec4 v0x55c667ceaf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c667ceae30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c667ceb050_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %load/vec4 v0x55c667cebe00_0;
    %store/vec4 v0x55c667cea9b0_0, 0, 32;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x55c667cebec0_0, 0, 5;
    %load/vec4 v0x55c667cebaa0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55c667cebf90_0, 0, 32;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x55c667cea8d0_0;
    %and;
    %store/vec4 v0x55c667cec060_0, 0, 1;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 1, 16, 6;
    %load/vec4 v0x55c667ceb910_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_6.45, 8;
    %load/vec4 v0x55c667cebaa0_0;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
<<<<<<< HEAD
    %jmp/1 T_6.41, 8;
T_6.40 ; End of true expr.
    %load/vec4 v0x556a83f5d060_0;
=======
    %jmp/1 T_6.46, 8;
T_6.45 ; End of true expr.
    %load/vec4 v0x55c667cebaa0_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %addi 4, 0, 32;
    %jmp/0 T_6.46, 8;
 ; End of false expr.
    %blend;
<<<<<<< HEAD
T_6.41;
    %store/vec4 v0x556a83f5cfa0_0, 0, 32;
    %load/vec4 v0x556a83f5c880_0;
    %store/vec4 v0x556a83f5c7c0_0, 0, 32;
    %load/vec4 v0x556a83f5cdf0_0;
    %store/vec4 v0x556a83f5cd10_0, 0, 32;
    %jmp T_6.39;
T_6.38 ;
    %load/vec4 v0x556a83f5cc30_0;
=======
T_6.46;
    %store/vec4 v0x55c667ceb9e0_0, 0, 32;
    %load/vec4 v0x55c667ceb2c0_0;
    %store/vec4 v0x55c667ceb200_0, 0, 32;
    %load/vec4 v0x55c667ceb830_0;
    %store/vec4 v0x55c667ceb750_0, 0, 32;
    %jmp T_6.44;
T_6.43 ;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c667cea8d0_0;
    %and;
    %or;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5c550_0, 0, 1;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %store/vec4 v0x55c667ceaf90_0, 0, 1;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5c3f0_0, 0, 1;
    %load/vec4 v0x556a83f5cc30_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667cea8d0_0;
    %and;
    %store/vec4 v0x55c667ceae30_0, 0, 1;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
<<<<<<< HEAD
    %jmp/0 T_6.42, 8;
    %load/vec4 v0x556a83f5cc30_0;
    %parti/s 5, 16, 6;
    %pad/u 32;
    %jmp/1 T_6.43, 8;
T_6.42 ; End of true expr.
    %load/vec4 v0x556a83f5cc30_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %jmp/0 T_6.47, 8;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 5, 16, 6;
    %pad/u 32;
    %jmp/1 T_6.48, 8;
T_6.47 ; End of true expr.
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.48, 8;
 ; End of false expr.
    %blend;
<<<<<<< HEAD
T_6.43;
    %store/vec4 v0x556a83f5bf70_0, 0, 32;
    %load/vec4 v0x556a83f5cc30_0;
=======
T_6.48;
    %store/vec4 v0x55c667cea9b0_0, 0, 32;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %cmpi/e 3, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.49, 8;
    %pushi/vec4 31, 0, 5;
<<<<<<< HEAD
    %jmp/1 T_6.45, 8;
T_6.44 ; End of true expr.
    %load/vec4 v0x556a83f5cc30_0;
=======
    %jmp/1 T_6.50, 8;
T_6.49 ; End of true expr.
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 5, 16, 6;
    %jmp/0 T_6.50, 8;
 ; End of false expr.
    %blend;
<<<<<<< HEAD
T_6.45;
    %store/vec4 v0x556a83f5d480_0, 0, 5;
    %load/vec4 v0x556a83f5cc30_0;
=======
T_6.50;
    %store/vec4 v0x55c667cebec0_0, 0, 5;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 33, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 15, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 38, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 10, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 11, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %pushi/vec4 14, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5d620_0, 0, 1;
    %load/vec4 v0x556a83f5c880_0;
    %store/vec4 v0x556a83f5c7c0_0, 0, 32;
    %load/vec4 v0x556a83f5cdf0_0;
    %store/vec4 v0x556a83f5cd10_0, 0, 32;
    %load/vec4 v0x556a83f5cc30_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_6.46, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_6.47, 6;
    %load/vec4 v0x556a83f5d3c0_0;
    %store/vec4 v0x556a83f5c610_0, 0, 32;
    %jmp T_6.49;
T_6.46 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x556a83f5d3c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556a83f5c610_0, 0, 32;
    %jmp T_6.49;
T_6.47 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x556a83f5d3c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556a83f5c610_0, 0, 32;
    %jmp T_6.49;
T_6.49 ;
    %pop/vec4 1;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %load/vec4 v0x55c667cea8d0_0;
    %and;
    %store/vec4 v0x55c667cec060_0, 0, 1;
    %load/vec4 v0x55c667ceb2c0_0;
    %store/vec4 v0x55c667ceb200_0, 0, 32;
    %load/vec4 v0x55c667ceb830_0;
    %store/vec4 v0x55c667ceb750_0, 0, 32;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_6.51, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_6.52, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_6.53, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_6.54, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_6.55, 6;
    %pushi/vec4 0, 0, 4;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.56;
T_6.50 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.56;
T_6.51 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.56;
T_6.52 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.56;
T_6.53 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.56;
=======
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.57;
T_6.51 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.57;
T_6.52 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.57;
T_6.53 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.57;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
T_6.54 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.57;
T_6.55 ;
    %pushi/vec4 4, 0, 4;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5c030_0, 0, 4;
    %jmp T_6.56;
T_6.56 ;
    %pop/vec4 1;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %store/vec4 v0x55c667ceaa70_0, 0, 4;
    %jmp T_6.57;
T_6.57 ;
    %pop/vec4 1;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 6, 26, 6;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.58, 4;
    %load/vec4 v0x55c667ceab10_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.60, 8;
    %load/vec4 v0x55c667cebe00_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_6.61, 8;
T_6.60 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_6.61, 8;
 ; End of false expr.
    %blend;
T_6.61;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c667ceb050_0, 4, 8;
    %load/vec4 v0x55c667ceab10_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.62, 8;
    %load/vec4 v0x55c667cebe00_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_6.63, 8;
T_6.62 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_6.63, 8;
 ; End of false expr.
    %blend;
T_6.63;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c667ceb050_0, 4, 8;
    %load/vec4 v0x55c667ceab10_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.64, 8;
    %load/vec4 v0x55c667cebe00_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_6.65, 8;
T_6.64 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_6.65, 8;
 ; End of false expr.
    %blend;
T_6.65;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c667ceb050_0, 4, 8;
    %load/vec4 v0x55c667ceab10_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.66, 8;
    %load/vec4 v0x55c667cebe00_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_6.67, 8;
T_6.66 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_6.67, 8;
 ; End of false expr.
    %blend;
T_6.67;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c667ceb050_0, 4, 8;
    %jmp T_6.59;
T_6.58 ;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 6, 26, 6;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.68, 4;
    %load/vec4 v0x55c667ceab10_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.70, 8;
    %load/vec4 v0x55c667cebe00_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %jmp/1 T_6.71, 8;
T_6.70 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55c667cebe00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.71, 8;
 ; End of false expr.
    %blend;
T_6.71;
    %store/vec4 v0x55c667ceb050_0, 0, 32;
    %jmp T_6.69;
T_6.68 ;
    %load/vec4 v0x55c667cebe00_0;
    %store/vec4 v0x55c667ceb050_0, 0, 32;
T_6.69 ;
T_6.59 ;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.72, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.73, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.74, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.75, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.76, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_6.77, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.78, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.79, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
<<<<<<< HEAD
    %jmp/1 T_6.65, 6;
    %load/vec4 v0x556a83f5c0d0_0;
    %store/vec4 v0x556a83f5d550_0, 0, 32;
    %jmp T_6.67;
T_6.57 ;
    %load/vec4 v0x556a83f5d060_0;
    %addi 4, 0, 32;
    %store/vec4 v0x556a83f5d550_0, 0, 32;
    %jmp T_6.67;
T_6.58 ;
    %load/vec4 v0x556a83f5c490_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x556a83f5c490_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556a83f5d550_0, 0, 32;
    %jmp T_6.67;
T_6.59 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x556a83f5c490_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556a83f5d550_0, 0, 32;
    %jmp T_6.67;
T_6.60 ;
    %load/vec4 v0x556a83f5c490_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x556a83f5c490_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556a83f5d550_0, 0, 32;
    %jmp T_6.67;
T_6.61 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x556a83f5c490_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556a83f5d550_0, 0, 32;
    %jmp T_6.67;
T_6.62 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %jmp/1 T_6.80, 6;
    %load/vec4 v0x55c667ceab10_0;
    %store/vec4 v0x55c667cebf90_0, 0, 32;
    %jmp T_6.82;
T_6.72 ;
    %load/vec4 v0x55c667cebaa0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55c667cebf90_0, 0, 32;
    %jmp T_6.82;
T_6.73 ;
    %load/vec4 v0x55c667ceaed0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x55c667ceaed0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c667cebf90_0, 0, 32;
    %jmp T_6.82;
T_6.74 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55c667ceaed0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c667cebf90_0, 0, 32;
    %jmp T_6.82;
T_6.75 ;
    %load/vec4 v0x55c667ceaed0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55c667ceaed0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c667cebf90_0, 0, 32;
    %jmp T_6.82;
T_6.76 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55c667ceaed0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c667cebf90_0, 0, 32;
    %jmp T_6.82;
T_6.77 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5d550_0, 0, 32;
    %jmp T_6.67;
T_6.63 ;
    %load/vec4 v0x556a83f5c490_0;
    %store/vec4 v0x556a83f5d550_0, 0, 32;
    %jmp T_6.67;
T_6.64 ;
    %load/vec4 v0x556a83f5c490_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x556a83f5d3c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556a83f5d550_0, 0, 32;
    %jmp T_6.67;
T_6.65 ;
    %load/vec4 v0x556a83f5d3c0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x556a83f5c490_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556a83f5d550_0, 0, 32;
    %jmp T_6.67;
T_6.67 ;
    %pop/vec4 1;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %store/vec4 v0x55c667cebf90_0, 0, 32;
    %jmp T_6.82;
T_6.78 ;
    %load/vec4 v0x55c667ceaed0_0;
    %store/vec4 v0x55c667cebf90_0, 0, 32;
    %jmp T_6.82;
T_6.79 ;
    %load/vec4 v0x55c667ceaed0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55c667cebe00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c667cebf90_0, 0, 32;
    %jmp T_6.82;
T_6.80 ;
    %load/vec4 v0x55c667cebe00_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55c667ceaed0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c667cebf90_0, 0, 32;
    %jmp T_6.82;
T_6.82 ;
    %pop/vec4 1;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.83, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.84, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.85, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.86, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.87, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
<<<<<<< HEAD
    %jmp/1 T_6.73, 6;
    %load/vec4 v0x556a83f5d060_0;
    %addi 4, 0, 32;
    %store/vec4 v0x556a83f5cfa0_0, 0, 32;
    %jmp T_6.75;
T_6.68 ;
    %load/vec4 v0x556a83f5c6f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.76, 8;
    %load/vec4 v0x556a83f5d060_0;
    %load/vec4 v0x556a83f5cc30_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x556a83f5cc30_0;
=======
    %jmp/1 T_6.88, 6;
    %load/vec4 v0x55c667cebaa0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55c667ceb9e0_0, 0, 32;
    %jmp T_6.90;
T_6.83 ;
    %load/vec4 v0x55c667ceb130_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.91, 8;
    %load/vec4 v0x55c667cebaa0_0;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
<<<<<<< HEAD
    %jmp/1 T_6.77, 8;
T_6.76 ; End of true expr.
    %load/vec4 v0x556a83f5d060_0;
=======
    %jmp/1 T_6.92, 8;
T_6.91 ; End of true expr.
    %load/vec4 v0x55c667cebaa0_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %addi 4, 0, 32;
    %jmp/0 T_6.92, 8;
 ; End of false expr.
    %blend;
<<<<<<< HEAD
T_6.77;
    %store/vec4 v0x556a83f5cfa0_0, 0, 32;
    %jmp T_6.75;
T_6.69 ;
    %load/vec4 v0x556a83f5ced0_0;
    %inv;
    %load/vec4 v0x556a83f5d930_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.78, 8;
    %load/vec4 v0x556a83f5d060_0;
    %load/vec4 v0x556a83f5cc30_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x556a83f5cc30_0;
=======
T_6.92;
    %store/vec4 v0x55c667ceb9e0_0, 0, 32;
    %jmp T_6.90;
T_6.84 ;
    %load/vec4 v0x55c667ceb910_0;
    %inv;
    %load/vec4 v0x55c667cec370_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.93, 8;
    %load/vec4 v0x55c667cebaa0_0;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
<<<<<<< HEAD
    %jmp/1 T_6.79, 8;
T_6.78 ; End of true expr.
    %load/vec4 v0x556a83f5d060_0;
=======
    %jmp/1 T_6.94, 8;
T_6.93 ; End of true expr.
    %load/vec4 v0x55c667cebaa0_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %addi 4, 0, 32;
    %jmp/0 T_6.94, 8;
 ; End of false expr.
    %blend;
<<<<<<< HEAD
T_6.79;
    %store/vec4 v0x556a83f5cfa0_0, 0, 32;
    %jmp T_6.75;
T_6.70 ;
    %load/vec4 v0x556a83f5ced0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x556a83f5d930_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_6.80, 9;
    %load/vec4 v0x556a83f5d060_0;
    %load/vec4 v0x556a83f5cc30_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x556a83f5cc30_0;
=======
T_6.94;
    %store/vec4 v0x55c667ceb9e0_0, 0, 32;
    %jmp T_6.90;
T_6.85 ;
    %load/vec4 v0x55c667ceb910_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55c667cec370_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_6.95, 9;
    %load/vec4 v0x55c667cebaa0_0;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
<<<<<<< HEAD
    %jmp/1 T_6.81, 9;
T_6.80 ; End of true expr.
    %load/vec4 v0x556a83f5d060_0;
=======
    %jmp/1 T_6.96, 9;
T_6.95 ; End of true expr.
    %load/vec4 v0x55c667cebaa0_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %addi 4, 0, 32;
    %jmp/0 T_6.96, 9;
 ; End of false expr.
    %blend;
<<<<<<< HEAD
T_6.81;
    %store/vec4 v0x556a83f5cfa0_0, 0, 32;
    %jmp T_6.75;
T_6.71 ;
    %load/vec4 v0x556a83f5c6f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_6.82, 8;
    %load/vec4 v0x556a83f5d060_0;
    %load/vec4 v0x556a83f5cc30_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x556a83f5cc30_0;
=======
T_6.96;
    %store/vec4 v0x55c667ceb9e0_0, 0, 32;
    %jmp T_6.90;
T_6.86 ;
    %load/vec4 v0x55c667ceb130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_6.97, 8;
    %load/vec4 v0x55c667cebaa0_0;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55c667ceb670_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
<<<<<<< HEAD
    %jmp/1 T_6.83, 8;
T_6.82 ; End of true expr.
    %load/vec4 v0x556a83f5d060_0;
=======
    %jmp/1 T_6.98, 8;
T_6.97 ; End of true expr.
    %load/vec4 v0x55c667cebaa0_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %addi 4, 0, 32;
    %jmp/0 T_6.98, 8;
 ; End of false expr.
    %blend;
<<<<<<< HEAD
T_6.83;
    %store/vec4 v0x556a83f5cfa0_0, 0, 32;
    %jmp T_6.75;
T_6.72 ;
    %load/vec4 v0x556a83f5d060_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x556a83f5cc30_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x556a83f5cfa0_0, 0, 32;
    %jmp T_6.75;
T_6.73 ;
    %load/vec4 v0x556a83f5d060_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x556a83f5cc30_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x556a83f5cfa0_0, 0, 32;
    %jmp T_6.75;
T_6.75 ;
=======
T_6.98;
    %store/vec4 v0x55c667ceb9e0_0, 0, 32;
    %jmp T_6.90;
T_6.87 ;
    %load/vec4 v0x55c667cebaa0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55c667ceb9e0_0, 0, 32;
    %jmp T_6.90;
T_6.88 ;
    %load/vec4 v0x55c667cebaa0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55c667ceb670_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55c667ceb9e0_0, 0, 32;
    %jmp T_6.90;
T_6.90 ;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %pop/vec4 1;
T_6.44 ;
T_6.9 ;
    %jmp T_6;
    .thread T_6, $push;
<<<<<<< HEAD
    .scope S_0x556a83ee2310;
T_7 ;
    %wait E_0x556a83f3fb20;
    %load/vec4 v0x556a83f5d860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x556a83f5d060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556a83f5be90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556a83f5cc30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556a83f5c880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556a83f5cdf0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x556a83f5c2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x556a83f5cfa0_0;
    %assign/vec4 v0x556a83f5d060_0, 0;
    %load/vec4 v0x556a83f5d060_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %assign/vec4 v0x556a83f5be90_0, 0;
    %load/vec4 v0x556a83f5ca40_0;
    %assign/vec4 v0x556a83f5cc30_0, 0;
    %load/vec4 v0x556a83f5c7c0_0;
    %assign/vec4 v0x556a83f5c880_0, 0;
    %load/vec4 v0x556a83f5cd10_0;
    %assign/vec4 v0x556a83f5cdf0_0, 0;
=======
    .scope S_0x55c667c39e80;
T_7 ;
    %wait E_0x55c667cd1ae0;
    %load/vec4 v0x55c667cec2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55c667cebaa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c667ceb670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c667ceb2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c667ceb830_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55c667ceacf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55c667cea8d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x55c667ceb9e0_0;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %load/vec4 v0x55c667cebaa0_0;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %assign/vec4 v0x55c667cebaa0_0, 0;
    %load/vec4 v0x55c667ceb480_0;
    %assign/vec4 v0x55c667ceb670_0, 0;
    %load/vec4 v0x55c667ceb200_0;
    %assign/vec4 v0x55c667ceb2c0_0, 0;
    %load/vec4 v0x55c667ceb750_0;
    %assign/vec4 v0x55c667ceb830_0, 0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
<<<<<<< HEAD
    .scope S_0x556a83ee2180;
T_8 ;
    %wait E_0x556a83e9d580;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x556a83f5dcf0_0, 0, 4;
    %load/vec4 v0x556a83f5e450_0;
    %load/vec4 v0x556a83f5e380_0;
    %cmp/ne;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x556a83f5e6c0_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x556a83f5e170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x556a83f5e6c0_0, 0, 2;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x556a83f5e2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x556a83f5e6c0_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x556a83f5e6c0_0, 0, 2;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %load/vec4 v0x556a83f5e6c0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %load/vec4 v0x556a83f5e380_0;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %load/vec4 v0x556a83f5e010_0;
=======
    .scope S_0x55c667c6b980;
T_8 ;
    %wait E_0x55c667bf5600;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55c667cec730_0, 0, 4;
    %load/vec4 v0x55c667cece90_0;
    %load/vec4 v0x55c667cecdc0_0;
    %cmp/ne;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55c667ced100_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c667cecbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c667ced100_0, 0, 2;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55c667ceccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c667ced100_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55c667ced100_0, 0, 2;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %load/vec4 v0x55c667ced100_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %load/vec4 v0x55c667cecdc0_0;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %load/vec4 v0x55c667ceca50_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5dc30_0, 0, 32;
    %load/vec4 v0x556a83f5e6c0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x556a83f5ec90_0, 0, 1;
    %load/vec4 v0x556a83f5e6c0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x556a83f5e6c0_0;
=======
    %store/vec4 v0x55c667cec670_0, 0, 32;
    %load/vec4 v0x55c667ced100_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55c667ced6d0_0, 0, 1;
    %load/vec4 v0x55c667ced100_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c667ced100_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5e7a0_0, 0, 1;
    %load/vec4 v0x556a83f5eaf0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_8.8, 8;
    %load/vec4 v0x556a83f5e860_0;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %load/vec4 v0x556a83f5e600_0;
=======
    %store/vec4 v0x55c667ced1e0_0, 0, 1;
    %load/vec4 v0x55c667ced530_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_8.8, 8;
    %load/vec4 v0x55c667ced2a0_0;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %load/vec4 v0x55c667ced040_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5e510_0, 0, 32;
    %load/vec4 v0x556a83f5eaf0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_8.10, 8;
    %load/vec4 v0x556a83f5e860_0;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %load/vec4 v0x556a83f5e210_0;
=======
    %store/vec4 v0x55c667cecf50_0, 0, 32;
    %load/vec4 v0x55c667ced530_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_8.10, 8;
    %load/vec4 v0x55c667ced2a0_0;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %load/vec4 v0x55c667cecc50_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5e0d0_0, 0, 32;
    %load/vec4 v0x556a83f5ebd0_0;
    %inv;
    %load/vec4 v0x556a83f5e6c0_0;
=======
    %store/vec4 v0x55c667cecb10_0, 0, 32;
    %load/vec4 v0x55c667ced610_0;
    %inv;
    %load/vec4 v0x55c667ced100_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
<<<<<<< HEAD
    %store/vec4 v0x556a83f5ded0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x556a83ee2180;
T_9 ;
    %wait E_0x556a83f3fb20;
    %load/vec4 v0x556a83f5ea00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556a83f5e600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556a83f5e210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x556a83f5e450_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x556a83f5eaf0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x556a83f5ebd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x556a83f5e380_0;
    %assign/vec4 v0x556a83f5e450_0, 0;
    %load/vec4 v0x556a83f5eaf0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.4, 8;
    %load/vec4 v0x556a83f5e860_0;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %load/vec4 v0x556a83f5e210_0;
=======
    %store/vec4 v0x55c667cec910_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55c667c6b980;
T_9 ;
    %wait E_0x55c667cd1ae0;
    %load/vec4 v0x55c667ced440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c667ced040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c667cecc50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c667cece90_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55c667ced530_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55c667ced610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55c667cecdc0_0;
    %assign/vec4 v0x55c667cece90_0, 0;
    %load/vec4 v0x55c667ced530_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.4, 8;
    %load/vec4 v0x55c667ced2a0_0;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %load/vec4 v0x55c667cecc50_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
<<<<<<< HEAD
    %assign/vec4 v0x556a83f5e210_0, 0;
    %load/vec4 v0x556a83f5eaf0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.6, 8;
    %load/vec4 v0x556a83f5e860_0;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %load/vec4 v0x556a83f5e600_0;
=======
    %assign/vec4 v0x55c667cecc50_0, 0;
    %load/vec4 v0x55c667ced530_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.6, 8;
    %load/vec4 v0x55c667ced2a0_0;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %load/vec4 v0x55c667ced040_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
<<<<<<< HEAD
    %assign/vec4 v0x556a83f5e600_0, 0;
    %load/vec4 v0x556a83f5e6c0_0;
    %assign/vec4 v0x556a83f5eaf0_0, 0;
=======
    %assign/vec4 v0x55c667ced040_0, 0;
    %load/vec4 v0x55c667ced100_0;
    %assign/vec4 v0x55c667ced530_0, 0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
<<<<<<< HEAD
    .scope S_0x556a83ee2b90;
T_10 ;
    %vpi_call/w 3 50 "$dumpfile", "mips_cpu_bus_tb.vcd" {0 0 0};
    %vpi_call/w 3 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x556a83ee2b90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a83f602c0_0, 0, 1;
=======
    .scope S_0x55c667c3a190;
T_10 ;
    %vpi_call/w 3 50 "$dumpfile", "mips_cpu_bus_tb.vcd" {0 0 0};
    %vpi_call/w 3 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c667c3a190 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c667ceed00_0, 0, 1;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %pushi/vec4 10000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
<<<<<<< HEAD
    %load/vec4 v0x556a83f602c0_0;
    %nor/r;
    %store/vec4 v0x556a83f602c0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 60 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x556a83ee00f0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x556a83ee2b90;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a83f606f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556a83f60650_0, 0;
    %wait E_0x556a83f3fb20;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556a83f60650_0, 0;
    %wait E_0x556a83f3fb20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556a83f60650_0, 0;
    %wait E_0x556a83f3fb20;
    %load/vec4 v0x556a83f60000_0;
=======
    %load/vec4 v0x55c667ceed00_0;
    %nor/r;
    %store/vec4 v0x55c667ceed00_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 60 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x55c667c69c00 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55c667c3a190;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c667cef130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c667cef090_0, 0;
    %wait E_0x55c667cd1ae0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c667cef090_0, 0;
    %wait E_0x55c667cd1ae0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c667cef090_0, 0;
    %wait E_0x55c667cd1ae0;
    %load/vec4 v0x55c667ceea40_0;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 78 "$display", "TB : CPU did not set active=1 after reset." {0 0 0};
T_11.1 ;
T_11.2 ;
<<<<<<< HEAD
    %load/vec4 v0x556a83f60000_0;
    %flag_set/vec4 8;
    %jmp/0xz T_11.3, 8;
    %wait E_0x556a83f3fb20;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call/w 3 84 "$display", "TB : INFO : register_v0=%h", v0x556a83f605b0_0 {0 0 0};
=======
    %load/vec4 v0x55c667ceea40_0;
    %flag_set/vec4 8;
    %jmp/0xz T_11.3, 8;
    %wait E_0x55c667cd1ae0;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call/w 3 84 "$display", "TB : INFO : register_v0=%h", v0x55c667ceeff0_0 {0 0 0};
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %vpi_call/w 3 85 "$display", "TB : finished; active=0" {0 0 0};
    %vpi_call/w 3 86 "$finish" {0 0 0};
    %end;
    .thread T_11;
<<<<<<< HEAD
    .scope S_0x556a83ee2b90;
T_12 ;
    %wait E_0x556a83e7a8a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a83f606f0_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x556a83f60360_0, 0, 32;
    %delay 25, 0;
    %load/vec4 v0x556a83f60510_0;
    %store/vec4 v0x556a83f60360_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a83f606f0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x556a83ee2b90;
T_13 ;
    %wait E_0x556a83eb2b80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556a83f606f0_0, 0, 1;
    %vpi_call/w 3 104 "$display", "TB : INFO : Waiting for WRITE; address=%h", v0x556a83f600c0_0 {0 0 0};
    %delay 35, 0;
    %vpi_call/w 3 106 "$display", "TB : INFO : WRITE completed; writedata=%h \012", v0x556a83f60880_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556a83f606f0_0, 0, 1;
=======
    .scope S_0x55c667c3a190;
T_12 ;
    %wait E_0x55c667bd2880;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c667cef130_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55c667ceeda0_0, 0, 32;
    %delay 25, 0;
    %load/vec4 v0x55c667ceef50_0;
    %store/vec4 v0x55c667ceeda0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c667cef130_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55c667c3a190;
T_13 ;
    %wait E_0x55c667c0abf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c667cef130_0, 0, 1;
    %vpi_call/w 3 104 "$display", "TB : INFO : Waiting for WRITE; address=%h", v0x55c667ceeb00_0 {0 0 0};
    %delay 35, 0;
    %vpi_call/w 3 106 "$display", "TB : INFO : WRITE completed; writedata=%h \012", v0x55c667cef2c0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c667cef130_0, 0, 1;
>>>>>>> 36e0067cc10dab53c93739c948a7be0d3bf97a64
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/0-testbenches/mips_cpu_bus_tb.v";
    "rtl/mips_cpu_bus.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu_alu.v";
    "rtl/mips_cpu_register_file.v";
    "test/0-testbenches/RAM_8x8192_avalon_mapped.v";
