INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:09:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 buffer94/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.175ns period=4.350ns})
  Destination:            buffer67/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.175ns period=4.350ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.350ns  (clk rise@4.350ns - clk rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.791ns (18.959%)  route 3.381ns (81.041%))
  Logic Levels:           12  (LUT3=3 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.833 - 4.350 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2852, unset)         0.508     0.508    buffer94/clk
    SLICE_X39Y83         FDRE                                         r  buffer94/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.198     0.706 f  buffer94/outs_reg[0]/Q
                         net (fo=33, routed)          0.242     0.948    buffer78/fifo/buffer94_outs
    SLICE_X39Y83         LUT3 (Prop_lut3_I0_O)        0.120     1.068 f  buffer78/fifo/fullReg_i_5__8/O
                         net (fo=5, routed)           0.511     1.579    buffer103/control/buffer78_outs
    SLICE_X37Y83         LUT6 (Prop_lut6_I3_O)        0.043     1.622 r  buffer103/control/fullReg_i_2__20/O
                         net (fo=11, routed)          0.181     1.803    control_merge0/tehb/control/cond_br20_trueOut_valid
    SLICE_X37Y81         LUT6 (Prop_lut6_I1_O)        0.043     1.846 r  control_merge0/tehb/control/dataReg[0]_i_2__2/O
                         net (fo=11, routed)          0.343     2.189    buffer78/fifo/fork2_outs_1_valid
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.043     2.232 f  buffer78/fifo/Empty_i_3__7/O
                         net (fo=2, routed)           0.386     2.618    buffer78/fifo/branch_ready0__12
    SLICE_X36Y84         LUT6 (Prop_lut6_I1_O)        0.043     2.661 f  buffer78/fifo/Empty_i_2__21/O
                         net (fo=4, routed)           0.238     2.899    buffer78/fifo/buffer78_outs_ready
    SLICE_X38Y83         LUT3 (Prop_lut3_I1_O)        0.043     2.942 r  buffer78/fifo/transmitValue_i_3__1/O
                         net (fo=2, routed)           0.300     3.242    fork27/control/generateBlocks[6].regblock/transmitValue_i_2__88[1]
    SLICE_X41Y82         LUT6 (Prop_lut6_I0_O)        0.043     3.285 r  fork27/control/generateBlocks[6].regblock/transmitValue_i_6__1/O
                         net (fo=1, routed)           0.160     3.445    fork27/control/generateBlocks[3].regblock/transmitValue_reg_1
    SLICE_X41Y83         LUT6 (Prop_lut6_I5_O)        0.043     3.488 f  fork27/control/generateBlocks[3].regblock/transmitValue_i_2__88/O
                         net (fo=14, routed)          0.197     3.685    buffer93/control/outs_reg[0]
    SLICE_X42Y84         LUT4 (Prop_lut4_I2_O)        0.043     3.728 f  buffer93/control/outputValid_i_3__12/O
                         net (fo=4, routed)           0.277     4.006    fork25/control/generateBlocks[2].regblock/fullReg_reg_0
    SLICE_X42Y88         LUT6 (Prop_lut6_I5_O)        0.043     4.049 f  fork25/control/generateBlocks[2].regblock/Memory[0][4]_i_2/O
                         net (fo=6, routed)           0.156     4.205    fork17/control/generateBlocks[1].regblock/buffer68_outs_ready
    SLICE_X42Y88         LUT6 (Prop_lut6_I1_O)        0.043     4.248 r  fork17/control/generateBlocks[1].regblock/dataReg[4]_i_2__2/O
                         net (fo=1, routed)           0.222     4.470    buffer61/control/anyBlockStop_0
    SLICE_X41Y88         LUT3 (Prop_lut3_I1_O)        0.043     4.513 r  buffer61/control/dataReg[4]_i_1__8/O
                         net (fo=5, routed)           0.168     4.680    buffer67/E[0]
    SLICE_X38Y88         FDRE                                         r  buffer67/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.350     4.350 r  
                                                      0.000     4.350 r  clk (IN)
                         net (fo=2852, unset)         0.483     4.833    buffer67/clk
    SLICE_X38Y88         FDRE                                         r  buffer67/dataReg_reg[0]/C
                         clock pessimism              0.000     4.833    
                         clock uncertainty           -0.035     4.797    
    SLICE_X38Y88         FDRE (Setup_fdre_C_CE)      -0.169     4.628    buffer67/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.628    
                         arrival time                          -4.680    
  -------------------------------------------------------------------
                         slack                                 -0.052    




