

================================================================
== Vitis HLS Report for 'getinstream_Pipeline_VITIS_LOOP_72_1'
================================================================
* Date:           Wed May 29 12:58:13 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.613 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%count = alloca i32 1"   --->   Operation 5 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_len_V = alloca i32 1"   --->   Operation 6 'alloca' 'in_len_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%select_ln72_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %select_ln72"   --->   Operation 7 'read' 'select_ln72_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%select_ln72_cast = zext i12 %select_ln72_read"   --->   Operation 8 'zext' 'select_ln72_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i2 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount25, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %in_len_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %count"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %do.body"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.61>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%count_4 = load i32 %count" [userdma.cpp:84]   --->   Operation 15 'load' 'count_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%in_len_V_2 = load i32 %in_len_V"   --->   Operation 16 'load' 'in_len_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [userdma.cpp:73]   --->   Operation 17 'specpipeline' 'specpipeline_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [userdma.cpp:64]   --->   Operation 18 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = read i43 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i2 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V"   --->   Operation 19 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue i43 %empty"   --->   Operation 20 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue i43 %empty"   --->   Operation 21 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 %tmp_last_V, i32 %tmp_data_V" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 22 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (3.50ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %inbuf, i33 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 23 'write' 'write_ln174' <Predicate = true> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 33> <Depth = 1024> <FIFO>
ST_2 : Operation 24 [1/1] (2.55ns)   --->   "%count_5 = add i32 %count_4, i32 1" [userdma.cpp:84]   --->   Operation 24 'add' 'count_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%in_len_V_3 = add i32 %in_len_V_2, i32 1"   --->   Operation 25 'add' 'in_len_V_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.47ns)   --->   "%icmp_ln88 = icmp_eq  i32 %count_5, i32 256" [userdma.cpp:88]   --->   Operation 26 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.97ns)   --->   "%or_ln88 = or i1 %tmp_last_V, i1 %icmp_ln88" [userdma.cpp:88]   --->   Operation 27 'or' 'or_ln88' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %or_ln88, void %do.body.do.cond_crit_edge, void %if.then29" [userdma.cpp:88]   --->   Operation 28 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.47ns)   --->   "%icmp_ln1073 = icmp_ult  i32 %in_len_V_3, i32 %select_ln72_cast"   --->   Operation 29 'icmp' 'icmp_ln1073' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln1073, void %do.end.exitStub, void %do.cond.do.body_crit_edge" [userdma.cpp:93]   --->   Operation 30 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln93 = store i32 %in_len_V_3, i32 %in_len_V" [userdma.cpp:93]   --->   Operation 31 'store' 'store_ln93' <Predicate = (icmp_ln1073)> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln93 = br void %do.body" [userdma.cpp:93]   --->   Operation 32 'br' 'br_ln93' <Predicate = (icmp_ln1073)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 %count_5, i32 %count" [userdma.cpp:88]   --->   Operation 33 'store' 'store_ln88' <Predicate = (!or_ln88)> <Delay = 1.58>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln88 = br void %do.cond" [userdma.cpp:88]   --->   Operation 34 'br' 'br_ln88' <Predicate = (!or_ln88)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %incount25, i32 %count_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 35 'write' 'write_ln174' <Predicate = (or_ln88)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_3 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln91 = store i32 0, i32 %count" [userdma.cpp:91]   --->   Operation 36 'store' 'store_ln91' <Predicate = (or_ln88)> <Delay = 1.58>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln91 = br void %do.cond" [userdma.cpp:91]   --->   Operation 37 'br' 'br_ln91' <Predicate = (or_ln88)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln293 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %tmp_last_V_out, i1 %tmp_last_V"   --->   Operation 38 'write' 'write_ln293' <Predicate = (!icmp_ln1073)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (!icmp_ln1073)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStreamTop_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ select_ln72]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ incount25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tmp_last_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
count             (alloca        ) [ 0111]
in_len_V          (alloca        ) [ 0110]
select_ln72_read  (read          ) [ 0000]
select_ln72_cast  (zext          ) [ 0110]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
specinterface_ln0 (specinterface ) [ 0000]
store_ln0         (store         ) [ 0000]
store_ln0         (store         ) [ 0000]
br_ln0            (br            ) [ 0000]
count_4           (load          ) [ 0000]
in_len_V_2        (load          ) [ 0000]
specpipeline_ln73 (specpipeline  ) [ 0000]
specloopname_ln64 (specloopname  ) [ 0000]
empty             (read          ) [ 0000]
tmp_data_V        (extractvalue  ) [ 0000]
tmp_last_V        (extractvalue  ) [ 0101]
p_0               (bitconcatenate) [ 0000]
write_ln174       (write         ) [ 0000]
count_5           (add           ) [ 0101]
in_len_V_3        (add           ) [ 0000]
icmp_ln88         (icmp          ) [ 0000]
or_ln88           (or            ) [ 0101]
br_ln88           (br            ) [ 0000]
icmp_ln1073       (icmp          ) [ 0111]
br_ln93           (br            ) [ 0000]
store_ln93        (store         ) [ 0000]
br_ln93           (br            ) [ 0000]
store_ln88        (store         ) [ 0000]
br_ln88           (br            ) [ 0000]
write_ln174       (write         ) [ 0000]
store_ln91        (store         ) [ 0000]
br_ln91           (br            ) [ 0000]
write_ln293       (write         ) [ 0000]
ret_ln0           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStreamTop_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStreamTop_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStreamTop_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStreamTop_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStreamTop_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inbuf">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="select_ln72">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln72"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="incount25">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="incount25"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tmp_last_V_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_last_V_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i33P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="count_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="in_len_V_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_len_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="select_ln72_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="12" slack="0"/>
<pin id="64" dir="0" index="1" bw="12" slack="0"/>
<pin id="65" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln72_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="empty_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="43" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="0" index="3" bw="4" slack="0"/>
<pin id="73" dir="0" index="4" bw="2" slack="0"/>
<pin id="74" dir="0" index="5" bw="1" slack="0"/>
<pin id="75" dir="1" index="6" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln174_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="33" slack="0"/>
<pin id="85" dir="0" index="2" bw="33" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="write_ln174_write_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="0" index="2" bw="32" slack="1"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln293_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="1"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln293/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="select_ln72_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="12" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln72_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln0_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="count_4_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="1"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_4/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="in_len_V_2_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_len_V_2/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_data_V_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="43" slack="0"/>
<pin id="125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_last_V_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="43" slack="0"/>
<pin id="129" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_0_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="33" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="32" slack="0"/>
<pin id="135" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="count_5_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_5/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="in_len_V_3_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_len_V_3/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln88_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="10" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="or_ln88_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln88/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln1073_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="12" slack="1"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1073/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="store_ln93_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="1"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln93/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln88_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="0" index="1" bw="32" slack="2"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln91_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/3 "/>
</bind>
</comp>

<comp id="183" class="1005" name="count_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="191" class="1005" name="in_len_V_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="in_len_V "/>
</bind>
</comp>

<comp id="198" class="1005" name="select_ln72_cast_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln72_cast "/>
</bind>
</comp>

<comp id="203" class="1005" name="tmp_last_V_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="208" class="1005" name="count_5_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_5 "/>
</bind>
</comp>

<comp id="214" class="1005" name="or_ln88_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln88 "/>
</bind>
</comp>

<comp id="218" class="1005" name="icmp_ln1073_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1073 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="76"><net_src comp="42" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="68" pin=5"/></net>

<net id="87"><net_src comp="46" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="50" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="52" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="62" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="126"><net_src comp="68" pin="6"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="68" pin="6"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="44" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="123" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="139"><net_src comp="131" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="144"><net_src comp="117" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="120" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="140" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="48" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="127" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="152" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="146" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="146" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="54" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="194"><net_src comp="58" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="201"><net_src comp="103" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="206"><net_src comp="127" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="211"><net_src comp="140" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="217"><net_src comp="158" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="164" pin="2"/><net_sink comp="218" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inbuf | {2 }
	Port: incount25 | {3 }
	Port: tmp_last_V_out | {3 }
 - Input state : 
	Port: getinstream_Pipeline_VITIS_LOOP_72_1 : inStreamTop_V_data_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_72_1 : inStreamTop_V_keep_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_72_1 : inStreamTop_V_strb_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_72_1 : inStreamTop_V_user_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_72_1 : inStreamTop_V_last_V | {2 }
	Port: getinstream_Pipeline_VITIS_LOOP_72_1 : select_ln72 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		p_0 : 1
		write_ln174 : 2
		count_5 : 1
		in_len_V_3 : 1
		icmp_ln88 : 2
		or_ln88 : 3
		br_ln88 : 3
		icmp_ln1073 : 2
		br_ln93 : 3
		store_ln93 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |        count_5_fu_140       |    0    |    39   |
|          |      in_len_V_3_fu_146      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln88_fu_152      |    0    |    18   |
|          |      icmp_ln1073_fu_164     |    0    |    18   |
|----------|-----------------------------|---------|---------|
|    or    |        or_ln88_fu_158       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | select_ln72_read_read_fu_62 |    0    |    0    |
|          |       empty_read_fu_68      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   write_ln174_write_fu_82   |    0    |    0    |
|   write  |   write_ln174_write_fu_89   |    0    |    0    |
|          |   write_ln293_write_fu_96   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |   select_ln72_cast_fu_103   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|extractvalue|      tmp_data_V_fu_123      |    0    |    0    |
|          |      tmp_last_V_fu_127      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|          p_0_fu_131         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   116   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     count_5_reg_208    |   32   |
|      count_reg_183     |   32   |
|   icmp_ln1073_reg_218  |    1   |
|    in_len_V_reg_191    |   32   |
|     or_ln88_reg_214    |    1   |
|select_ln72_cast_reg_198|   32   |
|   tmp_last_V_reg_203   |    1   |
+------------------------+--------+
|          Total         |   131  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   116  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   131  |    -   |
+-----------+--------+--------+
|   Total   |   131  |   116  |
+-----------+--------+--------+
