// Seed: 836023443
module module_0;
  wire id_1;
endmodule
module module_1;
  wire id_1;
  final $display(1);
  module_0();
endmodule
module module_1 (
    input  tri0 id_0,
    output tri1 id_1,
    input  tri  id_2,
    output tri0 id_3,
    output wand id_4,
    output wor  id_5,
    input  tri  id_6,
    input  wand id_7
);
  assign id_5 = 1;
  module_0();
  wire module_2;
  assign id_3 = 1 - id_2;
  nor (id_1, id_2, id_6, id_7);
endmodule
module module_3 (
    input tri0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input uwire id_5,
    input tri1 id_6,
    output wire id_7
);
  assign id_7 = (id_5);
  wire id_9;
  module_0();
endmodule
