.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000001011000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000100000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000010001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000101010000000000
000000001000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 17 0
000000110000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010110
000011010000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
011010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001000000000000000101000000
000000000000000000000000000000000000000001000000000000

.logic_tile 3 1
000000000000000011000110000000000001000000001000000000
000000000000000000100000000000001001000000000000001000
011000000000001111000000000000011000001100111000000000
000000000000000001000011110000011000110011000001000000
000000000000000000000110000000001001001100111000000000
000010000000001001000000000000001101110011000000000000
000000000000010000000110011101001000011001010100000000
000000000000100000000011100001101010010000010000000000
000000000000000000000000011000011011001101000100000000
000010000000000000000010000001011011001110000000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000101011001111001010100000000
000000000000000000000000001011001101010000000000000000
000000000000000000000000000001100000100000010000000000
000000000000000000000000000101101001000000000000000000

.logic_tile 4 1
000000000000000111000000000000000001000000100110000001
000000000000000000000000000000001011000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000110000001
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000001010101011110000000000
000000000000000000000010010011000000010111110000000001
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000011100010100000000000000000000110000001
000000001110000000100100000101000000000010000001000100
000000000000001000000000000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
000000000000000000000000000101111010000001010011000001
000000000000000000000000000000100000000001010010000001
000000000000000000000000001000000001100000010000000001
000000000000000000000000000101001011010000100010100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010100000000000000000000000001110000100000100000000
000001000000000000000000000000010000000000000110000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000100000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001010000000000010000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000011100000100000000000000
100000000000000000000100000000010000000000000000000000

.logic_tile 7 1
000000000000000000000000010000000000000000000000000000
000000000000000111000011110000000000000000000000000000
011000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011100000001110000100000100000000
000000000000000000000000000000010000000000000100000100
000100000000100000000000000001000000000000000100000000
000100000011000000000000000000000000000001000100000100
000000000000000000000000000011000000000000000100000000
000000000001010000000010010000100000000001000100000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 8 1
100000000000000000000011101000000000000000
000000010000000000000110000011000000000000
011000000000000000000111001000000000000000
000000000000000000000100000111000000000000
010001000000000000000010000000000000000000
010000000000001001000010000011000000000000
000000000000000000000010000000000000000000
000000000000000000000010011101000000000000
000000000000000000000000001101100000000001
000000000000000011000000001101100000000000
000000001110000000000010000000000001000000
000000000000000111000000000101001101000000
000000000000000001000000000000000000000000
000010100000000000000000001101001110000000
110000000000000001000000000000000001000000
110000000000000001010000001001001001000000

.logic_tile 9 1
000000000110010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000011100000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000011100000000000000100000000
100000000000100000000000000000100000000001000100000000

.logic_tile 10 1
001000000000000001000000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
011000000000000000000000000000011000000100000000000000
000000000000000000000011010000010000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000001000000000000000010000011100000100000100000000
000010100000000000000011110000010000000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000100000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000000000010
000000000001010000000000000000000000000001000000000000
000000000000000101100000000000000000000000000000000000
000000000001001001000000000000000000000000000000000000
010000000000000000000000000000000001000000100100000000
100000000010000111000000000000001110000000000100000000

.logic_tile 12 1
000001000000000111000000010111100000000000001000000000
000010000000000000100010110000100000000000000000001000
011000000000000001000000000000011001110000001010000000
000000000000000000100010010000011000110000000001100100
010000000000000000000111100111100000000000001000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000011010000000000000000000000000000
000000000000000111100000000011000000000000001000000000
000000001110000000100011000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000100000000000000000000000000000111100000000000000
000000000000000000000000010001000000000000000100000000
000000000000001001000010100000100000000001000000100000

.logic_tile 13 1
000000000000100000000000000000000000000000100000000000
000000000001010000000011110000001101000000000000000000
011000000000000000000000000111100000000000000000000000
000000001100000000000010110000100000000001000000000001
010000000000100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000100000000
000000000000000000000111101000001110001000000010000001
000000000000000000000011001001001101000100000010100101
000000000100000000000000000001101100000001000010000100
000000000000000000000000000000111110000001000011000100
000000000000000000000000000000001110000100000000000000
000010100000001011010000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000010000000000000000000000000000
000000100000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000100000000000000000000000000000000000000000
010010000000010000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000001000000000000001100000000000100000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000100000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000001000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000111010000000000000000000000000000000000000000
000000000000000000000000000000011110000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000100000000000000000000000000001000000000000100000000
010000000000000000000111110000000001000000100100000000
100100000000000000000111000000001111000000000100000000

.logic_tile 17 1
000001000000000000000000010000000000000000000000000000
000010000000000000000010110000000000000000000000000000
011000001001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000111100000000001000000100100000000
110000000001001111000000000000001010000000000100000000
000000000000000111100000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000010101011010010111100000000000
000000000001000000000010001001011101001011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000001000000010101011011001110000110001000000
000000000000001111000100001011101010110100110000000000
011100000000000001100110001000001100110001010100000000
000000000000000000000000001011011111110010100000000011
000000000000001000000000000001001101010010000000000000
000000000000000111000000000000111110010010000000000001
000000000000000001000000001000000000000000000101000000
000001000000000000000000000011000000000010000000000000
000000100000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000010010000000000000000100100000000
000000000000000001000010100000001101000000000000000000
000000000000001000000000000101011110101000000100000001
000000000000000011000010101011010000111101010000000000
000000000000000001100000000001011101111001010100100000
000000001000000000000010100111001001100000000000000000

.logic_tile 19 1
000000000000000000000000000000000001000000001000000000
000010000000000000000000000000001000000000000000001000
011000000000001000000011111001111001011110111100000000
000001000000000001000111011001101111111011010000000000
010000000001000000000011001011101001011110111100000000
110000000000100000000000001101101001111011010000000000
000000000000000000000011101111001000001000010100000000
000001000000000000000100001001100000010010000000000000
000000000010000000000000000011100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000100000000001100110001000000001001001000100000000
000001000000000000000000001001001100000110000000000000
000000000000000001100110010011101110000010000000000100
000000000000000000000010001111011110000000000000000000
000000000110000000000000010000000000001111000000000000
000000000010000000000010100000001111001111000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
011000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000001100000000000000100000000
100000000000000000000000000000000000000001000001100000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000010110100000000000
000000000000010000000000000101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000000000000000000000000
010001000000000000000011110000000000000000000000000000
110000000000000000000000001000000000000000000100000000
110000000000000000000000001001000000000010000101000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110001000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000000000000000000010111011011111110100100000000
000000000000000000000011011101101101110100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000011100000000000000000100000
000000000000000000000000000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000001100010111001011010010101010000000000
000000000000000000000111101011110000101001010000000000
011000000000000001100000001001001010101011110100000000
000000000000000000000010111111110000000010100000000000
000000000000000101000110000001011000100011010100000000
000000000000000000100000000000001001100011010001000000
000000000000000000000000000101000001011001100000000000
000000000000000000000011100001001011101001010000000000
000000000000001000000111010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000010011011001011100100000000000
000000000000000000000010000000111011011100100000000000
000000000100000000000000000000001100101110000100000000
000000000000000000000000001001011100011101000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramb_tile 25 1
100000000000000111100000000000000000000000
000000010000000000000011000011000000000000
011000000000000000000000001000000000000000
000000000000000000000011111111000000000000
010000000000100000000011101000000000000000
010010000000000111000110011001000000000000
000000000000000111000000000000000000000000
000000000000000000100000000001000000000000
000001000000000000000000000111100000001000
000000000000001101000000001101000000000000
000000000000001011100010001000000000000000
000000000000000111000000000011001010000000
000000000000000111000000001000000000000000
000010000000000000100000000101001110000000
110000000000000000000000000000000001000000
010000000000000011000010011101001101000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000010100001001110111101010100000000
000000000000001001000100000001110000101000000000000001
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000101
110000000000000000000000000000000001000000100100000000
110000000000000000000011110000001101000000000000000100
000000000000000000000111000000000000000000000100000000
000000000000000000000100001111000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000010000000001010000100000100000011
000000000000000000000011000000010000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000001100000100000100100000
000000000000000000000000000000000000000000000000000100
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000010000000000000000001000000000
000000000000000000000011100000001001000000000000001000
011000000000000000000010000011100000000000001000000000
000000000000000000000100000000101111000000000000000000
010000000000000000000111100101000000000000001000000000
110000001010001001000010010000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000001100000000000000000000101011000000000000000000
000000000000000000000000000111100000000000001000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000001111000011110000001110000000000000000000
000000100000000000000000001001101001101001110100000010
000000000000001111000010000011101110000000010010000100
000000000000001101100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 5 2
000010100000100111000000010011100000000000001000000000
000000000000010000000011110000000000000000000000001000
011010000000000111000000000000000000000000001000000000
000001000100000000000000000000001110000000000000000000
010000001101000001000000000111000001000000001000000000
010000000000100000000000000000101011000000000000000000
000000000000000000000011100111000000000000001000000000
000000000000000000010100000000000000000000000000000000
000000101010000001000000000011000000000000001000000000
000001000000000000000000000000000000000000000000000000
000010000000000011010000010101001001100000010100000100
000001000000001101000011010001001000100010110000000001
000000000000001111100000011000000001100000010000000001
000000000000000011000011001011001100010000100000000000
000000000000000000000000000011111100000001010000000000
000000001100000000000000000000010000000001010000000000

.logic_tile 6 2
000000000000000000000000010000000001000000001000000000
000000000010000000000011110000001101000000000000001000
011000000000000000000011100111000000000000001000000000
000010101010000000000100000000001011000000000000000000
110000000000001000000000010011000000000000001000000000
110010000000010111000011110000101001000000000000000000
000000001010000000000111000001000000000000001000000000
000000000000001111000100000000101100000000000000000000
000000000010000001000111000101100000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000101101001101001110100000101
000010100000000000000011100101101001000000010000000000
000000100000000011100111100000000000000000100000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000001000000111100000000000000000000000001000000000
000000000000001001100000000000001000000000000000001000
011000000000000111100000010111100001000000001000000000
000000000000000000100010100000101101000000000000000000
110000000000000111000000000000000000000000001000000000
010000000000101111100000000000001111000000000000000000
000000000000000000000000000000000000000000001000000000
000000001100000000000010100000001000000000000000000000
000000000000000000000000010001101001100000010110000100
000000000000000000000011110101001001100010110000000001
000010000000000000000011100000000000000000000000000000
000001000000000000000110000101000000000010000000000000
000010000000000000000011000000011011110000000000000000
000000000000000000000000000000011101110000000010000000
000001000000010000000110000000000000000000000000000000
000000100000100000000100000000000000000000000000000000

.ramt_tile 8 2
100000010001000000000000000000000000000000
000000010001110000000000001111000000000000
011000010000000000000000000000000000000000
000000010000000000000000000011000000000000
010000000010000000000010001000000000000000
110000000000000000000010001111000000000000
000001001010000111100010001000000000000000
000010100000001111000000001011000000000000
000001000000000001000000000111100000000010
000010000000000000000000000111000000000000
000000001010000001000010001000000000000000
000000000000000000000110010011001011000000
000000000000000001000111001000000001000000
000000000000000000100000001011001011000000
010000001100001000000110111000000001000000
110000000001001011000111011111001010000000

.logic_tile 9 2
000000000001000000000000001000000000000000000100000000
000000000000100000000000001111000000000010000010000000
011000000000001000000010100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010010000000000000000111100001111100010111100000000000
110000000100000000000100001011111111000111010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100111010000000000011000000000000000000100000001
000000001010100000000010100001000000000010000010000000
000000000000000000010011000000011110000100000100000000
000000100000000000000100000000000000000000000010000000
000010100000000000000010000111100000000000000100000000
000000000000000000000000000000100000000001000010000000
000000001010000001000010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000

.logic_tile 10 2
000000001000000111000000001001111100010111100000000000
000000000000000000100010010101011111000111010000000000
011000000000000101000000000000000000000000000000000000
000000001110000000000011110000000000000000000000000000
010000000000000000000111100000000001000000100100000000
110000000001000000000100000000001111000000000100000000
000000001110001011100110010000001000000100000100000000
000000000000000001100111000000010000000000000100000000
000001000000001000010000001000000000000000000100000000
000010000000010001000000001011000000000010000100000000
000000000000100001000010001101101100000100000000000000
000000000001010000000011101101101000001100000010000000
000000000000000000000110001101111101000110100000000000
000000000001010000000000000101001001001111110000000000
010000001010000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000010000000010011101001110101010100100000000
000000000000000000000111000111110000010110100000000000
011001000000000000000000000001000000001001000000000000
000010000000000000000000001001101101011111100000000000
000000000000000001100000010011000000001001000000000000
000000000000000000000010001001001100101111010000000000
000000000110100000000000000101001100110110000100000000
000000000001010000000000000000001111110110000010000000
000000100010001001110110000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000010000001001011110011110100100000000
000010100000000000000000000111101111001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000010011000000000000000000000000000000000000

.logic_tile 12 2
000000000000000111000010001000000000000000000100000000
000000000000000000000000000011000000000010000100000000
011000000000000111100110001000001101100000000000000000
000000000000000000110000001101001001010000000000000000
110000000110000001100011101001000001111001110000000000
110000000000000000000100001011001111010000100000000000
000000000000001111000000000101000001100000010000000000
000000000000000001100010101111001100000000000000000000
000000000000001011000000000001101001111001010000000000
000000000000000111110011011101011101100010100000000000
000000000000001011000011101101111111100100010000000000
000000000000011011000010001011011010111000110000000000
000100001010001000000110110000000000000000100000000000
000000000000000011000011010000001101000000000000000000
010000000000000000000111100000000000100000010000000000
100000001011000000000100000111001100010000100000000000

.logic_tile 13 2
000000000000001000000110100001001100101000000000000000
000000000000000101000000000000100000101000000000000000
000000000010000000000110001101100000101001010010000001
000001000001000000000000001111100000000000000011100001
000000000000001000000010100001111101001000000000000000
000010100000000001010000000001111101101000000000000000
000000000000000000010011100000011010101000000000000010
000000000000000000000000000101010000010100000010100001
000000000000000011100000000101000000101001010010000000
000000000000000000100000000111000000000000000010100101
000000000000001000000111100111000001100000010010000000
000010100000100101000110000000001111100000010011000000
000000000000001001100000000011001000010100000000000000
000000000000001111100010000000010000010100000000000000
000000000000000000000000010011101010010111100000000000
000000000000000000000010001111011110001011100000000000

.logic_tile 14 2
000000001010001000000000010000001111000001000000000000
000000000000000101000011110001001101000010000011100001
011000000000000000000111000000000000000000000000000010
000000000001010000000100000101000000000010000000000000
010000000000001000000000011000001110000000010010000011
010010000000000001000010101011001000000000100011000101
000010100000001111000000000000000000000000100000000000
000000000000000101100000000000001010000000000000000000
000000001000000101100000000000000000000000100000000000
000000000010000000000010100000001101000000000000000000
000000000001010000000000010011111010000000000000000000
000000000000101001000010011101001100000110100000000001
000001000000001000000000000000011000000100000100000000
000010000001001001000000000000010000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001010000000000000000010

.logic_tile 15 2
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000100000000
010001000000000000000011100001011010010111100000000000
110010000000000000000100001111011110000111010000000000
000000000001000000000000000000011110000100000100000000
000000000000000000000010100000000000000000000100000000
000000001000000000000111000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001001010000101000110000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010001000000000001010000000000001100000100000100000000
100010000000000000100000000000010000000000000100100000

.logic_tile 16 2
000000000000000001100000011011101010010111100000000000
000000000000000000000010101001011011000111010000000000
011000000000000000000000000111101111000110100000000000
000000000010000000000010100011011011001111110000000000
110000000000000000000010110000000001000000100100000000
010000000000000000000110000000001111000000000100000000
000001000000101000000000011000000000000000000000000000
000010101000011001010011011011000000000010000000000000
000000000000001111000000000000000000000000000000000000
000010101100000001100010000000000000000000000000000000
000000000000000001000111100000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000000000000100000000110100001011010100000000000000010
000000000000010000000000000011001001000000000000000000
010000000000110101000111000000000000000000000000000000
100000001101110000100100000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000001010000000011100000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000010100000000000001011011111010111100000000000
110000100000010000000000001001111111001011100000000000
000000100000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000100000000
000000000000000000000010100011100000000000000000000000
000010100000000000000100000000100000000001000001000000
000000000110000000000011000000000000000000000000000000
000000000010000011010100000000000000000000000000000000
000000001010100000000110000111100000000000000100000000
000000001100010000000100000000000000000001000100000000
010000000000000000000110010001000000000000000100000100
100001000000000111000111110000100000000001000100000000

.logic_tile 18 2
000000000000000111000000010000000000000000000000000000
000010100000000000000010000000000000000000000000000000
011000000001000000000000000000000000000000000100000000
000001000000000000000010100001000000000010000001000000
110000000000000000000000001101111010000010000000000000
110010100000001101000000001001011100000000000000000000
000000000000000000000000001000001000100000000000000000
000000000000001001000010111111011010010000000000000000
000001000110000000000000000000000000000000000000000000
000010000000001001000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000111000111000000000000000100000000
000000000000000000000110000000100000000001000000100000
000000100000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 19 2
000001000001010000000000010111100000000000001000000000
000010001110000000000011100000000000000000000000001000
000000001110000000000010100001011100001100111000000000
000000000000000000000100000000101111110011000000000001
000000100000000000000000010101001000001100111000000000
000000000000000000000011100000101110110011000000000000
000000000000000001000000000001001000001100111000000100
000000000000000000100000000000101110110011000000000000
000000000000000000000000000101001001001100111000000001
000000000000000000000000000000101010110011000000000000
000000000000001101000000000001001001001100111000000010
000010100000001011100000000000101100110011000000000000
000000000000001001100000010111101000001100111000000000
000000000000001011100011010000101001110011000000000000
000000000000001000000000010001001001001100111000000000
000000001000001011000010010000101001110011000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000010
000000000000000000000011110000001111000000000000000100

.logic_tile 21 2
000000000000000000000000000000000000000000100100000000
000000000001010000000011110000001010000000000100000100
011000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000100000000101000110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100111111101101011000100000000
000001000000000000000000000000011001101011000010000000
000010100000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000001100000001011111011000011000100000000
000001000000000000000010000011111000010111000000000000
000000000000001101100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001100000000000001110011100100000000000
000000000000000000000000001011001110101100010000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000010111000000000000000000000000
000000000000000000000011100000000000000001000000000000
011000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000001101000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000111000010110000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000101000000000000000000011010000100000100000000
000000000100100011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
100000010000001111000000000000000000000000
000000010000000101000011100001000000000000
011000010000000011100000000000000000000000
000000010000000000000000001011000000000000
010000000001010000000000000000000000000000
010000000000000111000010001111000000000000
000000000000000000000000000000000000000000
000000000000000000000000000011000000000000
000000000000000111000010001001000000000000
000000000000000111000100000111000000000000
000000000000000000000010000000000001000000
000000000000001111000000000101001000000000
000000000000000000000011100000000001000000
000000000000000000000000000011001111000000
110000000000000111000010101000000000000000
010000000000000000000100001011001011000000

.logic_tile 26 2
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000010111111000001100111000000000
000000000000000000000011010000111110110011000000000000
000000000000000000000011100011101000001100111000000000
000000000000000101000100000000101011110011000000000000
000000000000000000000000010111101000001100111000000000
000000000000000000000011010000101010110011000000000000
000000000000100101100000010011101001001100111000000000
000000000001000000000010100000101110110011000000000000
000000000000000000000110110011001001001100111000000000
000000000000000000000110100000101101110011000000000000
000000000000001000000000000011001001001100111000000000
000000000000000101000000000000001111110011000000000000
000000000000000101100110100011101001001100111000000000
000000000000000000000100000000101101110011000000000000

.logic_tile 2 3
000000000000000101000010100001111110111101010100000000
000000000000100000000011000101110000010100000000000000
011000000000001001000111011000011001111000100100000000
000000001110000101100110101001011010110100010000100000
000000000000000101100010110001111011110100010100000000
000010000000000000000010100000111010110100010000000000
000000000000001101100110100011001100101010000000000000
000000000000000111000010100111101001001010100000000000
000000000000001000000000010001001110110011110000000000
000000000000000011000010001111001011000000000000000000
000000000001010000000000001001011000101000000100000000
000000000000100000000000001001100000111101010000000000
000000000000001000000010001001111000101001010100000000
000000000000000001000000001101010000010101010000000100
000000000000000000000000001101000000100000010100000000
000000000000000000000010001001101011111001110010000000

.logic_tile 3 3
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000010000000001000000100110000000
000000000000000000000011010000001100000000000000100000
010100000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000001000000100100000100
000000000000000000000000000000001001000000000000000100
000000000001010101000000000000000000000000000100000100
000000000000000000000000000111000000000010000000000100
000000000010001000000000000000000000000000000000000000
000000000010000111000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 4 3
000010000000000000000010010101000000100000010000000000
000000000000000000000111110000101100100000010010000001
011000000000000000000111100111111100000001010000000000
000000000000000000000100000000100000000001010010000001
010000000000000001000010010000001000000111000000000000
010000000000010111100010001101011101001011000000000000
000000000000000000000000001000000000000000000111000001
000000001110000000000000001001000000000010000000000000
000000000000001000000011100101001010101000000000000000
000000000000000011000110000011100000101001010000000000
000000000000001111100000000000000000000000000100000110
000000000000000001000000001011000000000010000000000000
000000000000001000000000011101001110010100000010000011
000000000000000001000011001111000000000000000001000000
010000000000000000000110000011001011010000000000000000
000000000000000000000000001111101100010110100000000000

.logic_tile 5 3
000000000000000111000000000101100000000000001000000000
000000000000000000000010010000000000000000000000001000
011001000100010000000000000000000000000000001000000000
000000100000100000000000000000001111000000000000000000
010000100000000111000011100101000000000000001000000000
110001001010001101000100000000001010000000000000000000
000000000000000000000111000101100000000000001000000000
000000000000001001000110100000101000000000000000000000
000000001110010000000000000000000000000000001000000000
000000000000101111000000000000001001000000000000000000
000000000001010011100000000011100000000000001000000000
000000001110100000100010010000100000000000000000000000
000000000000000111000000001011101000100000010100000001
000000100000000000000011001111001100010001110000100000
000000000000000000000010000111000001100000010000000110
000000001110000000000000000000001011100000010010000001

.logic_tile 6 3
000000000001000000000000000111100000000000001000000000
000010100000000000000000000000000000000000000000001000
011000000000010000000000010111000001000000001000000000
000000000000101001000011010000101111000000000000000000
110000000000100000000000000111000000000000001000000000
010000000001000000000000000000000000000000000000000000
000010000000000000000000000001100001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000001000000000111110111100001000000001000000000
000000000000100000000011000000101000000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000001010011010000100000000000000000000000
000000000000100000000111001011001001101001110100000010
000000000001011101000100000011101110000000010000000010
000000100000001101000000000000000000000000000000000000
000000000000000011000010100000000000000000000000000000

.logic_tile 7 3
000001000000001001000111100000000001000000100100000000
000000100000001111000100000000001101000000000100000000
011000001110000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000100000000
110000000000000000000000000111011010010111100000000000
010000000000000000000000001111001000001011100010000000
000000000000101000000011100000000000000000000000000000
000010101101011101000000000000000000000000000000000000
000000000100100000000000010000001000000100000100000000
000000000001010000000011000000010000000000000100000000
000000001101010000000111010000000000000000000000000000
000000000000100000000010010000000000000000000000000000
000000000000001000000111000111000000000000000100000000
000000000000000001000010000000100000000001000101000000
010010000000001000000000001001011011000110100000000000
100001001100000001000000000111011101001111110010000000

.ramb_tile 8 3
100000001010000001000000001000000000000000
000000110001000000100000001001000000000000
011000000000000000000000010000000000000000
000001000000001001000011010111000000000000
110010000000000000000010001000000000000000
110001000001010001000111100011000000000000
000000000000000000000000000000000000000000
000000000000000000000000000001000000000000
000001000000000000000011101101000000001000
000010000000000000000000000001100000000000
000000000000001000000011100000000001000000
000000000000001101000100000101001111000000
000000000000000001000111100000000000000000
000000000000001001100100001101001110000000
110000001000100001100000001000000000000000
110000000001010000100010011011001101000000

.logic_tile 9 3
000000100001011101100000011000000000000000000100000000
000001000000000001100011101001000000000010000100000000
011010101010010000000000000000000000000000000000000000
000001000001110000000011110000000000000000000000000000
010000001110000011100111110001001110010111100000000000
010010100000000000100110001101001000001011100000000000
000001000110000000000000000111000000000000000100000000
000010000000000000000000000000000000000001000100000000
000000000000000000000010000011000000000000000100000000
000001001000000000000100000000100000000001000100000000
000001000000000000000000010000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000000000000001011100000010000000000000000000000000000
000000100000000111100010100000000000000000000000000000
010000000000000000000000000101011100100000000000000000
100000000000000000000000001101011111000000000000000010

.logic_tile 10 3
000010000000000000000010110001111101010111100000000000
000001000000000000000111101111101010000111010000000000
011000000000001001100011110000011000110000000000000001
000000000001000101000110000000011001110000000000000000
010100000000001111000000000001101101010111100000000000
010000000001000001100000000101001010001011100000000000
000000000000000111000011001000000000000000000100000000
000000000000000000000010101111000000000010000100000000
000010101010000101100000001101101011100000000000000000
000001000000001111000000001111101110000000000010000000
000001000110000111000110101000000000000000000100000000
000010000000000000100000001011000000000010000100000000
000000000000001000000110000111000001100000010000000000
000000000000100111000011110000001011100000010011000000
010001000000001101100110001011011000011111110000000000
100010001100000101000011010111001111001111010000000000

.logic_tile 11 3
000010000000000001000000000000000000000000100100000000
000001000000100000100000000000001100000000000100100000
011000000000000000000011100000000001000000100100000000
000000000001000000000110110000001101000000000100000000
110000000000000000000010011000000000000000000101000000
110000000000011101000011100101000000000010000100000000
000000000000000011100000010011101010010110000000000000
000000000000000000100011011111111010000001000000100100
000000000100101000000000010111000000000000000100000000
000000000001000011000011010000000000000001000100000000
000000000000000101100110010011101101000110100000000000
000000000000001111000010101101011011001111110000000000
000000000100000000000111111001011000010110100000000000
000000000000000001000011001001010000000001010000000000
010000001011000000000000001000000000001001000010000110
100000000000100000000000000011001111000110000010000010

.logic_tile 12 3
000000000000000001100110011101111111010000000000000000
000010000000010000000011101111101110101001000000000000
011000100000000101000000010111111111101000010000000000
000001000000001101000010101011101101000000010000000000
010100000000100000000111100000001100000100000110000000
110000000100010000000110110000000000000000000000000000
000011000000001101000000010011111011010000100000000000
000011100000001111100011101101101000010001110000000000
000001000000000001000010111011111011000010000000000000
000010001111010000110010110111001101000111000000000000
000100000000100101100010000011011000101000000011000000
000000000001010000000011011001100000111110100001000000
000001000100101011000000001001001111100010010000000000
000010000000000001100000001001001101010010100000000000
000000000100000011100010001111001001000000010000000000
000000000000001001100100000101011100000010110000000000

.logic_tile 13 3
000001001110000101000000001011011101010000100000000000
000010000000000000100000001111111110010100000000000000
011001000000101000000111111001101101000010000000000000
000010000000000111000110011111011001000111000000000100
110000100010100111000110000001011110110001010000000000
110001000001010111000000000000011011110001010000000000
000000000000000111100011100001111011001110100000000000
000000000000011111000000000000101010001110100000000000
000000001100001011100011010101001101000010100000000000
000000000000001011000010010101011011000001100000000000
000010000000000111000111000000001110000100000100000000
000001000110000000100100000000000000000000000000000000
000000000000000011100010001000001100110100010000000000
000000000101010000100100000101001100111000100010000000
000000000110100001000011111000000000000000000100000000
000000000000000000000010010011000000000010000000000000

.logic_tile 14 3
000001000001000000000111001001101001000110000000000000
000010100000100000000100001111111101000101000000000000
011000000110000001000110100101011001000001000000000000
000000000000001101100010101001011011010010100000000000
110000100010001111100000001011011001000011100000000000
110010100000000101100000000011101011000001000000100000
000000001110001000000010110000011110000100000100000001
000000000000000101000111100000000000000000000001000000
000000001110100101000111111101101110111101010000000000
000010001100010000000011101011011110111000100000000000
000001000000001000000010001011011111010010100000000000
000000100000100001000011111001111101000010000000000000
000000000000001001100111101011001011111001010000000000
000000000000001111000110100001001101110110010000000000
000000000010100111100110000000000000000000100100000000
000000000001000000110000000000001110000000000000000000

.logic_tile 15 3
000000001010001000000010001111101010101011010000000000
000000000000000001000111101101101010000001000000000000
011000000000100101100110010111111101000000010000000000
000000000000010000000011010011101110001001010000000000
110000000000001001100111001000000000000000000100000000
110000000000000101000100001001000000000010000100000000
000000000000000000000110111001011110000001010000000000
000000000000000000000110101101001101000010010001100000
000000000000101001000010000001111000010000100000000001
000000000001000101100000000011101011100000000000000000
000000000000001111100111110000000000000000100100000000
000000100000000101000110000000001001000000000100000000
000001000011000001000110011011101110001001010000000000
000010100000100000000110100011111110101001010000000000
010000000000000011100111111001011100010010100000000000
100000000110001001000010100011111100000001010000000000

.logic_tile 16 3
000000001110000000000010000111101101101001000000000000
000000000000010000000111111001101001010000000000000000
011000000000000000000000000000000000000000100000000000
000000000000100000000011110000001001000000000000000000
110010100000001000000111100000011010000100000000000000
100001000001010111000000000000010000000000000000000000
000000000000000000000000000000001010110000000011000011
000000000000000000000010010000011010110000000000100101
000010100100100111000000000000000000000000100100000000
000010100000010000100000000000001111000000000000000000
000000000000000011110000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100110111000111010111011100110010100000000000
000000000000110000100010100000101110110010100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 17 3
000010000000000000000000000000011000000100000100000000
000001100000001101000010110000010000000000000100000000
011000000000011000000111110001001101010111100000000000
000000001000101011000111100101001100001011100000000000
110000000100100001100000001101100001000110000000000000
110000000001011111000010101011101000011111100000000000
000000000000001001100000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000100001111100011101101001101001001010010000000
000000001010000001000000000101101100000000000000000000
000000000000000111100000000001001010001000000000000000
000000100000001011100010001111101101101000000000000000
000000000000000000000110011111111111100001010000000000
000000000001000000000111000001101001110110100000000000
010001000000000000000000011000000000000000000100000000
100000100010000001000011000101000000000010000100000000

.logic_tile 18 3
000010100000000000000000010011011101000010000000000000
000000100001010000000011101111101101000000000000000000
011000000100000111100110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000111000110000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000001000000000000000000000000010000000000000100000000
000001000000000000000010000001111000010111100010000000
000000000000000000010000000101011011000111010000000000
000000000000000101000010100000000001000000100000000000
000000000000100000010010100000001101000000000000000000
000000000110000000000110100011100000000000000000000000
000000000000000000000000000000100000000001000000000000
010000000100000000000011100000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 19 3
000000000111001111100110000111101001001100111000000000
000000000000100001100100000000001101110011000000010000
011000000000000000000010100111101001001100111000000000
000000000000000000000000000000001111110011000000000000
000000001010100001100010110111101000001100111000000000
000000000001000111000111000000101011110011000000000000
000000100001000011100110000101101000111000100100000000
000000000010000000100000001011001011010001110000000000
000000000000000000000110001001000000100000010100000000
000010001110000000000000000101101000111001110000000000
000001000000000000000000000101101010101000000100000000
000000101110100000000011100101000000111110100000000000
000001000000000000000000001111101111000010000000000000
000000000000000000000010000111011011000000000000000000
000000000000001001100000000000011011110001010100000000
000000000000000001000011100001001001110010100000000000

.logic_tile 20 3
000000000000000000000111100111101010100010000000000000
000000000000000111000100000111001000001000100000000000
011000000000000001000110100001111101110100010100000000
000001000010000000100010110000101101110100010000000001
000000000000001000000010100000011001101100010100000000
000000000000001111000000001011001001011100100000000001
000000000000001001000000000111011000101000110100000000
000010100000000101000011110000011111101000110000000100
000001000000000000000000000011100001101001010100000110
000000000000000000000011101101001001011001100000000000
000000000000001011100010101001100001111001110100000000
000000000000001011100000000111101011010000100000000100
001000000000000101000000010001011111101100010100000100
000000000000000000000011010000111001101100010000000000
110000000000000111000000011101011011110011000000000000
110000000010100101000011001001101010000000000000000000

.logic_tile 21 3
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000011000011000000000000000000000000000000
000000000001010000100100000000000000000000000000000000
110000000001010000000110000001100000000000000000000000
110000001100000000000000000000100000000001000000000000
000000000000000000000000000000001010000011110100000101
000000000000000000000000000000010000000011110010000010
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
000000000110000000000111100001100000000000000000000000
000000000000000000000100000000000000000001000000000000
110000000000000001000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000010000000000000000100100000000
000000000000000111000011100000001000000000000000000001
011000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100001101000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000001010000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010011000000000000000000000011000000000000000000000000
000000000000000000000000000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000110000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000010011101011001011100000000000
000000000000000000000011110000101010001011100000000001
011000000000000111000111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010001000000010001000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000100000000000000000000000000011110000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111101000000000000000000100000000
000000000000000101010000000001000000000010000101000000
000000000000000000000000001101111100010110100001000000
000000000000000000000000000011010000101010100000000000
010000000000000000000000000000000001000000100000000000
100000000000001111000000000000001001000000000000000000

.ramb_tile 25 3
100000000000100000000000000000000000000000
000000010000000000000010000011000000000000
011000000000000000000000001000000000000000
000000000000000000000000001111000000000000
010000000011000000000000000000000000000000
010000001110101001000011111111000000000000
000000000000000000000000000000000000000000
000000000000000000000000001011000000000000
000000000000001000000111010111000000000000
000000001110001001000111100111000000010000
000000000000000001000000000000000001000000
000000000000001111100000001101001110000000
000000000000000011100111001000000000000000
000000000000000011000000000111001101000000
110000000000000011100000000000000001000000
010000000000000111000010000101001100000000

.logic_tile 26 3
000000000000000000000000000011001101011100100000000000
000000000000000000000000000000101111011100100000000000
011000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000001110100000000000001111100001001001000000000000
000000000001000000000000000111101100011111100000000000
000000000000000001100110100000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000001000000110100000000000000000000000000000
000000000000000001000100000000000000000000000000000000

.logic_tile 27 3
000000000000001000000011100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
011000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000000000000000000000000001001000000100110010100000000
000000000000000000000000000001001001010110100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000100110010100000000
000000000000000000000000001101101001010110100000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000001001100110010011101001001100111000000000
000000000000001001100010010000101100110011000000010000
011000000000000101000110000001101001001100111000000000
000000000000000000100110110000101110110011000000000000
000010100000000000000000000001101001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000001011001100110000111101000101001100100000000
000000000000100001100000001001101101011001010000000000
000000000000000001000010010001101000000010000000000000
000000000000000000000011101011111000000000000000000000
000000000000001000000110110101111101100000000000000010
000000000000001101000010000000111010100000000000000000
000000000100000001000000000001111101000010000000000000
000000000000000000000000000111011001000000000000000000
000000000000001000000011100001011010000010000000000000
000000000000001101000100000011101000000000000000000000

.logic_tile 2 4
000001000001001001100110110101111110000000010000000000
000000000000100101100011101011001001000000000000000000
011000000000001101000111001111111110110011110000000000
000000000000001011000010101011101000000000000000000000
000000000000001011100010111001101111100010000000000000
000000000000000001100011000001101011001000100000000000
000000000000000001000010110011101010100000000010000010
000000000000000101000011100011011010000000000000000100
000000000000000001100000011001011001000000000000000000
000000000000000000000010001011101010010010000000000000
000010100000001001000010010111101011110011000000000000
000000000000000001000010000001001011100001000010000000
000000000000010000000010000111111101100010000000000000
000000000000000001010000001111101001001000100000000000
000000000000000101000110000001001110111101010100000000
000000000000000111100010111101010000101000000000000000

.logic_tile 3 4
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
011000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
010000000000001000000111100000000000000000000000000000
110001000000001011000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
000011100000000001100000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000100001000000110001000000000000000000100000000
000000000000000001000000001011000000000010000000000000
000000000000001000000110000000000000000000100100000000
000000000000000001000000000000001111000000000000000000
000000001100000001100000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000

.logic_tile 4 4
000000000000001000000000010000000000000000100100000000
000000000000000101000011100000001000000000000000000100
011000000000000101100000000000000001000000100100000010
000000000000000000000000000000001000000000000000000000
010000001101000000000000000011000000000000000000000000
010010000000100000000000000000100000000001000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000100
000000000000001111010000000000100000000001000000000000

.logic_tile 5 4
000000000001110101000000011000000000010110100010100110
000000000000000000100010100101000000101001010011000010
011000000000000011100000001000000000000000000100000000
000000000000000000100010101011000000000010000001000000
010000000010000000000010100000000001000000100100000010
010000001110000000000110110000001110000000000000000000
000110000000000011000000000000000000000000100110000000
000010000000001101100000000000001101000000000000000000
000000000100000011100010001011011000010100110000000000
000000001110000000100100001011001011100100110000000000
000000000000001101100010010000000000000000000000000000
000010000000001011000110000000000000000000000000000000
000001001000000101100000000001011101010100100000000000
000010000000010000000000000111001111101001010000000000
010000000000000111100110000011111001000111000000000000
000000000000000000000000001101011010000010000000000000

.logic_tile 6 4
000000000000100000000000000011101011010111100000000000
000000000001010000000000000111111000000111010001000000
001000000001001011100110001000001100000000100000000000
101000000100100001000010101001011100000000010000000000
000010100000000111100111101111011111011100000000000000
000000000000000000000010001001101101001000000000000000
000010001110010111000010000111100000000000000100000000
000001000000100000000000000000100000000001000000000000
000000000000000101000000010001111110000001010001000000
000000000000001011100010000000010000000001010010000110
000000000000000000000110000011001011010000110000000000
000000000000001111000111111111011110000000100000000000
000000000000000011000000001111111001011111110000000000
000000001000000000000010110111101010001011110000000010
000100000001000011100011101011111010000110100000000000
000100000000101101100110000111011111000000010000000000

.logic_tile 7 4
000001000000000000000000000011100000000000001000000000
000000101110000000000011100000100000000000000000001000
011000100001011000000111100011000000000000001000000000
000001000000100111000000000000000000000000000000000000
110000000000000101000111100011000000000000001000000000
110000000000000000000010110000101011000000000000000000
000000000000000000000010000101000000000000001000000000
000000000000000000000110000000101011000000000000000000
000010000000000000000111100000000001000000001000000000
000001001010001111000000000000001011000000000000000000
000100101000000011100011101001101001100000010101000000
000101000000100000100100000011001011100010110000000100
000001001000000000000010010000001110000100000000000000
000010000100000011000011100000010000000000000000000000
000000000000000000000000000101001001010111100001000000
000000000001010000000000000111011001001011100000000000

.ramt_tile 8 4
100000011010100001000000000000000000000000
000000010000010000000000000101000000000000
011000010000000000000000000000000000000000
000000010000001001000000000001000000000000
010010000000000011100010001000000000000000
110001000000000000100100001111000000000000
000000000000001111100000001000000000000000
000000000000001111100000001011000000000000
000000000000000101000010000101100000000000
000001000111000000100100000111000000000000
000001000001000000000010001000000000000000
000010101100000000000010000111001101000000
000010100001110001000000001000000001000000
000001000000100000000000001011001000000000
010000001000000000000011110000000001000000
110000000010001001000011000011001111000000

.logic_tile 9 4
000000000000000000000010100101100000000000001000000000
000000000001000000000011000000000000000000000000001000
011000000001000000000011100011100001000000001000000000
000001000000001111000111100000001001000000000000000000
110000001000000111100000000111000001000000001000000000
110000000000000111100000000000001101000000000000000000
000000000000001111100010100011000000000000001000000000
000000001010000111100100000000100000000000000000000000
000000001010100000000011001011101000101001110100000000
000000000000001111000110011101001100000000100001000001
000010100000000101100110001101101001100000000000000000
000001001010001111000010001011011111000000000000000010
000100000000001000000010000001001011000110100000000000
000000000000000111000000000101101000001111110000000000
000000000000001111000000010111111001010111100000000000
000000000000101011100010001011011110000111010000000000

.logic_tile 10 4
000000001100000000000110011001000000100000010010000000
000000000001000000000010110011101101000000000000000101
011010000110000000000110010001101001001001010000000000
000001000000000111000011101111011001010110100000000000
110000001010100000000011101000000000000000000100000001
100010000001011001000111101111000000000010000000000000
000001000000000000000000010000000001100000010000000000
000010100000000000000010001011001111010000100000000000
000000000000110000000111001000000000000110000000000000
000000000001110000000011101001001011001001000000000001
000000000000001000010000000000000001100000010000000010
000000000000000001010000001001001011010000100011000101
000000000000000000000010001101001010000000000000000100
000000000000000000000010001001011011001000000000000000
000001001000100000000011010000001110000100000100000000
000010000001010000000011010000010000000000000000000000

.logic_tile 11 4
000000000000000111000000001111111000101000010000000000
000001000000000001100010001101101111111110110000000000
011000000001000101000110100000000000000000000110000001
000000000000100111100010110111000000000010000000000000
000000000000000101100000011111001100000110000000000000
000000001110000000000010101111101010000110100010000000
000000001010100111010010000011011000101000010000000000
000010100000001111000100001111101000000000100000000000
000000000000001001000110001111001101010110100000000000
000000000000000101000011101001101010000100000000000000
000000000000000000000111000011111101010000100000000000
000000000001000011000111111101011111100000100000000000
000010000110000000010111101001111100000100000000000000
000001100000000111000010010111111000101000010000000000
000100000000100001000111001011001000001100000000000000
000100000000010000100110000101011101001000000000000000

.logic_tile 12 4
000000100000001001000111001111101110000110000000000000
000001000000000111100110111111111011000001010000000000
011000000001010101000010101011001001101001000000000000
000000000000000101100010110101111001101000000000000000
000000000001010001000111101101111100010110000000000000
000000000000100111000111111001111111000010000000000000
000000001000001101100010000101101100100011010100100000
000000000000000101000110011001101010110011110100000000
000100000001011000000000011001111101101010000000000000
000000000000100111000011000001011010101001000000000000
000001000010000000010011000111011101010000110000000000
000010000000001001010110010001001011000000100000000000
000001000000010001000111001111001011100001010000000000
000000101010000001000010100111011101110110100010000000
010000000110000111100011100001001011010000110000000000
100000000000000000100011000001001011000000100001000000

.logic_tile 13 4
000000000000010111000111000011011011010110000000000000
000010001010101101100111100111011011010100000000000000
011001000000001000000111101000001010001011100000000000
000000000000001111000100001001001101000111010000000000
010011100001000111100000000000001000000100000100000000
000000100100111111000000000000010000000000000010000000
000001100000000001000011110000001000000100000100000000
000011100000000000000011110000010000000000000000000100
000000001100100111000010100111100000000000000100000000
000000000000010011000100000000100000000001000000000001
000001000000000011100000011011011110101001000000000000
000010100000000000000010000011001010111001100000000000
000010000001001101000000001111011000110010100000000000
000010001010101011100000000101011000110010010000000000
000000000000000101000000000011111001001001000000000000
000000000000000000000010010001101011000101000000000000

.logic_tile 14 4
000000000010001111100000001000000000000000000100000000
000000000000001111000011111011000000000010000000000010
011100100000001001100111111001111010000010100000000010
000001000000001001000011110011010000000000000000000000
010000001100111001000110000111011001001101000000000000
010000000001011111000000000111111110001000000000000000
000000000000000101100110111001001100100000010000000000
000000000000000000000011101101001100010100000000000000
000000000111000111000000001001011011110001010000000000
000010100000101001000010101001011010110001100000000000
000001000000000001000010101101011100010000000000000000
000010001000001101100011101101001010101001000000000000
000000001010001001000000011111111101100110110000000000
000010100000001011000010011001111111100000110010000000
000000000000000001000010001101001100110110000000000000
000000000010000000100010010001111110110000000000000000

.logic_tile 15 4
000010100001001000000110001011000001010110100000000000
000000000000100011000010011001001101011001100000000000
011001000001000000000010111111101000100000000000000000
000000100000101001000110001001111111110100000000000000
010011100000001000000000011001011011101111010000000000
100011100000000001000011001111111000000001010000000000
000000000000011000000110010111101001010101000000000000
000000000000100111000010000011111010111101000000000000
000000000000100101000000000000000000000000000000000000
000010100110000000100000000000000000000000000000000000
000000001010000000000000000101100000101001010010000000
000010100001010000000011100101101011011001100000000000
000001001100000000000000010000000000000000100100000000
000000100000000000000011010000001000000000000000000000
000000000000000000000010001001111100010110100000000000
000000000000000000000000000101010000101010100000000000

.logic_tile 16 4
000011000000000000000011110111100000000000000100000000
000000000000000000000011000000000000000001000100000000
011000000000101000000000000000000000000000000100000000
000000000001010001000000000101000000000010000100000000
110000001110000000000000000000011100000100000100000000
110000001010001111000000000000010000000000000100000000
000000000010000000000110000101111001100000000000000000
000010000000001011000000001011101100000000000000100000
000000000000000001100110101101101100010111100000000000
000000000000000001000000000011001001000111010000000000
000000001000101101100011100000000000000000000100000000
000000000001010101000011111001000000000010000100000001
000000000000000000000111000000000001000000100000000000
000000000000000000000110000000001101000000000000000000
010000001110110001000000001011011110010111100000000000
100000000001111011000010011111001111001011100000000000

.logic_tile 17 4
000000000000000000000000000000011010000100000100000000
000000001000000000000010000000000000000000000100000000
011010100000000011100000010101000000000000000100000000
000001001010000000100010000000000000000001000100000001
110000001010001111100000011111001011000110100000000000
010000000000000101100010100111111011001111110000000000
000000000000010111100011001001001111000110100000000000
000000001000100111000111101101111000001111110000000000
000000001000000000010000000000000001000000100000000000
000000000000100000000010000000001110000000000000000000
000000000000000000000111101001111110000110100000000000
000000000000000000000100001011111110001111110000000000
000000000110001000000110000000000001000000100100000000
000000000000001011000110010000001010000000000100000000
010010000000001001000010001101101000010111100000000010
100001000001000101000000000111111010001011100000000000

.logic_tile 18 4
000000000110000000000111111001011011100110000000000000
000000000001010001000011110011101111100100010000000000
011000100000100000000000000000000000000000000000000000
000000001101010000000010010000000000000000000000000000
010010000100001000000110000000000000000000000000000000
010000001110000001000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000100100000001001000011100000000000000000000000000000
000000000110000001010000000111100000000000000100000000
000000000000000000000000000000000000000001000100000000
000000000000001101100000010001011101100000100000000000
000000001100000101000010100000011111100000100000000000
000000000110000000000000000011101101000010010000000000
000000001110000000000000000000001001000010010000000000
010000000001000001100110110111101011000000010000000000
100000000010001111000010000101011011000000000001000110

.logic_tile 19 4
000001000000001000000110011101111000110011000000000000
000010000000000011000011100111011011100001000000000000
011000000000000000000111010101111101100010000000000000
000010100000000000000010001001011011000100010010000000
000000000001001001000011100111100000101001010100100000
000000000000100111000010100101001000011001100000000010
000000000000001101000000000001000001111001110100000000
000000000001010001000010001101001011010000100000000010
000000000000001000000010000000001111111000100100000000
000000101010000011000000000001011100110100010000100000
000100000001001000000000000001001100110100010100000000
000100000000001011000011100000001101110100010000100000
000000000000100000000000011000001010011100100100000000
000000000000010000000010111001001000101100010000100000
000010000000001001000000010001001001110100010100000000
000000000000000011100010110000011111110100010000000000

.logic_tile 20 4
000000000000000111000000000111111000000010000000000000
000000000000000101000010101101101010000000000000000000
011000000000000101000010101001101000000010000000000000
000000000000000000000010100101111101000000000000000000
010000000000001101000010110101000000000000000110000000
100000000000000101000010010000100000000001000000000000
000000000000001000000111101001011010100000000000000000
000000000000000111000011101001011010000000000001000000
000000000000001001100010001001001110000000010000000000
000000000000000001000100000111011110010000100001000000
000000001110000000000000001000000000000000000100100000
000000000000000000000000000111000000000010000000000000
000000000000000101000000000011001110101000000001000001
000000000000001001000010010011000000000000000000000100
000000000000100011100000011000000000000000000100000000
000000000001011111100011011101000000000010000001000000

.logic_tile 21 4
000000000000000000000000000000000001000000100110000000
000010000000000000000000000000001110000000000001000000
011000101000000000000000010000011010000100000100000000
000000000000000000000011110000000000000000000001000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000110000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000001
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000011000000100000100000000
000000100000000000000000000000010000000000000001000010

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000001000000000000000000000001000000100110000000
010000000000000000000000000000001010000000000000000000
000000000000000111100000001000000000000000000100000000
000010000000000000000000000111000000000010000000100000
000000000001010000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000100001000000000000000000000000100100000000
000000000000000000000000000000001110000000000010000000
000000000000000000000000000000000000000000000000000000
000000001000000111000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000001000000
110000000100000000010000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001101000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000001
000000000000000111000000000011000000000000000100000000
000000000000001111000000000000000000000001000000000100
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000001010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011000000000000000000000000011100000000000000101000100
000000000000000000000000000000000000000001000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
100000010000000000000000001000000000000000
000000010000000111000000001101000000000000
011000010000001000000111111000000000000000
000000010000001011000011011111000000000000
010000000000000000000010001000000000000000
110000000000000000000000001001000000000000
000000000000000000000111101000000000000000
000000000000000000000110011001000000000000
000000000000000011100010101111100000000000
000000000000000000100100000001000000000000
000000000000000000000111001000000000000000
000000000000001111000100001011001100000000
000000000000000000000000000000000001000000
000000000000000000000000000001001111000000
110000000000000000000110010000000001000000
010000000000000111000111111011001011000000

.logic_tile 26 4
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000000000000000000010101001010010010100100000001
000000000000001011000010000000101110010010100001000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011010000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000101000000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000011100011000001101001010100000000
000000000000000000000000001101001111011001100000000000
000000000000000000000000000111100001111001110100000000
000000000000000000000000000101101111010000100000000000
000000000000000000000011100000000001000000100000000000
000000000000000000000110010000001101000000000000000000

.logic_tile 2 5
000001000000000111000000000111100000000000001000000000
000000000000001111000000000000000000000000000000001000
000000000000000101000110100001011101001100111000000000
000000000000000000100000000000001001110011000010000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000101011110011000000000100
000010100000000111000110100011001001001100111000000000
000000000000001101000011110000101001110011000000000100
000001000000000000000000000001101001001100111000000000
000000000000000000000011100000001011110011000000000000
000000000001010000000000000101101001001100111000000000
000000000000100111000000000000101010110011000000000000
000000000000000000000000000001001001001100111001000000
000000000000000000000000000000001011110011000000000000
000010100001010000000000000101101001001100111000000000
000000000000000111000000000000001001110011000000100000

.logic_tile 3 5
000000000000000000000010100000000000000000100100000000
000000000100000000000000000000001010000000000000000000
011001000000000111000000000000000000000000100100000000
000000000000000000000010100000001001000000000000000000
010000000000000101000111100000011010000100000100000000
110000000000000000000000000000000000000000000000000001
000000000000000000000000000000000001000000100100000000
000000001100000101000000000000001000000000000000100000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010000000000000000111000000000000000100000100
000000000000000000000000000000000000000001000000000000
000000000000000001000000000000000001000000100100000000
000000000110000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000110000111001111001111110010100001
000000001000000000000000001101011010000110100000000000
011000000000000000000010100101100000010110100000100000
010000000000000000000100001001001111001001000000000010
110000000000000000000111010001101101000110100000000000
110000000000000000000110000000111101000110100000000000
000000000000000001100000000000001010010110000000000000
000000000000000000000000001101011110101001000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010111100000010110100100000000
000000000000001011000011000000000000010110100000000000
000000000000000000000010101000000001111001110000000010
000000000000000001000111100011001110110110110000000000
000000000000000001000000000000000000000000100000000000
000000000000000000000000000000001101000000000000000000

.logic_tile 5 5
000000000000000111100000000000000001000000001000000000
000001000110000000100011100000001011000000000000001000
011000000000000000000111100001011010001100111000000010
000000000110000101000100000000111110110011000000000000
010001000000101000000011100101001000001100111000000011
110010100001010111000011000000101001110011000000000000
000010100000000111100111100001001001001100111000000000
000000000100000000000100000000101110110011000000000000
000000000001100000000000001000001000001100110000000001
000000000000100000000000000101001001110011000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000100000000
000000000000100000000110100001101011100010010000000001
000000000001010001000000001111101000110010110000000000
010000000000000000000010000000000000000000000100000100
100000000000000001000100000001000000000010000100000000

.logic_tile 6 5
000000001111011101100010010000001100000100000100000000
000000000000100001000110100000010000000000000100000000
011010000000000101100011110011011000100000000000000000
000000000000001001000111111111101010000000000010000000
110000000000100000000000010001011001000110100000000000
110000000011000001010010100001101001001111110000000000
000000000001011001000111011111111110011100100000000000
000000000000100101000011000111011000001100000000000000
000000000000000001000110110011011010000100000000000000
000000000000000111010111011001001100011100000000000000
000010000000000000000010011101111100000110100000000000
000001000001011001000010000101001011000000010000000000
000000000000010000000010010001111011110101010000000000
000001000000000000000010001001101011111000000000000000
010010000000101001100110001011101001101001110000000000
100001001110010001000000001011111011101000100000000000

.logic_tile 7 5
000001000000000000000010100011000000000000000000000000
000000000000000000000111100000100000000001000000000000
011000000000011000000010000000001010000100000000000000
000000001100001001000100000000010000000000000000000011
010000000000000000000011000011000000010110100011100100
010000000000000001000010000000000000010110100001100000
000000000000000000000000000011000000010110100010000011
000000000000000000000000000000100000010110100000000100
000000000000000001000110000001000000000000000000000000
000000000000000000000110000000100000000001000000100000
000000000000001000000000000000000000000000000101000000
000010100000000101000000001101000000000010000010000000
000000100001010000000010000101011001000110100000000110
000010000000100000000100001111011100001000000000000000
000000000000000001000000001111111001000010000000000100
000000000001011001000000001001001110000111000000000000

.ramb_tile 8 5
100100000100000000000011101000000000000000
000000011010100000000000001111000000000000
011001000000000000000000000000000000000000
000010000000000000000000000111000000000000
010000000000000000000111100000000000000000
110000000000000000000010001011000000000000
000010001110000000000010000000000000000000
000000000100000011000000001101000000000000
000000000000000001000000011011100000000000
000001000000000000110011010011100000000000
000000000000001000000111000000000001000000
000000000000000111000100000011001111000000
000000000000100001000000001000000000000000
000001001000000001000000001101001110000000
110110101000000101000010101000000000000000
110101000000000000100010000101001001000000

.logic_tile 9 5
000010000000011000000000010000000001000000001000000000
000000000000011111000011110000001100000000000000001000
011000001100000001100000000001000001000000001000000000
000010100000000000100000000000101100000000000000000000
010000100001010001000111100111100000000000001000000000
110001001011100000000100000000101001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011000000001110000000000000000000
000001001011000111100000000000000001000000001000000000
000010000100100000000011110000001110000000000000000000
000000000000001011100000001011001000101001110101000010
000000000000001011100000000001101110000000010001000000
000010000000001000000000000011011000110001010110000000
000000000110001111000000000101001000110000000000000010
000000000000001101000000000000000001000000100000000000
000000000000001111000011100000001011000000000000000000

.logic_tile 10 5
000000000000000111000000000011100000000000001000000000
000000001001000000100000000000100000000000000000001000
011000000000000000000000000011111110001100111000000000
000010101000000111000000000000111111110011000000000000
010010100000000000000110100101101001001100111000000000
110001000000000000000100000000001100110011000000000010
000000001000001101000000000011101001001100111000000000
000000000000001111000000000000001111110011000010000000
000010100000000001100010010111001001001100111000000000
000001001010000000000011100000101000110011000010000000
000011000000100001100110011101101000100010110100000000
000010001101010001000010000011001000110100010000000000
000000001100000000000000001011001100101000000100000000
000001000000000000000010000101010000111101010000000000
000000000000000000000110011101101100111110100100000000
000001000000000000000011111011010000101000000000000000

.logic_tile 11 5
000010000001010000000000010000001110000100000100000001
000001000000000111000010000000010000000000000100000100
011000000100001101100010101001011011000010000000000010
000000000001001111000011101111001001000000000000000000
010000000100101111100011100001101011000010000000000000
110000000001000111000000000101001100000000000000000000
000000000000000101000110110101101001000100000010000000
000010100000000000100010100000111011000100000000000000
000000000000000000000111101001111110000010100000000001
000000001010001001000010010101110000000000000000000000
000100000000000001000000001111101100000110100000000000
000000000000000001000000000011001110001000000000000000
000000100011001000000000001111101100100000010000000000
000000000000010101000011110001011101110000010000000000
010010100000100111000000000000011000000100000100000000
100000000000010001000011000000010000000000000100000001

.logic_tile 12 5
000000000000000101000000000000000000000000000100000000
000000001100000000100000001101000000000010000000000000
011000000001110101000000010111101101000100000000000000
000000000001010000100010000001011110101100000000000000
110000001110010111100011101001111100011000000000000000
110100000000000000000000001011011101101000000000000000
000000000000000000000111111000000000000000000100000000
000000100001001101000111011111000000000010000000000001
000000000000100000000000011011111010111101010000000000
000000000000000000000011011001110000010100000000000000
000101000100000000000111010011100001101111010000000000
000110000000000000010011001111101010001001000000000000
000001000000100000000010000000000001000000100100000000
000000000001000000000111010000001011000000000000000000
000001001100001011000000010000001010000100000100000000
000010000000000001000011010000000000000000000000000010

.logic_tile 13 5
000010100000000000000000000001101111010001100000000000
000000000000000101000000000011111100110010110000000000
011000000000000111000110100101001101111100100000000010
000000000000000000100000001101011000111100000000000000
110000000001011111000000010101000000000000000100000000
110000001000100011000010010000000000000001000000100000
000000000110001000000010100001000000000000000000000100
000000000000000111000000000011000000101001010000000001
000000001001100001100010010000001100000100000100000000
000000101010011101100111000000010000000000000000000000
000000000000000000000111100001001010110000110000000001
000000000000001111000100000011001110110001110001000000
000010000000001000000010000000011100000100000100000000
000000000000001011000010110000010000000000000000000010
000000000000101000000000001101101011000010000000000100
000000100001000011000000000101101110000000000000000000

.logic_tile 14 5
000000000110000000000010000101101001010010100010000000
000000000001000001000111100001011011101001010000000000
011110101010001011100000010000001110000100000100000000
000000000010000101000010000000010000000000000000000000
010100000001010000000110000101001110010100000000000000
010000000000000101000010100000100000010100000010000000
000000001010001000000111101011111110000010100000000000
000010100000000001000111111101000000010111110000000000
000000001110000111100010001001101100000110100000000000
000000000000000000000100001001011011000100000000000000
000100000000001000010000000000000000000000000100000000
000000000000001001000000000011000000000010000000000000
000001001110001000000111001101101010000010100000000000
000010000001000001000100000001100000101011110000000000
000001000000000001000111100111100000000000000100000000
000010001100000000000100000000100000000001000010000010

.logic_tile 15 5
000000000110000000000111000000011010000100000100000000
000000001010001101000100000000010000000000000000000000
011010000000100000000011100011111110100000000000000000
000000000001000000000000001001111101010110000001000000
010000000001010111000011110111100001010110100000000000
110000001100100000100110110111001111000110000000000000
000000000000000101100000010000000001000000100100000000
000000000000001001000011010000001101000000000000100001
000000000000100000000111000111101011000100000000000000
000000000000010000000100000001111110101000010000000000
000000001010101000000010011101101111011101010000000000
000010100000011111000010100101011001000110100000100000
000000000001010111100111000000000000000000000110000000
000000000000000000100100000101000000000010000000000010
000000100000001001000010010011100000000000000100000000
000001100000000001000011010000000000000001000000000000

.logic_tile 16 5
000000000001010000000110101101011000101001010000000011
000000000000100000000100001001110000111110100011100001
011010000100000000000011100000011100000100000100000000
000000000000000111000110100000010000000000000100000000
110010101011010111100110100000000000000000000000000000
010001000001110000100110010000000000000000000000000000
000001000000100101100000000001101011001101000000000000
000010001001000000100000001001001100000100000000000000
000001100000010000000000010000000000000000000000000000
000011100000110000000011100000000000000000000000000000
000001000000000001000000010101001011111001010000000000
000010000000000001000010110111101110100110000000000000
000000000010100000000000001000001111001110100000000000
000001001110011111000000000101001100001101010000000000
010000000000011000000000000000000001000000100000000000
100001000000000011000010000000001111000000000010000000

.logic_tile 17 5
000000000000000001100000000000000001000000100100100000
000000000000000000000011100000001100000000000100000000
011000000110000111000111100111111011010111100000000000
000000000010000000100100000101011000000111010000000000
010000000000000101100011110000000001000000100100000000
010000000000000111000111010000001010000000000100000000
000000000001000111100111000011001010000000010000000010
000000000000100001100100000001001110010000100000000000
000110000000000000000000000000000000000000000000000000
000000101100001011000000000000000000000000000000000000
000000000000001000010000001000000000000000000100000000
000000001000000011010000001001000000000010000100000000
000010000000000000000010000111011010110100010000000000
000000000100000111000110000000101011110100010000000000
010000000000000001100000001111001010100000000000000000
100000100000000000000000000101111011110000100000000000

.logic_tile 18 5
000001000110100000000000000111000000000000000110000000
000010000000010000000011110000100000000001000100000000
011001000000000000000111010111111101010111100000000000
000000100000000000000110001011111001000111010000000100
010000000000000000000111000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
000000000000100000000000000011100000000000000100000000
000000000001010000010000000000000000000001000100000000
000000000000001000000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000011100000000000000011101011111000010111100000000000
000010100010000001000111111001111110001011100000000000
000000001100001000000000010000000000000000000100000000
000110100000000101000011100011000000000010000100000000
010000100000000000000110101001000001110000110001000000
100000000000000000000011101011101111110110110000000100

.logic_tile 19 5
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000100000000
011010000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000001010100000000000000000011000000100000100000000
100000100101010000000000000000000000000000000100000000

.logic_tile 20 5
000000001010000000000000000000000000000000001000000000
000010100000000000000000000000001010000000000000001000
000000000000000101000010100111101011001100111000000000
000000000000000000100100000000101000110011000000000000
000000000001010111100000010011101001001100111000000000
000000000000100000100011000000001111110011000000000010
000000000000000000000000010111101001001100111000100000
000000100010000111000011010000101010110011000000000000
000000000000000000000010000001101001001100111000000000
000000000000000000000000000000101111110011000000000000
000000001000000001000000000111101001001100111000000000
000001000000000000000000000000101011110011000000100000
000000000011010000000000000011001001001100111000000000
000000000000100000000000000000101111110011000000100000
000000000001000000000010000111101000001100111000000000
000000100000000000000100000000101011110011000000000100

.logic_tile 21 5
000000000000000000000000000000000000000000100100000000
000000000000000000000010010000001001000000000001000000
011110000000001011000000010000011100000100000000000000
000100000000000111000010110000000000000000000000000000
110000000000000000000000000000000001000000100110000000
110000000000000000000000000000001000000000000000000000
000010000000000000000000001000000000000000000101000000
000010100000000000000000000111000000000010000000000000
000000000000000000000000010111111000101000000001000000
000000000000000000000010111011100000111100000000000100
000000000000010000000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001111000000000000000001100000000000000000000000
000010100000101001000010000000100000000001000000000000

.logic_tile 22 5
000001000000000000000011100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
011000000000001000000010100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
010001000000000000000110100000000000000000000000000000
110010000000000000000100000000000000000000000000000000
000000100010000000000000000000000001000000100000000000
000000000000001011000011100000001010000000000000000000
001000000000000001000000001111001000111101010100000000
000000000000100000000000001111110000101000000001000000
000000100000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000100000000000000000110111000011010110001010100000000
000000000000000000000011101011011111110010100011000000
000000000000000000000111000000011001001101010000000000
000000000000000000000100000011001001001110100000000000

.logic_tile 23 5
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110100000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000100000000000000000000001000000000010000000000000
000000000000010000000000000000011110000100000100100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000011000000100000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000100100000000
000100000000000000000000000000001110000000000001000000
000000000000000000000000000000000000000000000000000000
000000000100001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
100000000010001111000000011000000000000000
000000011010000111100011100011000000000000
011000100000001011100011001000000000000000
000001000000001101100100001101000000000000
110010000001000000000000000000000000000000
010000000110100000000000000001000000000000
000000000000000000000011110000000000000000
000000000000000111000110110001000000000000
000000100011000000000000000001100000000010
000001000000110000000010001001000000000000
000000000000000000000000000000000001000000
000000000000001101000000001111001010000000
000000000101000000000000011000000001000000
000000000100100001000011001101001000000000
110000000000000101000000001000000000000000
110001000000000000100000001001001110000000

.logic_tile 26 5
000000000001110000000000000000000000000000000000000000
000100000001011101000011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110100001000000000000000100000001
000000000000000000000100000000000000000001000000000000
000000000000000000000000000000001110111111000000000000
000000000000000000000000000000001000111111000000100000
000000000000100000000000000101100000000000000000000000
000000000001000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001110000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000100000010000000000011100000001000000100000101000000
000000000000000000000000000000010000000000000000000000
011000000000000000000010010111100000000000000100000010
000000000000000011000110110000100000000001000000000000
010100000000000111100111110101100000000000000100000000
110000000000000000000110110000000000000001000010000000
000000000000000001100110000111100000000000000100000000
000000000000001001000000000000000000000001000001000000
000000000000001000000000001101011101000010000000000000
000000000000001011000000000011101001000000000000000000
000000000000001101100110101011001010000010000000000000
000000000000000101000000001001001111000000000000000000
000000000001000000000110111000011111100000000001000000
000010000000100000000011000101001011010000000000000110
010000000000001001000010011111011001000010000000000000
000000000000000001000010101111101101000000000000000000

.logic_tile 2 6
000000000001000000000110100001101000001100111000000000
000000000000100000000100000000101011110011000010010000
011000000000000101000011010111101000001100111000000000
000000000000000101000010000000101001110011000000000000
000000000000000001100110100001001001001100111000000000
000000001000000000000100000000101001110011000000000000
000000000000001001000010011111001001100010110100000000
000000000000001011000010101101101010111000100000000000
000000000001000000000000010101111001110100010100000000
000000000000000000000010000000101100110100010000000000
000000000001001000010000001000011001110100010100000000
000000000000001101000000001101001111111000100000000000
000001000000100000000110000000011011110001010100000000
000010100000000000000000001011011010110010100000000000
110000000000000101100110000101101011101100010100000000
110000000000000000000010000000101011101100010000000000

.logic_tile 3 6
000000000000000001100000000101100001110110110000100000
000000000000000000000000000000001010110110110011000001
011011000000001000000000010111011000101000000000000000
010011001100000001000010010000100000101000000000000000
110000000000000101000010001000000000000000000000000000
010000000000000101000000001011000000000010000000000000
000000000001011111000000000001100000000000000000000000
000000000000100111000000000000100000000001000000000000
000000000000000101100010110000001100000100000100000000
000000000000000000000110000000010000000000000000000000
000000000001010000000000000101101010010100000000000001
000000000110100101000010100000010000010100000010000000
000000000000000000000110100101011110101000000000000000
000010000000000000000000000000000000101000000000000100
000000000000000000000000000011101010000110000000000000
000000000000000101000000000011001000000001000000000010

.logic_tile 4 6
000000000000001000000000000000000001000000100100000000
000000000110001111000000000000001010000000000000000100
011010100000000000000011100000011101001100000000000000
000001001100001111000000000000011011001100000000000000
110100000000000111000011100011000000001001000000000000
110001000000000000000000000000001000001001000000000001
000000000000000101000010110101011111100000000000000100
000000000110001101000011100000011001100000000000000100
000000000000000001100000010001101111100000000000000100
000000000000000000000011100000111111100000000000000000
000001000000001000000000001101011011000111010001000000
000010000100000001000010101101111110010111100000000100
000000000000000000000011011111111011010111100000000001
000000000000000000000010110011101010000111010000000000
110000000000010111000010011011011001101000000000000000
110000001100100001100010011101101110001000000000000000

.logic_tile 5 6
000000000001010101000011100111000000000000001000000000
000000000000100000100000000000000000000000000000001000
011000000000000000000111100000000000000000001000000000
000000000000000000000100000000001000000000000000000000
010000101011100001000111100000000000000000001000000000
110000000001010011100100000000001010000000000000000000
000010000000000111000010000011100000000000001000000000
000001001010000000000000000000101010000000000000000000
000000000110000000000000000111100000000000001000000000
000000001110100000000000000000000000000000000000000000
000010100001011000000110000000000001000000001000000000
000000000000101101000010100000001001000000000000000000
000011100000000000000000001011101001100001010100000000
000000000000001001010000000011101011010001100000100001
000000000000000000000000000101111010101000110100000110
000000000000001001000000000000011001101000110000000000

.logic_tile 6 6
000101000001001000000011010000000000000000001000000000
000010000000001001000010010000001011000000000000001000
011010000100011000000011100111000000000000001000000000
000000000000101111000110110000000000000000000000000000
110000100100000000000110010011000000000000001000000000
010000000000000001000111100000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000100001000000000000000000101001000000000000000000
000000000000000011100000000001000000000000001000000000
000000001001010000000011110000101001000000000000000000
000010100000000000000000000000000000000000001000000000
000000001110000000000000000000001011000000000000000000
000000000000010101000000001001101001101001110100000010
000000000000100000100000001111101000000000100000000010
000000001111000000000011101001000000100000010100000001
000000000000100000000100001001001010111001110001000000

.logic_tile 7 6
000011100000000011000010011111011010000000000010000000
000010000000000000000010000111011001100000000001000000
011100001000000011000000010101101001100000000000000000
000100000000010111100010000000011011100000000011100000
010010100000000111100111000111100001100000010000000000
110001000000000000100000000000001000100000010000000000
000000000000000001000111001101101000100000000000000000
000000100001000011100110011101111110000000000001100000
000000000000001000000000000011100000000000000110000000
000000000011011111000000000000100000000001000100000000
000000000000000001000011100000000001000000100000000000
000000001010000000000000000000001010000000000000000000
000000001000000000000000000001101000001011100000000000
000000000000011001000000000011011010101011010000000000
010000000000010111100000001001100000100000010001000100
100000000000000001100000000011101000000000000000000000

.ramt_tile 8 6
100000010000000000000000000000000000000000
000000010000000011000000000001000000000000
011000010000011000000000001000000000000000
000000011011111111000000001111000000000000
110000000000001000000000001000000000000000
110000000000000111000000001101000000000000
001000001000000000000011101000000000000000
000000000001010000000000001011000000000000
000000100000000001110010001111100000000000
000001000010010000100000001111000000000100
000000001010101000010010000000000000000000
000000100001000111000100000111001101000000
000000001101010001000111100000000001000000
000000000000000001100000000111001100000000
010010101010001000000010010000000000000000
010001000001011011000111110011001010000000

.logic_tile 9 6
000000000000000000000011000000000001000000001000000000
000000000110000000000000000000001011000000000000001000
011000001100000000000000000101100000000000001000000000
000000000001000000000000000000000000000000000000000000
010000100000010111000111100111000001000000001000000000
110111100100000000000110000000001111000000000000000000
000001000000000111000111100111100000000000001000000000
000010000000000000000100000000101101000000000000000000
000000000110100000000111000111100001000000001000000000
000000000000010000000100000000001111000000000000000000
000100000000000000010000000111100000000000001000000000
000100000000000000000000000000000000000000000000000000
000000000001011001000000000101001000100000010100000001
000000000000000011000000000111101010100010110001000000
000000000000110101100011100000000000000000100000000000
000000000001111001000100000000001001000000000000000000

.logic_tile 10 6
000000000000100000000110000000000001000000100110000000
000000100001010000000111000000001000000000000000000001
011000000100100000000111000000011110000100000000000000
000000000000001001000100000000010000000000000000000001
110000100000000101000000000000000001000000100100000000
100001000000000000100011100000001110000000000001000000
000000100000000000000000000000011100000100000110000000
000001101110000000000000000000010000000000000000000000
000000000000100000000000010101011000011111110000000000
000000000001010000000011001111111110001111110000000000
000100000010000000000000010001000000010110100010000000
000100000000000000000011110000100000010110100010100000
000000000000100001010011100101001000000000010000000001
000001000000010000000100000111111010000000000000000000
000000001000100001000011000011001010101000000000000000
000000000001010000100000000000100000101000000000100000

.logic_tile 11 6
000010100001011000000000001011011110011100100000000000
000001001000101001000010011111101110101100100000000000
011000000000001001000110010001001110001001100000000000
000000000000001011100011010011011111010110110000000000
110001000001001000000111101011111100010000000000000000
010110100000100001000110110001011001000000000010100100
000001000000100111000010100111001010100110110000000000
000010000000010000100100000111011010100000110000000010
000010100000000111000110100000000000000000100100000010
000001001000000111000011100000001100000000000000000010
000000001000000001000010001101111001000001010000000000
000000000000000000000000001001111000000001100000000000
000000001000100111000110100000000000000000100000000000
000010000000011011100010000000001100000000000000000000
000100000001010000000011100101101010110010110000000000
000010100000001111000000001111011011010001100000000000

.logic_tile 12 6
000000100001010000000000000000000000000000000000000000
000000001000010000000011101001000000000010000000000000
011000000000000000000011110001011010110100010000000000
000000000000000000000111000000101010110100010000000000
010010100000000000000010000000000001000000100100000000
110000000000001101010000000000001100000000000000000010
000000000100001111000000010001100000000000000100000000
000010000000001111100010100000100000000001000000000000
000000100000000000010011000001101100001011100000000000
000001000000010000010000000000111111001011100000000000
000100000000000000000000000111101111010110110000000000
000110100000000111010000001011011111001001010000000000
000001000000100000000010000101100000000000000100000000
000000000001000000000100000000100000000001000000000010
000000000000100111000000001000000000000000000100000000
000010000001010000100010010101000000000010000000000000

.logic_tile 13 6
000000001010001000000011110011111011100110110000000000
000000000000000011000111010001101111100000110000000000
011000001110000000000110110000000000000000000000000100
000000000001000000000011001101000000000010000000000000
010000001010001000000011110001101011000010000000000000
110001000110000011000010011001101001000111000000000000
000000001110001101000110100000000000000000100000000000
000000000000001111000000000000001001000000000000000000
000111100100000101000110101011001100001001100000000000
000010000110000000100000001001011001010110110000000000
000100000000000111100010100000011010000100000000000000
000000000000001001100000000000000000000000000000000000
000000000110100000000110101000011101101000110100000000
000000001010010000000000000111001100010100110011000000
000000000000000111000110001111011011010001100000000000
000000000000001001000000001011111110110010110000000000

.logic_tile 14 6
000000000000101001100111011001111001000001000000000000
000000100100010101000010101111101010010110000000000010
011000000000001111100010000011011000110110000000000000
000000000000000101000100000101101011111010000000000000
010000000010001001000011010001001000101001110000000000
110000000000001001000111111001011010101010110000000000
000000000000000001000000001000000000000000000100000000
000000100001000000100000000111000000000010000000000000
000001100000000111100010000000000000000000000000000000
000011101000000111100111110000000000000000000000000000
000000000000000001110010000111011011110010110000000000
000010000000000000000000000101101111100010010000000000
000000001010100011100010000011101100100000000011000000
000000000000010000000000000011101110000000000000100000
000000000000001001000011100001011111000000010000000000
000000000000001111000110111011001100000001110000000000

.logic_tile 15 6
000000000110100011100110001000000000000000000000000000
000000000000010000100011101111000000000010000000000000
011001000110000001100000000111111100000110000000000001
000010000111010000100011100111001011000010100000000000
010010100000100000000111110001001111001001000000000000
010001000001010000000110101101111111000101000000000000
000000000000001011100000000000000000000000100100000000
000000000001000001100000000000001000000000000000000000
000000000101000011100110100001101000101101010000000000
000000000000000000100000001101011110100100010000000000
000000000111001000000000001101111000000110000000000000
000000000000100101000000000101011101000110100000000000
000010000000000001000000010000000000000000000000000000
000001000101010001000011110000000000000000000000000000
000000000000000111000011100000000000000000100100000000
000000000000000000000100000000001100000000000000000000

.logic_tile 16 6
000001001101010000000010111011001010101000000000000000
000000000000101111000010000001001000011000000000000000
011000000000000000000110011101111110101001010000000000
000000000000001001000111000101000000000010100000000000
010001001000000001100000011001000000010110100000000000
100000100000000001000010100101101101000110000000000000
000000000000000111100111010101011111000001000000000000
000000000000010111000110011111001011010110100000000000
000000101011010001000010011001101010100010110000000000
000001000000000000100111111101111001010000100000000000
000000001110000000000011100000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000010100000000000000000010011100000000000000000000000
000000000000000000000010110000100000000001000000000000
000000000010000001000000000000011000000100000100000001
000100001010000000100000000000010000000000000000000000

.logic_tile 17 6
000010000000000111000011110001111010100000000000000000
000010101101010001000011000101001101000000000000000100
011101000000100001100010100001001111000110100000000000
000000100000000000100100001001001001001111110000000000
010001000001010001100011101111001010000110100000000000
110010100000100000000110100101011001001111110000000000
000010000001000001100010010011100000000000000100100000
000010000100100001000010100000000000000001000100000000
000000000000000011100010010001000000000000000100000000
000010000000000000100010000000000000000001000100100000
000100100000000000000000001000000000000000000100000000
000001000000000111000011101101000000000010000100000000
000000000000000001000000001011011111010110110000000000
000000000000000111100000001011001011000110100000000000
010000000000001001000110100111111110000110100000000000
100000001000000011000000000111101101001111110000000001

.logic_tile 18 6
000000000000000000000111100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
011010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001001000100000000011100000000000000000000000000000
110010100110010000000100000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000000000000000000000001110000100000100000000
000010100000000000000000000000010000000000000100000000
000010001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001000000000011110000000000000000000000000000
010000000000000000000000000000000000000000100100000000
100000000000000000000000000000001001000000000100000000

.logic_tile 19 6
000000000000100111100000000111000000000000000100100000
000000001110010000100011100000100000000001000000000000
011100000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
010000000110000000000000000101100000000000000100100001
010000000000000000000000000000000000000001000000000000
000001001100000000000000000000000000000000000100100000
000010100000000111000000000001000000000010000000000010
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000001011010000000000010000011100000100000100000000
000000000001000000000011110000000000000000000000100100
010000001110000000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000101000111100001101000001100111000100000
000000000000000000000100000000001011110011000000010000
011000000000001011100111000011101000001100111000000000
000000000000000011000100000000001001110011000000000000
000000001000001000000111110001001001001100111000000000
000000000000000101000110100000101101110011000000000000
000000000000000111000000000001101001100010110100000000
000000000000000101100000001011001001110100010000000000
001000000000010000000110001000011110111000100100000000
000000000000100000000000000001001110110100010000000000
000000100001101000000000010001100000111001110100000000
000000000000010001000010000101001000010000100000000010
000000000000000001100000010111101111101100010100000000
000000000000000000000010000000111000101100010000000000
010000000000000000000000011000011000110001010100000000
110000000000000001000010110101001011110010100000100000

.logic_tile 21 6
000000000000100000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
011000000000000000000000000000000000000000100000000000
000001000000101011000000000000001111000000000000000000
000000000000101000010110000000000000000000000000000000
000000000001001011000100000000000000000000000000000000
000010100000000000000010100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000000000001111001101010000000000
000000100000001101000000000011011110001110100000000000
000110100000000111100000000001100001111001110100100000
000000001010001111000000000101001100010000100001000000
000000000000001000000000011000001111110100010101000000
000000000000001111000011100001001011111000100000000000
110000000001010101100000000101011001110001010100100000
010000000000000000000000000000101011110001010000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001000010110000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000000000000000000000000010011101110010111100000000000
000000000000000000000011011111011101001011100000000000
000000100000000001000000001101111000101011110100000000
000001000000000000100000000111000000000001010000000000
001001000000010000000110110000000000000000000000000000
000000000000100000000011110000000000000000000000000000
000000000001000000000110101101111110101010100100000000
000000000000000001000000001101110000010110100000000010

.logic_tile 23 6
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
011001000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000100000000000011100000000000000000000000000000
010000000001010000000100000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000100000000000000000000000000000000001000100000000
000001001010000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000000111010000000000000000000000000000000000
000000100010000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001011110000000000000000
100000000000000000000000000000011100110000000000100001

.logic_tile 24 6
000100000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
010100000000000000000111100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000100000000000001000000000000000000000000000
000000000000010000000000000111000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000100000000011011011000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000011010000000000000000000000000000
010000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.ramt_tile 25 6
100010110000000111100000000000000000000000
000001010000000000000010011101000000000000
011000010000000000000111001000000000000000
000000010000000000000100000111000000000000
010000000000000000000110101000000000000000
010000000000000001000100001011000000000000
000000000000000001100000001000000000000000
000000000000000000100000000011000000000000
000000001010000000000110000111100000000000
000000000000000111000100000011100000000000
000000000000000111000000011000000000000000
000000000000001111010011011001001000000000
000011000000000000000000001000000001000000
000000000000000000000000001111001010000000
110000000000001000000111000000000000000000
010000000000001111000110001011001010000000

.logic_tile 26 6
000010000001000000000010110000000000101111010000000100
000000000000100000000011111111001011011111100011100000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000101000010100000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000000101001110010100000100000000
000000000000000000000000001001010000010110100001000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000111001000010100000010000000
000000000001010000000000000000110000010100000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000110010000000001000000001000000000
000000000000001101000010000000001010000000000000001000
011000000000000000000110010001111011011110111100000000
000000000000000000000010000101101101111011010000000000
110000000000000000000010000011101000011110111100000000
110000000000000111000000001101101000111011010000000000
000000000000000001100000000101001000001000010100000000
000000000000000000000000000000101001100001000000000000
000000100000000000000000000001101000000010000000000000
000001000000000000000000000111111001000000000010000010
000000000000000000010011001000000000010110100000000000
000000000000000000000100001001000000101001010000000000
000000000100000001100111000000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000000000000000001000001010010100000100000000
000000000000000000000000001001010000101000000000000000

.logic_tile 2 7
000001000000000000000110000000001110000100000100000000
000000100000000000000000000000010000000000000000000010
011000000001011000000000010000000000000000100100000000
000000000000100001000011000000001001000000000000000000
010000000000000000000111000000000001000000100100000000
110000000000000000000000000000001111000000000000000000
000000000000000001100000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000100000000
000001000000000000000010111011000000000010000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110000001100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 3 7
000010000000000000000000000000000001010000100000000000
000000000000000001000011101001001000100000010000000001
011000000000000011100000001111111101111000100100000000
000000001100001111100000000101011000111101010110000000
110000000001000111100000000011111110101000000000000000
010000000000100000100000000000000000101000000000000000
000000000000000111000111111001011111111101110100000000
000000001010001001000111010101011111101000010101000000
000000000010100000000011010101101101111000100110000000
000000000001000000000111100111011010111110100100000000
000000000000001001000000000000000000000000000000000000
000000000000000011000010010000000000000000000000000000
000000000000000001000111101101101111111000100110000000
000000000000000001000000001101001100111110100100000000
010000000000001011100111001101001111101101010100000000
100000000000000101000110001101011010011101100110000000

.logic_tile 4 7
000000000000001000000111000001100000100000010001100000
000000000000001111000100000000001100100000010011000100
011010000000010111100000010000011000000100000000000000
000001001110000101100010110000010000000000000000000000
000000000000000000000110001000000001010000100000000000
000000000000000000000000001011001000100000010000000001
000000000000011000000000000111100000000000000100000000
000001000000100011000000000000000000000001000000000000
000110000000000000000000010101100000101001010000000000
000100000000001111000010000001000000000000000000000000
000000000000000000010000001000000000100000010000000000
000000001110000000000010000111001001010000100000000000
000001000000000000000000000000000001010000100000000010
000000000010000000000000001101001110100000010000100010
000000000000001111100000000000001101001100000000000000
000000000000000001100000000000011000001100000000000000

.logic_tile 5 7
000000000000000000000000011000000000000000000100100000
000000100000000000000010111011000000000010000000000000
011000000000000000000110000000000001001111000010000110
000000000000000000000000000000001011001111000010100001
110000000000000000000000000000011000000100000000000000
010000000000000000000000000000010000000000000000000000
000000000001000000000000010000000000000000000000000000
000000001110100000000011100000000000000000000000000000
000000000110000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000100000000000011010000000000000000000000000000
000010100000000001000000000000000001100000010010000000
000000000000000000000000001001001110010000100000000000
000010100001110111000000001111011100111101010000000000
000001001110110000100000000011010000111100000000000000

.logic_tile 6 7
000000000000000001000111010011100000000000000100100000
000000000000000000100011100000100000000001000100000000
011000100000001101000000000000000000000000100100000100
000001001110001001100000000000001010000000000100000000
010001000000000111000010000000011001110000000000000000
010010100000001001100000000000001000110000000000100001
000000001010001101100000001000000001100000010000000000
000001000000001101100010000001001011010000100000000100
000000000000000000000000000001000000000000000100000100
000000000000000000000000000000000000000001000100000000
000000000000000000010011000101011110010111100000000000
000000000000000000000100001111111001000111010000100000
000000000000100000000010110000000000000000000000000000
000000000000010000000111001111000000000010000000000001
010010101101010000000111100101101011100000000000000000
100000000000000000000100000000001010100000000010000001

.logic_tile 7 7
000001000001010001000111100000000001000000001000000000
000000000000000000100010010000001001000000000000001000
011000001011010000000111010101100000000000001000000000
000000001110100000000111010000101111000000000000000000
010000100000000001000011100001100001000000001000000000
010010100000000000000000000000101111000000000000000000
000110100000100000000111010101100001000000001000000000
000001000000010000000110100000101011000000000000000000
000001100000001000000000000001100000000000001000000000
000000000000001101000000000000101100000000000000000000
000000000000001000000010000000000001000000001000000000
000000000010001111000100000000001101000000000000000000
000000000000000000000000010001001000100000010100000000
000000000000000000000011111101101010100010110000000110
000000001110000000000010000000011100101100010110000000
000000000100000000000000000001001001011100100000000100

.ramb_tile 8 7
100000000000000000000111011000000000000000
000000010010000000000111010101000000000000
011000000010010000000000001000000000000000
000000000000101001000000000111000000000000
110000000001000001000000000000000000000000
110000000000000001100010011001000000000000
000000000000000111000000000000000000000000
000010100001010000000000001101000000000000
000000000000000001000000000101000000000000
000000000100000000000000000101000000000000
000000000000000000000000000000000000000000
000000000000001001000000000011001111000000
000000000000000000000111001000000001000000
000001000000000000000110010001001100000000
110000000000000001100000010000000001000000
110000000100001001100011011001001111000000

.logic_tile 9 7
000000000000000000000000001101101111000000000000000000
000000000010000000000000000011001001000001000001100000
011000100000011000000000000000001110000100000100000000
000000000000000101000011110000000000000000000101000000
010000001111011111000011100011101010000001010010000000
110000000010001111000011100000000000000001010001100000
000000000111101001000000001000000000000000000000000000
000000000000011001000000000011000000000010000000000000
000011100001010011100000000000001100000100000100000000
000010000000100000100000000000000000000000000110000000
000000000000101011100010001101101011000010000000000000
000000000000010101000000000111001101001011000001000000
000010000000001001000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010100001000000000000000001101111000000110000000000000
100100000000001101000000001011001011000001010000000100

.logic_tile 10 7
000000000010100011100000000111011000101000000000000000
000000000000010000100011100101110000000000000000000100
011000000000000001000011101000001010000001010000100000
000000000000001101110100000011010000000010100000000000
010001000001010001100110110000000000010000100011000100
010000100000000000000010011111001110100000010000100000
000000000000000101000000010000000000000000100100000000
000000000100000000100011100000001101000000000000000010
000000000000000001000010001101011011111000000000000000
000000001000000000100000000101111000111100000000000000
000010000000100111000000000000001010100000000011100111
000001000001010000100000001111001100010000000011000000
000000000000000111100111110001000000100000010000000100
000000000001010000100010000000001010100000010011100000
000000000100000000000000000000000001000000100110000000
000000000000000000000000000000001000000000000000000000

.logic_tile 11 7
000010000001010101000000010011111110101101010000000000
000000101001011111000011100001101101100110000000000000
011000000010000111100000001011000000000000000000000000
000000000000010000100000000001001110010000100000000000
010111100000000001100110001101101100001001000000000000
010010100000100000000000000011011111010111110000000000
000000000110000111000000001001001101101001110000000000
000000000001010001000000000001001110010001010000000000
000001000000000001100010000011101110000000000000000000
000010000000001011100110101011100000101000000000000000
000000000000001000000110100111000000000000000100000000
000000000000000011000000000000000000000001000100100000
000000000000001001000110110111001100000010000000000100
000000000000000011000011000101101011001001000000000000
010000000000000000000011001111111010100110110000000000
100000000000011111000000000101101000010000110000000000

.logic_tile 12 7
000000001101100000000111000011000000000000000100000000
000000000001110000000000000000000000000001000000000010
011000000000000000000000000111000000000000000100000000
000010100000000000000000000000000000000001000000000000
010000000000100000000011101111111011010010100011000000
110100000101011001010000000101111111100010010000000000
000000000000100001110000010000011110000100000100000001
000000000000000000100010000000000000000000000000000000
000010000000000001000000000011101000101000000010000101
000001001010000000100010111011110000111110100000000000
000000001010000000000011100000011100000100000100000000
000000000001000000000010100000010000000000000000000010
000100000100000111000000010111001010101000000000000000
000010000100000000100011000000100000101000000000000000
000010100000100111000111001000000001111001110010000100
000001000001000000000010001111001011110110110000000000

.logic_tile 13 7
000001000000000000010111100111111111000000010001000000
000010000000001111000100000001011101000000000000000000
011000000000000000000111100000000001100000010000100000
000000000001001101000100000111001101010000100000000000
010000000000000101100010100000011010000100000100000001
110000000110000000010000000000010000000000000000000000
000001000000101111000000000000011010000100000100000000
000010100001011111000010110000000000000000000000000000
000000000000000000000000000000001110110000000000000000
000000000000001001000000000000001100110000000000100000
000000000000000000000111011000000001010000100000100001
000000000100000111000111100111001111100000010011100000
000000000000001000000010100001111010000101010000000000
000000000000010011000000000101101111101101010000000000
000100001000001000000000000001111100101001000000000000
000000001011011101000011010000001001101001000010000000

.logic_tile 14 7
000000000000000101000110111000000000000000000110000000
000000000000000000100011111011000000000010000100000000
011000000000000101100010110000011110101100010010000000
000000000000000000100111011001011100011100100000000000
110001000000000111000010000101111111100000000010000001
010010000000000000000100000000111001100000000000000010
000000000000000000000000000101011110000010100000000000
000000000110000001000011101111011001000110000000000000
000000101010000111100000010101111000001001000000000000
000010100000000000000011011001001011001010000000000000
000000100000000000000110110000001111101001000000000010
000000000000010000000010100001001101010110000000000000
000000001011000001000000000000011000000100000100000000
000010100000100000100011110000010000000000000110000000
010000000000000000000010110000000000000000100000000000
100000000000000000000111100000001100000000000000000000

.logic_tile 15 7
000010100000010000000110100000000001000000100100000000
000000000000101101000010000000001000000000000000000000
011000001100000101000110000001001000101001110000000000
000000000000000111000000001101011001101010110000000010
110000000000000000000010010111011111101000110000100000
010010000000000101000011100000001010101000110000000000
000000000000100001100000001111101110111100000000000011
000000000001000000100000000001101111111110000000000000
000110000000011011100000011001100000000000000000000001
000000000010001111000010101111000000101001010000000000
000000000000000000000010100101111100011100000000000000
000000000000001001000100000101001110000100000010000000
000001000000010101100000001011111000101000000011000000
000010000000001101000010010111110000111101010010000110
000000000100001101100110011011001010000010000000000000
000000000000001111100110101111011100001011000000000000

.logic_tile 16 7
000000000000000000000110101011101001010000100000000000
000000000000000101000100000011011111010100000000000000
011000000000000000000000000000000001100000010000000000
000000001000000000000000001101001011010000100000000000
110000000010011000000000001000000000000000000000000000
100000001110110001000010010111000000000010000000000000
000000001110000111000000000111001110101001010010000001
000000000000000000010011100111010000101010100011000011
000100000000000101100010010011011101000011100000000000
000000000110000000000111000000111010000011100000000000
000011000000111001000110000000000001000000100100000000
000001000010011011100100000000001111000000000000000000
000010000000000001100011100011001010101011010000000000
000001100100000111100000001011001000000001000000000000
000000000000000001000110000000000000000000000000000000
000000000001000000100110000000000000000000000000000000

.logic_tile 17 7
000001001000101000000000010001101010010011100000000000
000010000000010001000011010000011111010011100000000000
011000000000000101100000001001011010000001010000000000
000000000100010000000010100011010000101011110000000000
010000000000001111000000010011000000000000000100000000
010000001100001111100011110000100000000001000100000000
000000000000001000000111100000000000000000000100000000
000000001010001111000100000011000000000010000100000010
000001000000000011100011100000001010000100000100000001
000010000000000000100100000000000000000000000100000000
000010100000000011100010000101111001100000110000000000
000000000000000000100100000111111010000000010000000000
000000000001011000000010001011111110000110100000000000
000000000000101011000000001111101010001111110000000000
010000000000000000000111011000000000000000000100000000
100000000100000011000010011111000000000010000100000000

.logic_tile 18 7
000000000000001111100000011101111110010111100000000000
000000000000000001100010100001011101001011100000000000
011000000000000000000000001001011011010111100000000000
000000000000000101000000001011101110001011100000000000
010000000000000001110010010000000000000000000000000000
110000001110000000000011010000000000000000000000000000
000000100000000011100000010000000000000000000000000000
000101000110000001100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010010110000000000000000000000000000
000000100001000000000010000000000000000000100110000000
000001001000000000000100000000001110000000000000000010
000000000110000000000000000101011010100000000000000000
000000100001010001000000000101111000000000000000000010
000000000001000000000000010000000000000000100100000000
000000000000000011000011000000001000000000000010000010

.logic_tile 19 7
000000000000000000000000000011100000000000000101000001
000000000000000000000000000000100000000001000000000000
011010100000100000000000000000000000000000000000000000
000000000111000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 20 7
000000000000010000000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011010000000000000000000000000000000000000100100000000
000001000100000101000010100000001111000000000100000100
110000000000000000000000001111001001000010000000000000
110000000000000000000000000001011001000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000001101000011100000000000000000000000000000
010000001010010000000000000000000000000000000000000000
100000000101000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000010000000011010000000001000000001000000000
000000000000100000000110000000001010000000000000001000
011000000000000001100110000101111010001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000000101000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000100001111100110000011001000011001010100000000
000100000000000001100000001011101110100000100010000000
000010100000000000000110000111011010100000010100000000
000001000000000000000010001011001001110100010000000000
000000000000000000010111011000011100100011010100000000
000000000000000000000110000001011001010011100000000100
000011100000001001100000000000011101011101000000000000
000011000000000111000000000101011110101110000000000000
000000000000000001100000000111001101111001010100000000
000100000000000000000000000111011001100000000000000000

.logic_tile 22 7
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010000000000000000000010001000000000000000000100000000
110000000000000000000100001011000000000010000000000001
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000001010000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010010000000000000000000000000000000
000010000000000000000010000000000000000000000110000000
000001001001000000000000001111000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000001100110000000000000000000000000000000
000100000000001111100100000000000000000000000000000000
011000000000000101000111001000000001000110000000000000
000000000000000000100100001101001111001001000000000000
000001001110100001110111101001000001010110100000000001
000000100000000000000100000101101011011001100000000000
000000000000000011100111000000001010110001010100000000
000000000000000000100111100001001100110010100000000000
000000100000000101100000000000011000010111000000000100
000001000000000000000000001101011000101011000000000000
000000000000000000000000000101011111111000100100000000
000000000000010000000000000000001000111000100000000000
000010000010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 24 7
000010000000000101100110100000000001000000001000000000
000000001110001101000010110000001000000000000000001000
011000000000100101100000000101111000001100111000000000
000000000000001101000000000000101001110011000000000000
000000000000001101000010100101001000001100111000000000
000000000000001111100100000000001011110011000000000000
000000000000000000000111100001001000001100111000000000
000000000000000000010100000000101010110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000010000000101101001001100111000000000
000000000001000000000000000000101000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000001101000000000000001000110011000000000000
000000000000100000000110000111101000101001100100000000
000000000001000000000000000111101000100110100000000000

.ramb_tile 25 7
100000000001000000000111101000000000000000
000100010001110000000000001111000000000000
011000000000000000000000001000000000000000
000000000000000000000000001111000000000000
110000000000000000000000000000000000000000
110000000000000000000000000111000000000000
000000000000000000000000000000000000000000
000000000000000000000000000111000000000000
000000000000000011100000011011100000000000
000000000000000000100011001011100000010000
000000000000000001000011110000000001000000
000000000000001111100011001001001110000000
000010000000101011100111000000000001000000
000001000000001011000100001011001100000000
110000000000000111000111000000000001000000
110000000000000111100010000011001100000000

.logic_tile 26 7
000000000000000000000000000111101110000001010100000000
000000000000000101000000000001100000010101010001000000
011000000000000000000000001000011010100000000000000000
000000000000100000000000001111011110010000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000011000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000010000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000001111000000000000
000001000000000000000010100000001001001111000000000000
011000000000001011100000011101011000101001010100100001
000000000000000011000010111111000000010101010000000000
000000000000000001000010000000011100000100000000000000
000000000000000000000011010000010000000000000010000000
000000000000000111100000000001101011110100010100000000
000000000000000101100010000000011110110100010000000010
000001010000000000000000011101000001000110000100000000
000010110010000000000010110011101000101001010000100010
000000010000001000000011000011011001010010000000000000
000000010000000001000000000000111101010010000010000010
000000010000000000000000001000011011111000100100000000
000000010000000000000000000001011110110100010000000110
010000010000000001000011001111111001110000110000000000
110000010000000001000010000101111000110100110000100000

.logic_tile 2 8
000000100000000000000000000000001010000100000100000000
000001000000000000000000000000010000000000000000000000
011000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000111100101000000000000000100000000
110000001010000101000110100000000000000001000010000000
000000000000000101000000000000011010000100000100000000
000000000000000101000000000000000000000000000000000000
000000010000100000000000000111100000000000000100000000
000000010000000000000000000000100000000001000000000010
000000010000000000000000001000000000000000000100000000
000000010000000000000000000101000000000010000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000101000000000010000001000000
000000010000000000000000010000000001000000100100000000
000000010000000000000011010000001001000000000000000000

.logic_tile 3 8
000011000000001011100110100001101110010100000000000000
000010000000000101100010100000000000010100000000000000
011000000000000101100010010011100000000000000101000000
000000000000000000000110000000000000000001000000000000
000010100000001000000000010001011111000010100000000000
000010000000001001000011100011001101000001000000000000
000000000000001001100110100001011101000110000000000000
000000000000001001000000001001111100000010000000000000
000000110001001001000000001101111101010111100000000000
000001010000100001000000001011011011000111010000000000
000000010000000101000111000101100001010000100110000000
000000010000001111000010001111001001110110110000100000
000000011110000000000000010101001101011001000100000000
000000010000000001000011100000001001011001000000100000
000000010000000000000000001001011100000001000000000000
000000010000000001000010001111011011000110000000000100

.logic_tile 4 8
000000000000000000000110110011001110000010000000000000
000000000000000111000010100001011010000000000010000000
011000000001010111100111010101111011000000000000000000
000000001110100101000111011001101100000100000000000001
110000000000011101000000001111101111000110100000000000
110000000010011011000000001111011100001111110010000000
000100000000001111000010111011011001000000010000000000
000000001110000001100010011011101001010000100000000000
000000010000001101100110000000000000000000100100000000
000000010100000111000011000000001100000000000000000000
000000010000000001000010001001101111010111100000000000
000100010000011111000000001101101000001011100000000000
000000010001000111100011010101011011000110100000000000
000000010000000000000010110001001001001111110000000000
000000010000000101100010000111101000100000000011000000
000000011110000111100100000000011101100000000000000000

.logic_tile 5 8
000100001110110000000010000101000000000000000100000000
000110000000000000000100000000000000000001000100000000
011001000000000011100011101101001010101000000010000010
000000000000000000000010100011010000000000000000000100
110000000000001111100010001101111011010100000000000000
110000000000000111000010000111011001001000000000000000
000000000000000101100000010000000000010110100000100000
000000000000000111000010101101000000101001010000000110
000000010000100000000000001001100001100000010000000000
000000010000000000000011111011001010000000000000000001
000000010000000001000011110000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000010001011111000010000000000000000
000000010000000000000000001111111101110000000000000000
010000010000000001100011100000000000000000100100000000
100000010000000000100100000000001001000000000100000010

.logic_tile 6 8
000010000100001000000000011011101011101001110000000000
000000000001010001000010001011001001010001010000000000
011000000001000001100111111000001010101000000000000000
000000000000100000000111010001000000010100000000000000
000000000010001111000011100111011000101000000000000000
000000000010000111100100000000000000101000000000000000
000000000001010001000000001001011010010010100010000000
000000000000100000000000001011001111000000000000000000
000000011100000101000010000011001100000010100000000001
000000010000001111100000001101011001000000010000000000
000000010000000001000110010011000001100000010000000100
000000010000000000100011100000001001100000010000000000
000001011100000000000000000011001100010010100100000000
000000110000001001000010000000101001010010100000000001
000001010000000000000111000111111100000000000000000000
000010010000000000000100000101110000101000000000000000

.logic_tile 7 8
000001000000000011100111110000011010000100000100000100
000000001000000111100011100000000000000000000100000000
011000000000000111100111110001001100000000000000000000
000000001101000000000011011001111111010000000010000000
110000000000001101100010001011101011000110100000000000
110000001000101111000000001011101001001111110000000000
000000100000000000000010000101011111001101000000000100
000001000110000111010000000001001000000110000000000000
000000010000101000000000010000000000000000000000000000
000000010001010011000010000000000000000000000000000000
000000010100000111100110000000011010000100000100000000
000000010000000000000111110000010000000000000100100000
000001010000000000000111000001111000000010100000000010
000010110000000000000110000001101100000000010000000000
010000010000000001000111001101011110101000000000000000
100000011110000000000100000011110000000000000000000010

.ramt_tile 8 8
100000010001001000000010000000000000000000
000000010000101011000000000001000000000000
011000010000000001000011101000000000000000
000000010000001001100000000001000000000000
110000100010010000000000000000000000000000
010000000000010000000000001111000000000000
000000000000000111100000011000000000000000
000000000000000000100011011011000000000000
000010010000000000000111001001100000000000
000000010000000000000010011111100000000000
000000010000000000000010001000000000000000
000000110001010000000000000111001001000000
000000110000010001000011000000000001000000
000001010000000000000100000111001000000000
010000011010100000000010001000000000000000
110000010000011001000000001101001101000000

.logic_tile 9 8
000000000000000000000000010000000000000000001000000000
000000101100000000000010010000001110000000000000001000
011010100001010000000000000101000001000000001000000000
000001000000100000000000000000001101000000000000000000
110000000000001011100010000101000001000000001000000000
110001000000000011000010100000001111000000000000000000
000010100001000000000000000011000001000000001000000000
000001000010111001000000000000101101000000000000000000
000000010001010000000000010111100000000000001000000000
000000010000100000000011110000000000000000000000000000
000001010000000000000011100000000001000000001000000000
000000111110000000010100000000001010000000000000000000
000000010000000111100010000111001001101001110110000000
000000010000000001000000001101001110000000010000000000
000001010011010101100011100001000000100000010000000000
000000010010000001100100000000101011100000010000000001

.logic_tile 10 8
000001000000011000000110010101100000000000001000000000
000000000000001111000011110000000000000000000000001000
011001000000000011000011110000000001000000001000000000
000000100000000000100111010000001110000000000000000000
010000001000000111000011100101101000100000010110000000
110000001111010101000000001011101000010001110001000000
000001000000010011000110111101011101000000000000000100
000010000000010111100110100011001001100000000000000010
000000010010000111000110011011011100000000000010000000
000000010100000000100110110101111001010000000010000000
000001010000100111010011101111001001000000000010000000
000000110001000001100100000001111101000000010000000100
000100010000000000000110001001000000101001010000000010
000000011000000000000100001101100000111111110010000000
000010110000101000000000000000011000101001000000000000
000000010000010011000000000011011010010110000001000000

.logic_tile 11 8
000001000000000000000111010000000001000000100100000000
000000000000001111000111000000001100000000000000000001
011000000000000000000111010111111001000010100000000000
000000001010000101000111000101101001000000010000000100
010001000000000000000111100000001100111001000001000001
110010101000000101000100001001001000110110000000000100
000000000000101000000000001000000000000000000110000000
000000000001001111000000000111000000000010000000000000
000010110000000011100000000000000000000000000100000000
000001010000001001000000000011000000000010000000100000
000000011010001000000000000001100000100000010000100000
000000010000000011000000000000101001100000010000000010
000000010000000000000000000101100000000000000110000000
000000011000000000000010110000000000000001000000000000
001100010010000000000111000000000000000000100100000001
000100011010000001000100000000001111000000000000000000

.logic_tile 12 8
000000000000000011100011110001011001000000010000000000
000000001010000111000111100000111110000000010000000000
011000001110001101100110010101111000110001010000000010
000000000000001011100110000000001011110001010000000000
000010101000001001000111111011011100111100000000000100
000001001100000001000111001101000000101000000000000000
000100000000000001000111111001111110000110000000000000
000100000000001001100011010001111010000100000001000000
000100010000000001000000000001011110101111010100000000
000000010100001001100000000001011010011101000100000000
000101011010100001100000001011000001000110000000000000
000010110001010000000010001101001010001111000000000000
000010010000000000000000001111011000100001010000000000
000000010000010001000000001011011001110011100000000000
010000010100001111000010010101011001110001010000000000
100010110000000001000011010000101110110001010001000000

.logic_tile 13 8
000100000000000001100000000101011000000110000000000000
000010000010000111000011100111111011000100000000000000
011000000000000111000011110000011010101100000000000000
000000000000000000100011010011001010011100000001000000
010001000000100000000110011001011100101000100000000000
010010001100000001000010001001001000110110100000000000
000010000000100001100000001011100000001001000000000000
000000000010001001000000000011101000000000000000000000
000000110011001011100000000000011111000111000000000000
000000010100101011100010010011011111001011000000000000
000000011110001011000000000011101101000110100000000000
000010110000010011000010010000001010000110100000000000
000011110000101001000000001111001110010110110010000000
000110110000000001000010010111101101111001110011000001
000100010000000101000010001000000000000000000100000000
000000011100000000000110000001000000000010000000000000

.logic_tile 14 8
000001001010001111100011100101000000000000000100000000
000010000010000011000011110000000000000001000000000000
011000000000000000000000010111011000000110100000000000
000000000000001111000011100000101011000110100000000000
010010001001011000000000010101111111010100100000000000
010000000010101111000011110111011110101001010000000000
000000000000000000000000000000000000000000100100000000
000000000000000101000000000000001101000000000000000010
000000010000000000000011111001000000101001010000000000
000000010000010000000010001001100000000000000000000000
000010110000000111100000000000001100010100000010100000
000000110100001111000000000001010000101000000000000000
000000010001000001000110100001011111111100000001000110
000000010000100000100100001011001000111110000000000000
000000110001011001000000011001011100101000000011000001
000100010110100001100010100011000000111101010000000011

.logic_tile 15 8
000010000000000000000110010011001000110110000000000000
000000000000000101000011111111111100111010000000000000
011000000000100000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000100
010010000000000001000010000000000000000000100100000000
010001001100010000100100000000001011000000000000000000
000000000000001001100011110001001011011100000000000000
000000000000000001000111010111001101101110100000000000
000000010100000000000111000111101100110100010000000000
000000010000011111000100000000111000110100010000000000
000001010000000000000110001000001111110100010000000000
000000110000000000000000001111011101111000100000000000
000011010001010000000110101101111011101000000000000000
000000010000001111000000000101011011011000000000000000
000000010000000111000000000111100000000000000100000000
000000010001000001100011100000000000000001000000000000

.logic_tile 16 8
000000001110000000000000001011111001000000100000000000
000000000110000001000000001011101110101000010000000000
011000000000001111100000000000000000000000000100000000
000000000000000011100010111011000000000010000000000000
010000000111110000000010000111011111110101010000000000
110000000100010000000000000001001010111000000000000000
000100100000000111000010000000001100000100000100000000
000011000000000101000010110000000000000000000000000000
000100010001001111000111001000011011001011000000000000
000000110000101111000000001011001000000111000000000000
000000010000000000000110000001100000101001010000000000
000001010000000000000010000111101100011001100000000000
000100010000000000000000010111011011111101010000000100
000000010000001011000010000001111011100000010000000000
000000010100011001100000000101111010101100010000000000
000000010000100011000000000000011100101100010000000000

.logic_tile 17 8
000001001010000001100111101011101101110101010000000000
000110000000001101000100000101111110111000000000000000
011000001100001101000000000000001110000100000100000000
000000000000000101000011100000000000000000000100000000
110000100000001011100000000001000000000000000100000000
010101000000000001000011100000100000000001000100000000
000000000000001111000110001001111011100011110000000000
000000000000001111000000000101101100100011100000000000
000000011010000000000110001111011111100000000010000000
000000010000000000000010001101011111000000000000000000
000010110001110001000010000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000011101010011100000001101011001000000100000000000
000000010000101101000000000001001100000000110001000000
010000011010000001100010010001001010010111100000000000
100100010000000000100010110001001011001011100000000000

.logic_tile 18 8
000001000000000000000000010000000000000000000000000000
000000100000000000000011110000000000000000000000000000
011010000000001000000000000001011010110110010100000000
000000000000010111000000001101101111111001010110000000
000011000110000000010000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000110010010000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000001011100000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
010010110000100000000000000001100000000000000000000000
100000011011000000000000000000000000000001000000000000

.logic_tile 19 8
000001000000000011100000000001000000001001000000000100
000010000000000000100000000000001111001001000000100010
011000000000000111000000001000000000000000000100000100
000101000000000000000000000001000000000010000000000000
000000000000010111100000000011000000000000000100000000
000000000000100000100000000000100000000001000000000010
000000100000000011000000010000000000000000000100000000
000001000000000000000011010001000000000010000000000000
000010010000000000000010001000011010000010110100000000
000000010000000000000100000101011010000001110000000100
000000010000000000000000000000000000000000100110000000
000000010000001011000000000000001110000000000000000000
000000010000000000000110000000000000000000000000000000
000010010000000111000000000000000000000000000000000000
000000010001000000000000000000011100000100000100000000
000000010001100000000000000000000000000000000001000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000100100000000
110000000000000000000100000000001100000000000100000000
000000000000010000000000000011100000000000000100000000
000000001000000000000000000000000000000001000100000000
000000010000001000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000111100111100000000000000100000000
100010010010000000000100000000100000000001000100100000

.logic_tile 21 8
000000000000000000000110111001001010010111100000000000
000000000000000000000010100111111101000111010000000000
011000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000100000100
010000000000000000000010000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000010110000000000000000010000011100000100000100000000
000001011110000000000010100000010000000000000100000000
000000110000000101100110100000000000000000000000000000
000001010000000000000100000000000000000000000000000000
000000010000000000000000000011100000000000000000000000
000000010000000000000000000000100000000001000000000000
010000010000000111100011100001011111000110100000000100
100000010000000000000000001101101100001111110000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001010011000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000100111100000000101100000000000000100000000
110000000001010000000000000000100000000001000100000000
000000000001001000000000010000000000000000000000000000
000000000000001011000010100000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000001000000000000000000100000000
000000010100000000000000000101000000000010000100000000
000010110000000000000111000001100000000000000100000000
000001010000000000000100000000000000000001000100000010
010000110000000000000000000101000000000000000100000000
100001011010000000000000000000000000000001000100000000

.logic_tile 23 8
000000000001011000000000000000000001000000100100000000
000001000000000111000000000000001101000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110010100010000000000111100000000001000000100100000000
010001000000000111000100000000001011000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000010110000000000010000010000000000000000100100000000
000001010000010000000011000000001000000000000000000000
000000010001000000000000000101000000000000000100000000
000000010000100000000011000000100000000001000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000001001000000000010000000000000
010000010000100011100000000000011110000100000100000000
000100010001000000100000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000010110011011010101000000100000000
000000000000010000000010101001010000111110100000000000
011000000000001000000010111000011010101100010100000000
000000000000000101000010100101011100011100100000000000
000000000000000000000110101001001100101001010100000000
000000000000000000000010100001100000101010100000000000
000000000000000001100110100000011000101100010100000000
000000000000000101000010101101011100011100100000000000
000000010000000001100110010111101100010101010100000000
000000010000000000100010001101000000010110100000000000
000000010000000000000110000111011111000010000000000000
000000010000000000000000000111001001000000000000000000
000010010000001001100110000000011101110000000000000000
000000010000000001000100000000011010110000000000100000
000000010001001001100000000111001101000010000000000000
000000010000100001100000001011111110000000000000000000

.ramt_tile 25 8
100000010000000001000000000000000000000000
000000010000000111100000001111000000000000
011000010000000000000111110000000000000000
000000010000000000000011010111000000000000
110000000000000000000000001000000000000000
010000000000000000000000001001000000000000
000000000000000000000111001000000000000000
000000000000000111000100001001000000000000
000000010000000011100000010011100000000000
000000010000000000100011110001100000010000
000000010000000000000010001000000000000000
000000010000001111000100001111001100000000
000000010000001111000010101000000000000000
000000010000001111000100001101001110000000
110000010000000000000000001000000000000000
010000010000000000000011100101001000000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000001000000000000000000000000000
000000000000000000000000000101000000000010000000000000
000001000000000011000000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000110000000
011000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
100000010000000000010000000000000000000000000000000000

.logic_tile 3 9
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000011010000001100000100000100000000
000000010000000000000011010000010000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010100100000000000001000000000000000000100000000
000000010000000000000000001101000000000010000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.logic_tile 4 9
000010000011001111100110010101001100000110100000000000
000000000000100001100011110011011101000000000000000000
011000000000001000000000011011101010001001010000000000
000000000000000101000010101011011011000000000010000000
010100000000000111000111111101101001100011110000000000
010100000010001101000110000111011001000011110000000000
000000000000000000000111010101001111000110100000000000
000000001100000011000111100001001011001111110000000000
000000010100101001000010001011111010100000000000000000
000000010001001111100010010001001011000000000001000000
000000010000000011100110100111011100000000000000000000
000000010000000111000110000011110000000010100000000000
000000010001010111000011100111101111100000000010000000
000000010000000000000110000001011011000000000000000000
010000010000001011100011100111100000000000000100000000
100000010000001001000100000000100000000001000100000000

.logic_tile 5 9
001000000001010111000000010000000000000000100100000000
000000000000000101000010000000001101000000000100000000
011010000000001000000110100000001111100000000000000000
000001000000000011000000001101001111010000000000000000
010000000000011011100011101101001111000110100000000000
110000000000000001000010100101011110001111110000000000
000000000000000111000000000001011001010111100000000000
000000000000000000000011110001001001000111010000000000
000000010000011101100110010000000000000000100100000000
000000010000000101000011100000001111000000000100000001
000000010000001101000000001011000001000000000001000100
000000010000000101000000001101001100100000010010000001
000010110000000101000111110011001101100000000000000001
000001010101000011100010111001011111000000000000000000
010010010001010111100110010101011101010111100000000000
100001010000000111000011000111001110000111010000000000

.logic_tile 6 9
000000000010000000000000001001101110000000000000000000
000000000000000000000011101001101010000000100000000000
011000100000000101000010100011011011010111100000000000
000001000110000000100110100101001110001011100000000000
010000000000000111000000000001101111000000010000000110
010001000000000111100010110000001110000000010010100001
000101000000000011100000000011100000000000000100000000
000010100000000000100000000000100000000001000100000100
000100010110000000010000001000000000000000000100000000
000100010000000011000000001111000000000010000100000000
000010110000000000000110111101011001000000010000000000
000000010110000000000011111001011101000000000000000000
000000010000000000000000001000001010101000000000000000
000000010000000001000000000111010000010100000001000000
010000010001000001100111100000011111110000000010000000
100000010000100111000100000000001000110000000010000110

.logic_tile 7 9
000000100000100000000000001111001101000000000011000110
000001000000000000000000001101101101001000000001000001
011000000000000000000000000000011100100000000000000001
000000000100000000000000001111011100010000000000000000
000000000001000000000010001111001101000000000010000001
000001000000000000000100001011101011100000000000000001
000100000110000000000110000000001010000100000111000001
000010100001010000000010010000010000000000000000000000
000000010000000101000000000111111011000110100010000000
000010110000000000100011101111111100001000000000000000
000010010010010000000111110011000000000000000110000000
000010011010100101000010010000100000000001000010000000
000010010000000001100010000000000001000000100100000001
000000011100000000100110110000001111000000000001000000
000000010000011000000011101000001111001110000110000000
000000010000001101000110001011001110001101000000100000

.ramb_tile 8 9
100001000000100000000111101000000000000000
000010011111000000000100000101000000000000
011000000000000000000000001000000000000000
000000000000000000000000000111000000000000
010000001010010000000111000000000000000000
110000000000100000000110000011000000000000
000000000100000011100010010000000000000000
000000000000000000100011011101000000000000
000000010101010001000000000001000000000000
000000111110101011100010001011100000000000
000000010000000000000000000000000000000000
000000010000000000000000000011001111000000
000000010001000001000000001000000000000000
000000110100101111000010001101001110000000
110000010001100001000000000000000001000000
110000010001010001000000000111001011000000

.logic_tile 9 9
000011100001100111000000000011111010101000000000000000
000000001010110000100000000000010000101000000001000000
011000000000000101100111110001111011101000000000000000
000000000000000000100011001111101001101100000000000000
110000001010011000000000000101111000101000000000000100
110000100100001111000000000000100000101000000000000000
000000000000001011000110001000011000000011010000000000
000000000000000101000011111001011111000011100000000000
000000010000000000010010001101111100000010000010000000
000010111010010000000000000011011110000011100000000000
000000011101001011100010000101111101000110100001000000
000000010000001011100110001011111110001111110000000000
000010111010100011100010010001000000000000000100000010
000000010101000000000011110000000000000001000000000000
000000010000000000000000000000000000000000100100000000
000000110000000001000000000000001010000000000000000000

.logic_tile 10 9
000010101011100101100110010011101101010110110000000000
000000000001110011000011111001101111011001110001000000
011000000001001001100000000101011100000000100001000100
000110100000000001000011100001111111000000000001000001
110000000000000011100010001011101001101111010010000100
110001001010101101000111101001011000001111100000000010
000011100000000111100011011101100001100000010000000000
000010100000100111000011110111001011010110100000000000
000001010110001011100011100101011001001001010000000000
000010110000001111000000000001001011000110000000000000
000000010000000101000110000011100000000000000000000000
000000010000000000100010001111101000000110000000000000
000000011101000000000011000011000000000000000100100000
000000010001100000000010000000100000000001000000000000
110000010000000101100111001011001010010111100000000000
110000010010000001100100000101001011001011100000000000

.logic_tile 11 9
000010100000010000000111101101011011100010110000000000
000000100000000000000110001001011010101001110000100000
011000000100000011100110101000001110101000000000000000
000000000000000000100111101011010000010100000000000000
010001000000000101100110000111111010000010100000000000
010000101010001001000000000111001010001001010010000000
000001000000001111000011110011111010010100000000000000
000000000001000111000011111001011101100000000000000000
000000110001011000000111110001111000111111110001000010
000001010010111011000011100011101011011110100000000110
000000011001000001000010000011100000000000000100000000
000000010000100001000010000000100000000001000000100010
000000010000000001100111111111001010111111000000000010
000000010000000000000110110101101101010110000000000000
000000010000000000000000001000000000000000000100000000
000010111000001101000000000011000000000010000001000000

.logic_tile 12 9
000010100000101000000011100000000000000000000100000000
000001000010010011000100000101000000000010000001000000
011000000000000000000010101011001011101001010000000000
000001000000001111000011110111011111010101100000000001
000110101011000101000011100011101110010111100001000000
000011000000000000000100000101001000000111010000000000
000000100000000000000111000001100000000000000110000000
000000001101010000000100000000000000000001000000000001
001001010110000000000000001000000000000000000110000000
000000011100001011000000001001000000000010000000000000
000000010000000001000000010000000001000000100100000001
000000010000000000000011010000001001000000000000000001
000000010000000000000110100111101001101001110000000001
000000010010001101000000001111111101010100100010000000
000000010000011000000000010000011010000100000100000000
000100010000100101000011100000010000000000000000000010

.logic_tile 13 9
000110100100001000000000000001100001000000001000000000
000001000001010101000000000000001110000000000000000000
000100000100000111000000000111101001000100101000100000
000000000000000000100000001111101110100001000000000000
000000100001100000000111101101101000000100101000000001
000001101010110000000010001101001101100001000000000000
000000000001001011000010010101001000000100101000000000
000000001000101011000011011111101110100001000000000000
000000110000001000000000011101101000000100101000000000
000001011000100101000011001101101100100001000000000000
000000010111001001010110100001001000000100101000000000
000000010000000101000000001111001011100001000000000000
000010011000110000000000011011101001000100101000000000
000011111010011001000011111101101010100001000010000000
001000110000000111000011100011101001000100101010000000
000000011000000111000000001111001100100001000000000000

.logic_tile 14 9
000100000000000101000000000001000001010000100000000000
000000000000000111100010000000001000010000100000000000
011000000000001001000111100000000001010000100000100000
000000000000001101100100000001001001100000010000000000
010000000001110000000111100001111010010111100001000000
100000001110010000000000001001011000000111010000000000
000010001101101001000000010111100000000000000100000000
000000100001010111000011100000000000000001000000000010
000011110000010111100000000001000001010000100000000000
000011111100100000100000000000001101010000100000000000
000000010000000000000000010001011010010000110000000000
000000011000000000010011110000001100010000110000000000
000000110110010000000000000000011010000100000100000000
000001010001100000000000000000000000000000000000100000
000000010000000011100000000000001010001100000000000000
000000010000000000100000000000011000001100000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000100100000000
000000000100000000000010100000001110000000000100000000
011010000000000001000011101001001011110000010000000000
000000000011011101100100000101101100100000000000000000
010011101101000001100111100001100000000000000100000000
110010000001011001100100000000000000000001000100000000
000010100000000000000000000000000000000000000000000000
000100000001010001000000000000000000000000000000000000
000100010100110000000111000000000000000000000101000000
000000010001110000000110001011000000000010000100000000
000100011011000001000110010000000000000000000100000000
000001010000000000000011010101000000000010000110000000
000000010000000111100000001001111101101000000000000000
000000010100000000000000001011111000100000010000000000
010010010000000000000000000001001010101100010000000000
100000010000000000000000000000101101101100010000000000

.logic_tile 16 9
000000001101000000000000001101011010010111100000000000
000000000000100000000010000101101001001011100000000000
011001000000000000000000010000000000000000000000000000
000000100100000000000010100000000000000000000000000000
110010100001010000000000010000000000000000000000000000
010100000000000101000010100000000000000000000000000000
000000000000001101000000010111111000010100100000000000
000000000001010111100011011011011010101001010000000000
000000010101010000000010010000011100000100000000000000
000010110000100000000111110000000000000000000000000000
000000110001110011000000000000000000000000000000000000
000000010001010000100000000000000000000000000000000000
000000010110000000000000000101100000000000000100000000
000000011010000000000000000000100000000001000000000000
000001010000100011000000000000000000000000000000000000
000100110000000000100000000000000000000000000000000000

.logic_tile 17 9
000000000000010000000110100101100000000000000100000000
000000000001100000000100000000000000000001000100000000
011000000001001000000000010000000000000000000000000000
000000000100001101000010000000000000000000000000000000
010000100000000001000011111111001001010111100000000001
110001000000000000000011111001011000001011100000000000
000000001010011011100000000000011010000100000000000000
000000001010001011000000000000000000000000000000000000
000000110001011000010000000000011110000100000101000000
000001010000000111000000000000000000000000000100000000
000000011101010000000000000101001110010111100010000000
000000010001110000000000001111001110000111010000000000
000010010001010111000000010000001010000100000100000000
000000010100000011100011100000010000000000000100000000
010000010000000000000000000000001100000100000100000000
100100010000000101000000000000000000000000000100000010

.logic_tile 18 9
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000100000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000001001010000000000000000000000000000000000
000000010001000000000111100101100000000000000100000000
000000010000100011000000000000000000000001000100000000
000110010000001111100011000011011101000110100000000001
000100010000000001100000000111001101001111110000000000
000000010000011000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
010010010000000000000000001000000000000000000100000000
100000010010000000000000000011000000000010000100000010

.logic_tile 19 9
000000000000000000000000000011001111000000100000000000
000000000000000000000000001011011111000000110000000100
011001001100001000000110100000000000000000000000000000
000010100000101101000100000000000000000000000000000000
110010000000000000000000001000011000101000000000000000
110001000000000000000000000001010000010100000000000000
000000100000000000000000000000011100000100000000000000
000001001000100000000010010000000000000000000000000000
000000010000010111100000000000000000000000000000000000
000000010110000000000010000000000000000000000000000000
000001010000001000000010001000000000000000000100000000
000110110000000101000000001101000000000010000100000000
000000010000000000000010010000011100000100000100000001
000000010000000000000010000000010000000000000100000000
010001010000000000000110100000000000000000000000000000
100000110101010000000000000000000000000000000000000000

.logic_tile 20 9
000010100000001000000000000000001110000100000100000000
000001000000000001000011100000010000000000000100000000
011000000000000111000000001000000000000000000000000000
000000001000000000000000000001000000000010000000000000
010000000001010001000010000000000000000000100100000000
110000000000000000000000000000001001000000000100000000
000000100000010000000000000000001100000100000000000000
000000000100100000000000000000000000000000000000000000
000001010000000000000000010011100000101001010000000000
000000110000000001000010000001000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010110010000000000000000000000000000000000000000
000000010000000000000010110000000000000000100100000000
000000010000000000000010110000001010000000000100000000
010000010000100000000000001011001111000110100000000000
100100110001000000000000000011111000001111110000000000

.logic_tile 21 9
000000000000001101100111101111001010100000000010000000
000000001010000011000100001101101110000000000000000000
011010000001010011100000000000000000000000000000000000
000000100000000101100010110000000000000000000000000000
010000000000000000000111001001001001010111100000000000
110010001000000101000100000011011001001011100000000000
000010000001000000000110010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000010000000000000000000000011110000100000100000000
000000010110000000000000000000000000000000000100000000
000010010000101000000000000000000000000000000000000000
000000011100010001000000000000000000000000000000000000
000001010100000101100000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
010001010000001000000000001001011001010111100000000000
100000110000001101000000001101001000000111010000000000

.logic_tile 22 9
000000000100000111000000001011111001010111100000000000
000000000100000000100000000001001011001011100000000001
011000000000000001100011111001111111010111100000000000
000000000000000011000011101101011010000111010000000000
011000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000010100000000000000000000100000000
000000000000001111000010110001000000000010000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000010011010000011100000001000000000000000000100000000
000000010000000000100000001001000000000010000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010001010000000110000000011000000100000100000000
100010010000000000000000000000010000000000000100000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000100000000000000000011100000000000000000000000000000
011000000000000000000000000000000000000000000101100000
000000000000000000000000001111000000000010000000000001
010010000001000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000100000000000000111100000000000000110000000
000000010001000000000000000000100000000001000000000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000011000000000000000000110000000
000000010000000000000011100101000000000010000001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000000000000
000000000000000000000000000000010000000000000000000010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
100000000001010011100000010000000000000000
000000010110000000100011101101000000000000
011000000000000000000000001000000000000000
000000000000000000000011110111000000000000
110010100001011000000110111000000000000000
010000000000000111000010011101000000000000
000000000000000000000011100000000000000000
000000000000010111000100000101000000000000
000011110100111000000111000101000000000010
000000010000000111000110001001100000000000
000000010000000000000010000000000001000000
000000010000001101000000001011001010000000
000000010100010000000000001000000000000000
000000010100000000000000001001001100000000
110000010000000000000000000000000001000000
010000010000000001000000000001001101000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000100
011010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110100000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000100000

.logic_tile 3 10
000000000001010000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011010000000000000000000010000011110110000000000000000
000001000000000000000011000000001111110000000010000000
110000000000000000000110101101011010111101010000000001
110000001010000111000100001111010000010100000000000000
000000100000011000000000000011100000000000000100000001
000001000110001111000011010000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101011000010000000010000000
000000000000000011000000000111111001110000000000000000
000000000001000000000111110101100000000000000000000000
000000000100100111000111100000000000000001000000000000
000010100000000111000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000001010101100111000001011100000001010000000000
000000000000000000100111101011100000000000000000000000
011000000000000001100111111001111101010100000000000000
000000001100000000000011101001101000001000000000000000
110010100001001011000110110011001111011100100000000000
110000000000100111000010001101111110101100100000000000
000000100000000111000000000001000000101001010010000000
000001000000000000100000000101100000111111110000000000
000100000000000000000010111001001010111110000000000000
000000000000000000000111000111011010010101000000000000
000100000000000001000011101000000000000000000100000000
000110000000001101000110011011000000000010000000000000
000001000000000001000110000000000000100000010000100101
000000000000000000000010011011001110010000100010000000
010000000000000001000000000011101011001101000000000000
110000000100001111000000001011101110000100000000000000

.logic_tile 5 10
000000000000001000010110101111000000101001010000000000
000000000100001001000111101011100000000000000000000000
011010000000000101000111100001011110101000000010000010
000000000000000000000000000000000000101000000011000101
010000000000100000000111000011111100000110100000000001
010000000000010000000110110011011011010110100000000000
000000000000001001000010101000011010101000000000000010
000000000000001111100100001001000000010100000010000001
000000000000001000010000001000000000100000010010000000
000000000100000001000000001111001000010000100001000101
000000100000000011100011011000000000000000000100000000
000001000000000000100111110101000000000010000100000000
000110000000000000000000000001011000101000000000000000
000100000000000000000010000000100000101000000000000100
010000000100010101100110000000011010110000000000000000
100000001110100000000000000000011011110000000000000000

.logic_tile 6 10
000000000000000000000111010011111100101000000000000000
000000000000000000000010000000100000101000000000000000
011001000000001000000110001000000001001001000000000000
000000101110001011000100000011001101000110000000000000
000001000000001000000000011111101111010000000000000000
000010100011001111000010000101111111000000000000000000
000000000000000001000110001111111010000000010000000010
000100001100000000000000000011011011000000000000000000
000000000000101000000000000111011001100000000010000000
000000000000011011000000001001011110000000000000000001
000010101011010111000110000000011111100000000000000000
000001000110100000000000001111011111010000000000000000
000000000000001000000000001101001000001001000000000001
000000000000000001000010110001011100000111000000000000
000100100000100001000010100001100000000110000100000000
000101100111000000000110001001001010010110100000000000

.logic_tile 7 10
000000000010100101100111000001011000100011110000000001
000000100001000000000010100101111101000011110001000001
011000000000000011000110010001101001000111010000000000
000001001000000000000010001011111010101011010000000000
010000000000000101000010010000000001000000100100000000
110010000110100101000110100000001101000000000001000000
000110100000001111000010101000000000000000000101000000
000110000110001111000000001011000000000010000000000000
000010000000000000000011111000011110000011100010000101
000010100000000000000111001101011010000011010010000000
000000000000000000000111010101100000111111110000000010
000000001100000001000111011101001000101111010010000001
000000000000000000000000011101001110000010000001000010
000000000001000000000010011101011010000010100000000010
000010100000000000000000011101011101010110100000000000
000000000000000000000010011111001000101001000000000000

.ramt_tile 8 10
100010110000000000000111000000000000000000
000000010000000000000011110101000000000000
011000110000001011100000000000000000000000
000000010000011111000000000011000000000000
110011001111010111100000000000000000000000
010010000000000000000000001001000000000000
000000000000000000000000001000000000000000
000000000001000000000000001111000000000000
000001001000100001010000011001100000000000
000000100001000000000010101111000000000000
000000000000101000000010001000000000000000
000011001110010111000100001011001111000000
000000000101100001000000010000000001000000
000010000000100000100011110111001100000000
010000000000001000000010001000000000000000
010000000000001011000110010111001001000000

.logic_tile 9 10
000010100001010000000111111001101011000000000010000000
000000000101000000000111000011011111010000000000000000
011000001101011111100111110000011100000000110000000000
000000000000100111100111110000011110000000110000100000
110011100001010000000011100000011101110000000000000000
110010001010010000000010010000001011110000000010000010
000000000011000111000010100001111010000001010000000110
000010100000000000000111111001100000000000000000100000
000001000000001000000011101011011000001000000000000000
000000000100000001000100000111111001000110100000000001
000000001100000001000000011101011000000100000000000000
000000000000101001100010101101101101101100000000000000
000010000000100000000111101001000001000000000001000010
000000000100010001000000000101101001100000010010000010
000100000001100011100010000011000000010110100100000000
000100001110000000100000000000000000010110100001000100

.logic_tile 10 10
000110100100000000000000000011011111001111110000000000
000000000000000101000000000111101001000110110000000000
011000100000010000000000000000000000000000000110000000
000011000000010000000011101011000000000010000000000000
000000001010000000000000011000000000000000000111000000
000000100000000101000011011111000000000010000000000000
000000000100000000000000010111011101101000010000000000
000001000000001011000011110111011110101001010000000010
000000100000000000000110000101001011001111110000000000
000000000000000000000100000111101001000110110000000000
000000000010000000000000010000000000000000100101100011
000000001010000000000010110000001011000000000011000001
000001000001111011000000001111001010110110110000000000
000000000100101101100000001011011000111101010000000000
000101000000001000000010001000000001100110010000000010
000000100000000011000000001101001010011001100000000000

.logic_tile 11 10
000010000111000001100110001011100001100000010010000010
000001001101110000000110111011101011000000000011100100
011000000000000111000000001000000000100000010010000000
000001000000100011100000000001001011010000100000000001
010010101010000111000111110111100000100110010000000010
110000000100000000000111100000001111100110010000000000
000000100000011001100010110000000000000000100101000000
000000000001001111000111010000001111000000000000000000
000000000000010000000000000001000000111001110000000000
000010000000100000000000000101001001110000110010000000
000000000000000111100110010111011111100000000000000000
000000000000100000100011101001001010000000000000000000
000000001010000111100111111011100000000000000000000110
000000000000000000100011000001000000010110100000000110
000100000001000001000000011101100001001001000000000000
000000100000000001100011111111001011000000000000000000

.logic_tile 12 10
000010100000000000000000011101011110101000010000000000
000000001100100000000011111111001010110100010000000010
011000000000000001000111110111111111101001110000000000
000100000001010000100110110011011011010100100000000001
011010000100000101100000000111000001101001010000000000
010000000000000111000000000101101001111001110000000000
000000000000000001100000001000000000000000000110000000
000000000000000000100010000001000000000010000000000000
000110101001011101100011100000001111111100010000000000
000010000000001111000100000101011100111100100010000000
000000000000000000000011101111011011111000000010000000
000000000000000111010000001011001001111101000000000010
000000000000100011000111100111000000101001010000000000
000010001001010000100010110011101010111001110000000000
000000000000011001000011100111000000101001010000000000
000000000000001011100000001011100000000000000010100000

.logic_tile 13 10
000000100000000001000000011101101000000100101010000000
000011000001000000000010101011001101100001000000010000
000000100000000111100000001111001000000100101000000000
000000000000001111100000001111101000100001000000000000
000010100001010000000111101011001001000100101000000000
000011100110000000000000001011101111100001000000000001
000000000000000000000011111001001001000100101000000000
000000001110001001000110101111101101100001000000000000
000000100011010000000010111001101001000100101000000010
000001000100100000010110101011001000100001000000000000
000000000000000000000110011111101001000100101000000000
000000000000000000000111101111001110100001000010000000
000010100000001000000110101101101001000100101000000000
000001000000000111000000001011101011100001000010000000
000000000000001001000010011101001000000100101000000000
000100000000000101100111101111101110100001000000000010

.logic_tile 14 10
000110100000000000000000000000000001000000100100000000
000010100000000000000011110000001100000000000000000000
011000000000000000000011111000000001000110000000000000
000000000000000000000111101001001101001001000000000000
010000000000010111100111101000001100000001010000000000
010001001110100001000000000101000000000010100000000000
000000000000000001000110011101011001101000010000000000
000000000000100000100011011011011001110100010000000000
000000001000001001100011000001101010111100010000000000
000000000000001101000000000000101011111100010000000000
000010100000010000010111001111001100000000000000000000
000011100010101111000110001101100000010100000000000000
000100000000001000000011001011011111000110000000000000
000000101110001101000100001101111110001000000000100000
000000000001001001100000000011101111101001110000000000
000000000000101011000010010111111110010001010000000000

.logic_tile 15 10
000010100000001000000110000000000000000000000000000000
000001000000000101000100000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000001000100000000011100000000000000000000000000000
010000100000001000000111000000001110000100000100000000
110001001100000101000000000000010000000000000000000000
000000100001000000000000001001001101001001000000000000
000000001001000001000000000111001010000101000000000000
000000001110000000000000001000001011101100010000000000
000010100000001111000011110011001001011100100000000000
000000000001001000000000000000011100000100000000000000
000000001100000011000011010000010000000000000000000000
000000000000010000000000010000000000000000100000000000
000000000000100000000011010000001101000000000000000000
000000000001001000000000000000000000000000100000000000
000010100000100011000000000000001001000000000000000000

.logic_tile 16 10
000000100000100000000110100000000001001001000000000000
000001000100000000000000001101001100000110000001000000
011000000000100000000011111101101101010111100000000000
000000000000010111000111011011101100001011100000000001
110010100111000001000010100000000000000000000000000000
110001001010110000000000000000000000000000000000000000
000000000000001111100110000101111111000001010000000000
000000001100100011000000001011001010000001100000000000
000011101010001000000010000001011111101000110000000000
000000001100001001000000000111111000111100110000000000
000000000000000111000010000000001010000100000100000000
000000001000000101110000000000000000000000000100000000
000000001100001001100010001011001111111100010000000000
000000000000001011100000001001101010101000100000000000
011000001100000111100000001000000000000000000100000000
100000000000000000000011101001000000000010000100000000

.logic_tile 17 10
000010000100000000000111100000000000000000000000000000
000001000100000000000100000000000000000000000000000000
011000000000010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000111010000001000000100000100000000
110000000001000000000011110000010000000000000100000000
000000001100000000000000001011011110001000000000000000
000000000000000000000000001011011111101000000000000001
000000000000001000000000000111000000000000000100000000
000000000000000101000000000000000000000001000100000000
000010100001010000000010000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000001100000000000000000101000000000000000100000000
000000000000101101000010100000100000000001000100000010
010000000000100000000110100000000000000000100000100000
100000000001010000000000000000001110000000000000000000

.logic_tile 18 10
000000000000101101000110011001011110010111100000000000
000000000000001111000110101011001011000111010000000000
011100000000100000010000010001011011000110100000000000
000000000001010000000010001101101100001111110000000000
110000000000000001100011101101101010010111100000000000
010000000000000000000011101001011000000111010000000000
000001100000101001100110110000000001000000100000000000
000011100001000101000011100000001110000000000000000000
000000000000000000000000010000001110000100000000000000
000000000000000000000011100000010000000000000000000000
000000100000000001000000011000000000000000000100000000
000001000000000000000010101111000000000010000100000000
000000000000110000000110000000000001000000100100000000
000000000000010000000111110000001011000000000100000000
010000001110100000000000000101001111000000000000000000
100000000001000011000011111001011011001001010000000000

.logic_tile 19 10
000000000000000000000110011001011100100000000000000000
000000000000000000000010100001111001000000000000000001
011000000110000000000111100111000000000000000100000000
000000100000001101000000000000100000000001000100000000
010000100000000001100110000000000000000000000000000000
110000001000000000000100000000000000000000000000000000
000000100000010101000000001101011010010111100000000000
000000000000110000000000001001001111001011100000000000
000000000000000000000000001000000000000000000100000000
000010101010000000000000001111000000000010000100000000
000010000000000000000111000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000010000000011110000100000100000000
000001000000000000000010010000010000000000000100000000
010000000001000000000111100000000000000000000000000000
100000000100000000000010010000000000000000000000000000

.logic_tile 20 10
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
011000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000010000000000000000000000001000000100110000000
110000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000110000111100111000000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000100000000000000000000000001010000100000100000000
000010000000000000000000000000000000000000000100000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000100000000
010000100000101000000011101000000000000000000100000000
100001000000011011000000000111000000000010000100000000

.logic_tile 22 10
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000001010011000011100101001101010111100000000000
000000000000000000100000001111101001001011100000000000
010001000000000011000010110000000000000000000100000000
010010100000000000100011100101000000000010000100000000
000010000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000010
000000000000000000000000000000001000000000000100000000
000001000000000000000000010000001100000100000100000000
000000101000000000000010000000010000000000000100000000
010000000000000000000000000000000000000000100100000000
100000000000000000000000000000001011000000000100000000

.logic_tile 23 10
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000001000000
011001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001000000000000000000000000000000000000000000000
100010001100000000000000000000000000000000000000000000
000000001110100000010000000111100000000000000000000000
000000000000000000000000000000100000000001000010000000
000010100000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000110000000
000000000000000011000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000011010000100000000000000
000000000000000000000000000000010000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
100000010000000011100000000000000000000000
000000010000000000100000001111000000000000
011000010000000000000000001000000000000000
000000010000000000000000001111000000000000
010000000000000000000010000000000000000000
110000000000000001000100001011000000000000
000000000000000000000000001000000000000000
000000000000000000000011100011000000000000
000000000000000011100000000011000000001000
000000000000000000000011100111000000000000
000000000000000111000000001000000000000000
000000000000001111000011111101001000000000
000000100000000111000110001000000001000000
000001001110000000000100001111001101000000
110000000000000000000111011000000000000000
010000000000001001000111100111001010000000

.logic_tile 26 10
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000110010
000000000000010000
000010000000000000
000011010000000001
000000000000000010
000000000000000000

.logic_tile 1 11
000100000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
011000000000000000000000000111100000000000000100000001
000000000000000000000000000000000000000001000000000000
110000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000010001100000000001101101100000110000000000
000000000000000000000011111001101111111100100000000000
110000000000000101100000000000000000000000000000000000
110000000000001101000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000001011111001000000000000
000010000000000101010000000101001010110110000000000000
000000000000100000000000000000001110000100000100000000
000000000000010000000000000000000000000000000000000000
000000000100000001000111001101111000101000000000000000
000000000000000000000000001001000000111101010000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000010000000000000000000000000000000

.logic_tile 3 11
000000000000000011100110101001011100101000110000000000
000001000000000000100100000011001110011000110000000000
011000000000000111100000010101011100101001010000100010
000000000100000000000010011111010000101010100011000000
010000000000010101100011100000000000000000000000000000
110010000000001101000010010000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000011100000001011000000000000000000
000000000000000000000000000001101001010111100000000000
000000000000000001000011111011011001000111010000000000
000000000000000001000000001000000000000000000100000000
000000000000000111100010001111000000000010000000000000
000000100100000101100000010011101011000000010000000000
000001000110000000000010100011001110001001010000000000
000010000000000001000000000011101010010000100010000011
000001000000000000100010001101101111101000000010100100

.logic_tile 4 11
000001001100000011000011010000001100000100000101000000
000000100000000000000011100000000000000000000000000000
011000000000000111000010110000011100110000000000000000
000000001110000000000010100000011011110000000000000000
010001000000000000000000001001111001010100100000000000
010000100000000000000010011001101110101001010000000000
000000000000000101000000000011100000101001010000000000
000000000000000101100011101111000000000000000000000000
000000000000100001000000000000011010000100000100000000
000001000001010000100000000000010000000000000000000000
000000000000001101100000010111011011010000100000000000
000000000000000101000010010001001010010100000000000000
000000100100000011010000000011101110101000000000000010
000011000000000000100010000000010000101000000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000100000001001000000000010000000000010

.logic_tile 5 11
000100000000000001100000011000001010101000000000000000
000000001001010000000011101101000000010100000000000000
011000000000001111100000000111101001000011110000000010
000000001010001111100000000111011000000011100000000000
000001000000000000000000000000000000000000100100000000
000000000000001101000000000000001110000000000000000000
000000000000000000000010000111100000000000000111000010
000000000000000000000000000000100000000001000000100000
000010100000000000000000000000000000000000000100000000
000000000000000000000010011011000000000010000010000000
000000100001000000000111100000011000000100000101000000
000001000110100000000100000000000000000000000000000000
000000000000001101100000000000011100000100000101000010
000000000000000001000000000000010000000000000000000000
000010000000000111000010000000000000000000000100000000
000000000000000000000000000001000000000010000000000000

.logic_tile 6 11
000000000001011111000011100101101100010111100000000000
000000000000000011000111100101101000001011100000000000
011001000001011000000111001101011010001110000010000000
000000101100001111000100000101111110001001000000000000
010100000000101101000110001011101011100000000000000000
010100100001000001100000000101001100000000000010000000
000000000000101001100111010011000000000000000100000000
000001000001010011000011010000000000000001000100000000
000001000000000111100000001001111111000110100000000000
000000100000000101100010000111101000001111110000000000
000000000000011011000000000011101100010111100000000000
000000000110000001000010000001111111001011100000000000
000001000000001000000000010000011110000100000100000000
000010101000000101000010100000010000000000000110100000
010010000000001001100000010000000000000000000110000000
100000000000001101100010111001000000000010000101000000

.logic_tile 7 11
000011000110000101000110001101011110000111000000000000
000000000000001101000011000111101111000001000000000000
011000000000000001000111001111001100010010100000000000
000000000000000101100000000011101011000010000001000000
010000000001010111000111110000000000000000000100000000
010000100100100000100111110101000000000010000100000000
000000001101011111010111011111111010111101010000000001
000000000000101111100011110001110000101000000000000001
000000000000000101100000011101111010000110100000000000
000001000000000001100011010101011011001111110000000000
000000100000000111000000010011011100111100000000000000
000001000000000000110010000111111100110100000000000000
000100001011000000000010000001011001000110100000000000
000000000000101111000000001101111010001111110000000000
010010100001010001000111100001011000110000100010100010
100000100000000101000000000000001000110000100000000001

.ramb_tile 8 11
100001000000000000000000010000000000000000
000000110100010000000011010111000000000000
011000000000010000000000001000000000000000
000001000001011001010000000111000000000000
110000000010100000000000000000000000000000
110001000001000000000011101001000000000000
000000000001010111100000000000000000000000
000001000000000001100000001011000000000000
000000100000100011110010000101000000100000
000000001000000000000110011011100000000000
000000100010000000000000001000000000000000
000000001010001001000000000101001111000000
000001000000000111000111001000000001000000
000000100001000000000010010001001100000000
010000000000000000000000010000000001000000
110100000000001001000011010011001111000000

.logic_tile 9 11
100000000000001000000000000101011001011110100000000000
000000000101001111000000000001101000011101000000000000
011000100000000111100000000000000000000000100110000000
000010000000000111000000000000001111000000000000000000
110000000000001000000000000101001111101001000000000011
010000001000000001000010010000001101101001000001000000
000100100000010000000000000000000000000000000100000000
000001000000000000000000001111000000000010000010000000
000010000000010000010000010111000000000000000100000000
000001000001000101000010110000100000000001000000000010
000000000000000000000000010000000000000000100100000000
000001000110000000000011100000001111000000000001000000
000000100000000000000000000111000000000000000100000000
000000000111010111000010100000100000000001000010100000
000000000000000000000000000011000000000000000011000001
000010100110000000000000001101000000010110100000000000

.logic_tile 10 11
000001001010001000000111110111011000100000000000000000
000000100100000001000011111011101111010110100000000000
011110100000000101000111010000011100110000000000100000
000100000000000000000011110000011100110000000010000000
010001001111000000000000011111111000000000000000000000
010000000001110000000010001001010000010100000000000000
000000000000000001100000011000000000000000000100000000
000000000000000000000011011101000000000010000100100000
000000000110000011000000011001011100110110110000000010
000000000100000000100011010111101000111110110000100001
000000000001010001000000010111011001101001000000000000
000000000000001111100011010111011110110111000000000000
000001000000011011100011100111100000000000000100000000
000010000000000111100110000000100000000001000110000000
010000101000100101000000010011111010000010000000000000
100101000000010101100011101101001100000001010001000000

.logic_tile 11 11
000100000001110001000111111111101100111111000001000001
000000000000000000100111100111101101111111100010000000
011100000000000001100000011001111000101001000000000000
000000000000000111000011010111101011000110000000000000
010001101000000011000011100001000001100000010000000000
010011001010001001000011100000001011100000010000000100
000000001110100111100011100000011100000100000100100000
000000000000000000000100000000010000000000000000000000
000000000000001001100000011101011111110100000000000000
000010100010000011000010100011101001010100000000100000
000000000000000000000111000101101011000010000000000000
000000000111000001000010011111111101000000000000000000
000000000000000000000010010111001001000100000000000000
000000000010000001000111010101011010010100000000000000
000011100000001011100000011111001100000000000000000000
000010100000001111100010000001101010000100000000000000

.logic_tile 12 11
000000000101011000000010011011111010101000000010000010
000100000000000111000110100111000000111110100001000000
011000000000000111000000000011001010101101010000000000
000000000000001001000011011001001111101000010001000000
110000000000010001000000010111001001010111100000000000
010000001010110000000010100111011111001011100000000000
000001000001000000000000001001000000101001010000000000
000000100010001111000010111111101100111001110000000000
000100000101111001100000000101001100101001010000000000
000000000000110101100010001111100000111101010000000000
000100000001010011100000000000011000000100000101000000
000010100000000000000000000000010000000000000100000000
000000000000101001000011110001101100101001010000000000
000000001010001001000111011001000000111110100000000000
010010100000000111000111111001011000101001010000000000
100001000000000000100111101101000000101010100000000001

.logic_tile 13 11
000000000001010111000000001101001001000100101000000000
000010000101100000100000001101101000100001000000010000
000011100000001000000010011001101000000100101000000000
000011100000000101000110101001101100100001000000000000
000000000000100000000000001101101001000100101000000000
000000000001010000000011011101001110100001000000000000
000001001110000000000011001111101001000100101000000000
000000100000001011000000001001001111100001000010000000
000110000000010011000000001111101001000100101000000010
000001000001010000000000001101001110100001000000000000
000100000100000101100000001111001001000100101000000010
000000000000000000000000001001001100100001000000000000
000100000000100111000000001111001001000100101000000010
000000000001010000100010001101101110100001000000000000
000010001111010101100000011111101000000100101000000000
000001000000001111000011001001001000100001000000000001

.logic_tile 14 11
000001000000000101000000001001000000000000000000000000
000010000001001111000011110101000000010110100000100000
011100100000000001000111111011111001101111010100000000
000100000000000111100111110001011010011101000101000000
000010101000001011000011110111011111000011100000000000
000000000000001111100010000000001000000011100000000000
000000100000001111100011100101101011100000000000000100
000000000000000011100100000011101100000000000000000000
000000000110000011100111110101011000100001010010000000
000000001010000000100011110000111110100001010000000000
000000100000000111000000000000001100001100000000000000
000110000000000001100000000000011000001100000000000000
000000000000000001000110010101011000101011000110000000
000000000000000001100111001001001011111111000100000000
010010000000000000000000000001001110111000100010000000
100000000111011011000000001111011101111100000000000010

.logic_tile 15 11
000010000000010001100110000001011111001001000000000000
000011001011000000000110101001001011001010000000000000
011000001100000111100011101000000000000000000100000000
000000000000001111000000001001000000000010000000000000
110011000001011111100000001111101110101000000000000000
110011000100010001100010111101011101010000100010000000
000000000000000000000010010111101001100100010000000000
000000000000000000000010010001111011110100110000000000
001000100001010000010010010011101110101000000000000010
000001000000100111000111000101100000000000000000000000
000100001001010001000010010001111100101110000000000000
000000000001000001100010001011011010010100000000000000
000101000001011000000011110101001001000011100000000000
000010000000001111000010110000111011000011100000000000
000000001000000000000111001011101101010111100000000000
000000000000001001000000000011001000000111010010000000

.logic_tile 16 11
000000000000000101000110000001111100101001010000100001
000000000000000000100010111011000000010101010010000000
011000000000010111100110001101101110010100000000000000
000001000100100000000000001011001110100000000000000000
010000000110010001100010001011111010110100010000000000
010011101000000111000111100111101010010000100000000010
000001000000000001100011100000000000000000100100000000
000010000110000101000111100000001011000000000000000000
000000001000100000000111010101001001101110010000000000
000000000000011001010110001101011011001111000000000000
000010000000000001100010110011101110000111000000000000
000000000000000111100010010001011101000001000000000000
000001000000000101100110001111111001111100000000000010
000010000100000001000000001111011101111110000001000000
000000000000001111000110001011000000101001010000000000
000000000000000101000100001101000000000000000000000000

.logic_tile 17 11
000000000100000111000011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000110000111000000011111111010101011100000000000
000000000000001101000011100001111000011011100000000000
110000000000101111100010101111011000110000100000000000
110000000000011111100100001001001010010000000000000000
000000000000001000000011101111111000111001010000000000
000000000100000101000000000101011010100010100000000000
000000001110000000000110000011001111000001000000000000
000000000001010000000011111011111000000010100000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000111110000001000000100000100000000
000000000000000001000010000000010000000000000100000000
010000000010000111000110001101101010111110000000000000
100000000100000000000000000011111010101010000000000000

.logic_tile 18 11
000000001110101000000000011111101101000110100000000000
000000000101010011000011111011001011001111110000000000
011010100001000001100111011000000000000000000100000000
010000000000100111000010100101000000000010000100000000
010000001100001011100010000000011010000100000000000000
010000000000001011000010110000010000000000000000000000
000010000001010000000010001001111000010111100000000000
000000000000100001000011001111011011001011100000000000
000100000000000001110110000001111001000110100000000000
000000000000000000000000000001101011001111110000000000
000000000000000000000000000000000000000000000100000000
000000000100000000000010010101000000000010000100000000
000000000000001000000000000011001110100000000000000000
000000000000000001000000001101101010000000000000000100
010000000001000000000000010000000000000000000000000000
100001000000100001000011000000000000000000000000000000

.logic_tile 19 11
000001000000011011000111100101101100010111100000000000
000010000000001011000100001111001010001011100000000000
011010000000001111000111100000000000000000000100000000
000000000000001101000000000001000000000010000100000000
010000000000010111100111000001101101000110100000000000
110000100000101001100111100111011010001111110000000000
000010100000000001000000000111111000010010100010000000
000100000000000101000000001001001011000010000000000000
000001000000001001100110000011101110000110100000000000
000010100000000001000110001111101101001111110000000000
000000001110100111100110000000000001000000100100000000
000000001010010000000000000000001001000000000100000000
000000000000001011100010010111001010000000010000000000
000000000110000101000010000001101100000000000000000000
010010101110100111100000001000000000000000000100000000
100000000000000000100000000011000000000010000100000000

.logic_tile 20 11
000000001100000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000100000000
011000000000000000000000001111011110010110100000000000
000001001011000000000000000011010000101010100010000000
110000001110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000010000000011000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000010000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.logic_tile 21 11
000100000000000111100111000101100000000000000100000000
000000000000000000100100000000100000000001000100000001
011000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001010000001100000001001011001010111100000000000
110000000000000000100000001011011011000111010000000000
000000000000000000000010110000000000000000100000000000
000000000000100000000011100000001111000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000001010011110000000000000000000100000000
000000000000000000000111010001011110100000000000000000
000000001110000000000011010101101101000000000000000100
010000001100000000000000000000000000000000100100000000
100000000000000101000000000000001100000000000100000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011100000000001101100111010001100000000000000100000000
000100001000001011000111110000000000000001000100000000
010000000000000001100110000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000000000000000001100010111011101110010111110000000000
000000000000000000000010001011101101100111110000000000
000000001110000001000111100101101101100000000000000000
000000000000000000000000001101101010000000000000000001
000000000000000011100110101111011001010111100000000000
000000100000000000000010100111111000000111010000000000
000000000000000111000111001011111000000110100000000000
000000000000000000100100001101011010001111110000000000
010000000000000000000000000000000000000000000000000000
100000000100001111000000000000000000000000000000000000

.logic_tile 23 11
000011000010000111000000010000000000000000000000000000
000011100000000000100011110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000110000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000100100000000
100000000000000000000000000000001000000000000100000000

.logic_tile 24 11
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000011000000100000100000000
100000000000000000000000000000000000000000000101000000

.ramb_tile 25 11
100000000010000111000000000000000000000000
000000010000000000100000001011000000000000
011000000000000111100111001000000000000000
000000000000000000000100001001000000000000
110000000000000000000000001000000000000000
110000001100000000000000001111000000000000
000000000000000000000000000000000000000000
000000000000000000000000000111000000000000
000000000000000001000000001001100000000000
000000000000001111100010110011000000001000
000000000000001000000010010000000001000000
000000000000000011000111000001001110000000
000000000001001000000111001000000000000000
000000000000101011000100001011001100000000
110000000000001111000111000000000001000000
110000000000001011100000000011001101000000

.logic_tile 26 11
000000000000000000000000000000011100000100000101000100
000000000000000000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100111100000000000000100000001
000000000000000000000100000000100000000001000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000011000000001001000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000100000000001000000000000

.logic_tile 2 12
000000000010000111000011100000011010000100000100000000
000000001010000000000010110000000000000000000000000000
011000000000000001100010010011001111110001010000000000
000000000000000111000110110000001001110001010000000000
110000000000000001100000001001011100111100000000000000
010000000000000000000000000101000000010100000000100000
000000000000000101000010010101101001101101010000000000
000000000000000001000111000111111110011000100000000000
000000000000001000000111100000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000000000011100000011111001000101000010000000000
000000000000000000100010001101111001101110010000000000
000000000000000001000110100011001001001001000000000000
000000000000001001100000000101111000001001010000000000
000000000000011000000000001001111101000010100000000000
000000000000101011000000000001111100000110100000000000

.logic_tile 3 12
000000100000000001000110001111000000101001010000000000
000000000000011001000100000011001100100110010000000000
011000000000001101000110100000000000000000000100000000
000000001100000001000000001011000000000010000000000000
110001000001001111100000001001001110101000010000000000
010000000010101111100000000001011100011101100000000000
000000000000001001100000001111011100110101010000000000
000000000000001011100000001111111100111000000000000000
000000000000000011100010010001111010101001000000000000
000001001100010111100011000001001100110110010000000000
000000000110000000000000001101011010110000110000100000
000000000000000001000011101001001001110010110000100000
000000000000000001100011101001100000000000000000000011
000000000000100101000011110101100000101001010000000000
000000000001010000000000000011101110000011100000000000
000000000000100000000010010000101010000011100000000000

.logic_tile 4 12
000010100010000001100011110111101011001000000000000100
000000000000000111000010110001011000010100000000000000
011000000000000000000000010101101100000011110000000000
000000000000000111000010001111100000000010100000000000
110000100001000111100011010011101100111101010010000000
010001000000101101000011010011000000101000000000000000
000000000000000101000110110011011000001001000000000000
000000000000000000100010001111011010010111110000000000
000000000000000011100110000111011011101001000000000000
000010001000000111000011101101011101100000000000100000
000010100000000001100000000101001100101011100000000000
000001000000000000100010001011101001010110000000000000
000000100000001000000000000000000000000000000100000000
000000000000101011010010001001000000000010000000000000
000010100000101000000000000101101011000000100000000000
000000001111011111000011000001001111000000110000000000

.logic_tile 5 12
000001000000000101000000000000011100000100000100000000
000000100000000000100011100000000000000000000100100000
011000000001001000000110100000001100000100000110000000
000000001011100011000000000000000000000000000100000001
110010100000101000000111001001011100100100000010000000
010000000001000111000010011111011001101000000000000000
000110100000000000000111100001111101101001010000000010
000000000000000000000000001011011001101011010000000100
000001000001001111100010100111001100001101000000000000
000010100000100111000111111101001001001000000000000000
000000000001001111100011000000011100001011100000000000
000000000000101001100011001101001010000111010000000000
000000000000101000000000000011011000000001010010000000
000001000001000101000000000000110000000001010000000100
010010100000001001000110001111111010011110100000000000
100001000000001001000000000111011010001001010000000000

.logic_tile 6 12
000000000000000111100000010011101011111001000000000000
000001000001011001100011110000011110111001000000000000
011000000000000001100111010000011100000100000100000000
000000000000000011100110000000010000000000000100000000
010000000000000111000011000101000000000000000110000000
010000000000000111000010110000000000000001000100000000
000011100010000001100000000001101101000111010000000000
000011000001000000000010000111001001101011010010000000
000000000001001101100110101001101100110110100011000110
000000001110001101000000001001001010110110110011000100
000001000001100101100010110001011110101001010000000000
000000000001010000000011100001010000000010100000000000
000000100100001000000000001000011010110000100000000000
000000000100001011000000001111011011110000010000000000
010000100000110111000010000101101011111111000001000100
100101000000010000110100001011001101011111000001000010

.logic_tile 7 12
000001000001110001000000000111111100010100000000000001
000000100000010000100000000000000000010100000000000100
011010000001011101000010011101101100001001000000000000
000000000100100001100110001001111100000010100000000000
010101000010100000000011111001101101001001000000000000
100000000001010000000110001101101101000001010000000000
000000000000000011100010100011001101000000100000000000
000000000000100101000000000001101001010000110000000000
000001000000000111000000011101111000101001010000000000
000000001000001011100010110101001011101001000000000000
000000001010000101000110100000011110000100000110000000
000010101010000000100111000000010000000000000000000000
000000000000000000000110100111011100101001000000000000
000010000000000111000100000000011111101001000000000000
000000000000000000000110000001111001110011110000100000
000000000100000001000011111101101111010011110001100101

.ramt_tile 8 12
100000010000000000000010001000000000000000
000000010001010000000000000011000000000000
011000110001111000000010000000000000000000
000001010100110111000100001001000000000000
110000000111001001000000000000000000000000
010000000000000101100000001111000000000000
000000000110001000000000001000000000000000
000000000001011011000000001111000000000000
000001100000000000000111001101000000000000
000010101010000000000010011111000000000000
000000000001011000000010001000000001000000
000000001110000011000000001011001001000000
000000001101010001000011000000000000000000
000000000000000000000000000111001010000000
010000000000000000000010001000000000000000
010000000000000000000010000101001101000000

.logic_tile 9 12
000000001010000111100111001111101100000001000010000000
000000100000000000100100000101001111010010100000000000
011000000010001101000111110001111001001011100010000001
000000000110000111100111101101011011101011110000100000
000000000000000111000000011111101100010100000000000000
000000000000000000100010001011110000111100000000000000
000010000100001011110010101101011110010111100000000000
000000000000001101100011111011001000001011100010000000
000100001100000111100111110011011011010000000000000000
000100000000000000000110111111001010110000100000000000
000010100010101111000110101011011100000000110000000000
000000000001000001100111100011101001000000100000000000
000000000010000000000011100000011001110000000000000001
000001000001000000000000000000001011110000000001000100
000000000001000001000000001000000000000000000100000000
000000000010001111000011001001000000000010000000100000

.logic_tile 10 12
000000000001000001000110110000000000000110000000100010
000000000000000000100111110111001010001001000011000000
011001100000001000000111000000000001100000010001000000
000011000110001011000100000001001100010000100010000000
010010001010100101000010000001000000010110100000000000
010000001110010000100100000011101011011001100000000000
000001000010100000000000000000001100000011110100100000
000010000001001101000000000000010000000011110000100000
000000000000000000000010100001100001001001000010000000
000000001000000111000010000101101000000000000010000000
000010100000010101000000000111100000100000010001000000
000000001110000000100011111011001110000000000000100010
000000000000000001000111000101100001000000000000000000
000000000000000011100000000101001101010000100000000100
000110000000000101000000000111000001100000010000000000
000001000000000000000010000000101111100000010001000000

.logic_tile 11 12
100000100000110111000010100101000000000000000100000000
000001000001110111000100000000100000000001000010000000
011100001010000000000111011101100000000000000000000000
000100000000000000000111111011101000010000100000000000
010001000001000001100111011001001100000010100011000010
110000100000100000000110100101110000000000000001000001
000000000001001101000010001101111110111100110010000000
000000001010000011100111101011111111010100000000000000
000110001010000000000011101111011010101110000000000100
000001000111011101000100000111001000101101010000000000
000100001110100000000111100000000000000000000110000000
000000000110000000000000001101000000000010000010000000
000010100000101000000010111001111010000010000000100000
000000000000001011000111101001111010001001000000000000
000000001100000001000010000011001110101000000000000000
000000000000000000000100000000010000101000000010000000

.logic_tile 12 12
000000000010000001100011101111001011111000000000100000
000000001110000000100011100111011011111101000000000100
011100000001000111000111111101111110110000010000100000
000100000000100000100011111011101000110010110001000000
000010000000110111000000011011101101101011110010000000
000000000001110000000010011011011100011111110000000010
000100000000000000000011111111101000010111100000000000
000100100000000000000011101001011001001011100000000000
000010100001000101110110001001111111101000010000000000
000000001111110000000000001111011011111000100000000010
000000000000000111100111000111111010110000010000000000
000001000000000011000111111111011100110010110000100100
000010101110000011100000010000000000000000000100000000
000010000000001001100010110111000000000010000001100000
000000000001000001000011011101011001100000110010000000
000000100001000001000111111101011110000000110000000000

.logic_tile 13 12
000000000000000111100111110101001001000100101000000000
000000000101000000100111100011101010100001000000010000
011010100001000001100000000101101001000100101000000000
000000000000100000100000001111001011100001000000000000
010000000010000000000000010001001001000100101000000000
010000000000000001000011110011101010100001000000000000
000011000000001001100000010101101000000100101000000000
000010100000000111100011001111001110100001000000000000
000000000000011000000000000001001001000100101000000010
000000000110000111000000000011001010100001000000000000
000010100000000000000000001111001000001100000000000010
000001000000000000000000000001001111000011000000000000
000000000000100111000000000101100000000000000110000000
000000000000000001100010000000000000000001000000000000
000000000000000000010000000000000000000000000111000000
000000000110000000000000000101000000000010000000000000

.logic_tile 14 12
000001100110001011100011111000000000000000000110000001
000011001011000111100111100001000000000010000000000000
011000001011000011100000000011000001001001000000000010
000000000000101111100000000000001010001001000000000000
010110100010001111110010000101000000000000000100000000
010101000110000011100111100000000000000001000000000100
000000000000000000000111000111001010010000100000000000
000000001000001101000100001111001001100000100000000000
000001000000111001000000001011011000111000000010000000
000010000000110101100000001101001011111101000000000000
000010101000000000000010100011011111111100000000000000
000000000000000000010100000001011010111101000000000100
000000000000000011100010010000001010110000000000000000
000000000001010000100110000000011111110000000010000000
000100000000000000000110000001000001100000010000000000
000000000000000000000000000000001101100000010000000000

.logic_tile 15 12
000010100110000001100010111001001000000110000000000000
000000101110001001000011110011011110001110000000000000
011000000010001101000110010011111111001001000000000000
000000000000001011000010001101101001001001010000000000
010010101011000001000110100101000000000000000100000000
010000001100100001100011100000000000000001000000000000
000000000001110001000111001101011001111001010000000000
000000000000111101000100000101111111110110010000000000
000100100000100101100110000001101101000010000010000100
000001000101010000100000000001011000000111000000000000
000000000000001000000000000101111010101001010000000000
000000000000101111000011100011100000010101010000000000
000010000000001111000000010111011111000110100000000000
000101000100000111000010000101001111001000000000000000
000000000001000001100111100011100000101001010000000000
000000000000001111000010001111001011001001000000000000

.logic_tile 16 12
000010100001010111100000001000000000000000000000000000
000000001000100000100000001001000000000010000000000000
011100000001010000000011010000011010000100000100000000
000100000000100000000111000000010000000000000010000000
010001000000010000000111100101100000000000000000000000
110010000111010111000100000000100000000001000000000000
000001100010000000000111010000000000100000010000000000
000010000000000000000011100001001010010000100010000000
000000000001000000000000000000000000000000000000000000
000000001110100000010000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000100000000000000000000000111100000000000000100000010
000000000000000000000000000000000000000001000000000000
000000100000100000000000001000000000000000000000000000
000001000001011111000000001001000000000010000000000000

.logic_tile 17 12
000011000000001001000000010000011000000100000100000000
000010101010001111100011010000010000000000000100000000
011000000001010111000111010000000000000000000100000000
000000000000000000100111010001000000000010000100000000
010000001101010111000010001101011001010110110000000000
110000000000101001100100001001001110000110100000000010
000000000000000011100111110001001010101000000000000000
000100000000100000100010001011101010110110110000000000
000000000000000000000010001000011010001011000000000000
000100000000000000000011000101011000000111000000000000
000000000000100001000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010100000000000001000011101000110100000000000
000010101111000000000000001101001001001001010000000000
010000001100000001000000000000001100000100000000000000
100000000000000000000000000000010000000000000000000000

.logic_tile 18 12
000000000000011000000011110011001001000110100000000000
000100000000100101000011010101111010001111110000000000
011000000000000111100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010010000110100011100010000001100000000000000100000000
010000000000010000100100000000000000000001000100000000
000001000001000001100000000000000001000000100100000000
000000100001010101100000000000001110000000000100000000
000010101010001000000110000000000000000000000000000000
000000101010000001000000000000000000000000000000000000
000000001101010101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011010000000000000011101110010111100000000000
000000000000000011000000000001001011001011100000000000
010000001110000000000000011001101101100000000000000000
100000000000000101000010001111101010000000000001000000

.logic_tile 19 12
000000000000000000000110000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000000000000000000000001011011001010010100100000000
000000000001000000000011101101011111101001010100000000
000000000100101111100111001011111100101011110110000000
000000000100000111100000000101011010100010110100000000
000001000000000111000000000001101010101011110100000000
000000100000000000100010100101111101100010110100000000
000000100001000000000111100000000000000000000000000000
000001001111000001000100000000000000000000000000000000
000001000001010001000011000000000000000000100000000000
000010100000000000000010100000001101000000000000000000
000010000000000000000000001000001001111000100000100001
000000000000000000000000000111011101110100010000000000
010000000000010001000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000111000000010110100101000010
000000000000000000000000000000000000010110100000000000
011000101111010000000000000000000000000000000000000000
000011101010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001001000000000000000000000001111000100100100
000000000000110011000000000000001100001111000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011001000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
011000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100100000
000000001100000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000010000000000000000000000000000
000000000010000000000011010000000000000000000000000000
011000000001010011000010100000000000000000000100000000
000000000110000000000100001101000000000010000100000000
010000000000000011100000000000011000000100000000000000
010000000001000000100011110000000000000000000000000001
000010100000001000000000001000000000000000000100000000
000000000000001011000011100101000000000010000100000000
000000001000000011100000000101111000010111100000000000
000010100000000000000000000101111111000111010000000000
000000000000000000000000000000000000000000100100000100
000000000000000000000000000000001100000000000100000000
000001000000000000000110000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000110000000000000000000000000000000000000000000

.logic_tile 23 12
000100000000000000000011000000000000000000000100000000
000000000000001001000100000001000000000010000110000000
011000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010110000000000000000011100000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000001000000000111100000000000000000000000000000000000
000010000000000000100000001001000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000001000000000000000000100000000
000000000000100000000000000101000000000010000100000000
010000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 24 12
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000000011000000000010000000000000
000000000010000000000000000000011100000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000001000000100010000000
000000000000000011100000000000001100000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
100000010001010000000111101000000000000000
000000011110000000000011100101000000000000
011001010000001000000000000000000000000000
000000010000001101000000001001000000000000
110000000000000111000011110000000000000000
110010000000000000000111101001000000000000
000000001010001111100111001000000000000000
000000000001011111000100000101000000000000
000000000000000001000000000101000000000000
000000000000000000100000000101100000100000
000000000000000111000000001000000000000000
000000000000000000000000000011001111000000
000000000110000000000111111000000000000000
000000000000010000000111011101001011000000
010000000000000000000000001000000000000000
010000000000000001000000000111001100000000

.logic_tile 26 12
000100000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
011000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000000000000000001000000100110000000
000001000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000010010100000001000000100000000000000
110000000000000000000100000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000

.logic_tile 2 13
000000000000000000000000001011011000101000000000000000
000000000000000000000011100011110000111110100000000000
011000000000000000000110100011111011010001110000000100
000000000000000000000011100000111101010001110000000000
010011000000000000000010000000001010000100000100000000
010000000110000000000010000000010000000000000000000000
000000000000000000000011110000001010000100000100000000
000000000000000000000011110000010000000000000000000000
000010000000100000000111000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000001001000110000000000000000000000000000000
000000000000100000000000001101111001000111000000000000
000000000000000000000000000011111001000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000001101000011000001101110101000010000000000
000000001000100101000110100111001000000000010000000000
011000000000000111100000001101001101100110100000000000
000000000000000000100010110001101110111001010000000000
110000000000000111100110111001011111101011010000000000
010001000000100000100010000011111111000010000000000000
000000000000000011000000011001001011000001000000000000
000000000000000000100010100011101011101011010000000000
000000000000001000000000010000000001000000100100000000
000000000000000111000011000000001001000000000000100000
000011000000001001000000000000000000000000000000000000
000010000000000101000000000000000000000000000000000000
000000000101000111000110001001011100000011100000000000
000000000100100111100000000111001011000010000000000000
000010000000001001000110110111011010101001010011000000
000000000000000011000010001101100000010101010000000010

.logic_tile 4 13
000000100001001000000000000001100000000000000100000000
000001001000000101000010000000100000000001000000000000
011000100000001011100111110000011000000100000100000000
000001000000001001100011100000010000000000000000000000
110000100001000101100011000000001110110001010000000000
110000000000100000000010011101011110110010100001000000
000000000000000001100010001001011000001101000000000000
000000000000001011100011100011001101001111000000000000
000000100001000101100111001001101100111110100000000000
000000000000100000000000000101000000101000000000000000
000010100000000011000000000101101011110101010000000000
000001001010000000000000001101101111110100000000000000
000000000000010001100010010101111010011100000010000000
000000000000000000000111001101011110001000000000000000
000000000000000000000010001111101001000001000000000000
000000000000000000000010000001111011010010100000000000

.logic_tile 5 13
000100000001011011100000000001011111101000010000000000
000100000100100001000010011001001100000000100000000000
011000000001001111100010100000000000000000000100000000
000000000000100011000111110111000000000010000000000000
010000100000000101000010010011011110010000000000000000
110001000110000000100010000101001111010010100000000000
000010000000000101000000001111111001010111100000100000
000001000000000000100000000001011001001011100000000000
000000000000000001000010111011111100001001100000000000
000000000110000101100110110101011101000110100000100000
000100000000001001100110001111001001000001110000000000
000000000001010011000000000111011001000000010000000000
000001000000001101100111110111001010000001000000000000
000010000100000111100010110011111000010111100000100000
000000000000101001000000001001011000100000010000000000
000000000001011101000000000111101101101000000000000000

.logic_tile 6 13
000100000000100111000000010001011011001111110000000000
000100000001000011100011001001011010001001010000000000
011110000001011111100110000001111110001000000000000000
000000000100001111100111110111101100010100000001000000
110010000001010001000000000001100000000000000100000000
110001000000100000000000000000100000000001000001000000
000000100001001111000000001000000000000000000000000000
000001000100101011000010000011000000000010000000000000
000100000000010001000000000101100000100000010010000101
000100000000000000100000000000001010100000010011000100
000010000000000101100000000001000000000000000000000000
000000000100000111100000000000000000000001000000000000
000000000000101111100110001000000000001001000010000000
000001001001000001000000000001001110000110000011000100
000000000001010111000000001011100000101001010000000001
000000000000100000010000000001000000000000000000000000

.logic_tile 7 13
000100000000001001000110001001101111101001010000000000
000000000000000111000000000001001100101000010000000000
011000000000100001000010100101100001001111000011000110
000000000000000111100000000001101100000110000011000001
110000000100000000000111100000011100000100000100000000
010000000001010111000000000000010000000000000001000000
000001000000011101100011100000011010101000000000000000
000000000000000011100100001011000000010100000000000000
000100000000001000000010010001100000000000000100100000
000010100000010001000011000000100000000001000000000000
000000000000010001000110000101011010010100000000000000
000000000100010001010100000000110000010100000000000000
000010001110000000000000000001011011010000000011100000
000001000110011001000000000001001011000000000000000100
000010000000010000000111000111101100000010000000000000
000001000000010000000100000101101001000011000000000000

.ramb_tile 8 13
100000000000000111100111100000000000000000
000000011000000000000110000101000000000000
011100000001110000000000001000000000000000
000001000001101111000000000111000000000000
010001100001000111000000000000000000000000
010010000000000000010010000011000000000000
000000000000010000000000010000000000000000
000000000100100000000011011011000000000000
000101000000000000000010000001000000000010
000000100110100011000010001011100000000000
000010100001010000000000000000000000000000
000001000110100001000000001101001111000000
000010001010000000000000001000000001000000
000001001111000000000010001111001100000000
010001100000000000000111100000000001000000
010011100000010001000000000001001011000000

.logic_tile 9 13
100010000110000000000000010000000000000000000110000000
000110101100100000000010011001000000000010000000000000
011001000000100101000000001111011110000000000010000001
000010100001010000100000000111001111100000000000000000
110001000000010000000000000001101011000100000000000000
110000000110000000000010000000011100000100000000000000
000000000000000001100000000000001000000100000100000010
000000001000000000100000000000010000000000000000000000
000001000010000000000000001111100000101001010010000110
000000000000000000000000000111000000000000000011000010
000001000000001000000000000101101000000001010001000000
000000000000010101000000000000010000000001010010000100
000000000001010111000010010000000000000000000100000100
000000000010010000100111101001000000000010000000000000
000000000001001101100000000001000000000000000100000010
000000001000100011000000000000100000000001000000000000

.logic_tile 10 13
000100001010000000000000000000000001100000010000100000
000000000110000000000010101001001010010000100011000000
011000001100000000000000000011111110000010100000000000
000000000000101101000000000000000000000010100000000001
010000000000000000000110010000000000000000000110000000
000000000000000000000011000011000000000010000000000000
000000000000000101000111000001111111001001000000000001
000000000000000000000000001101001110000010000000000000
000100000000010000010011000011101100000010100000000000
000000000000100001000100000000010000000010100000000000
000001100001001101100000000000001111000011000010000010
000011101000100011100000000000011100000011000001000100
000000000000000111000010000000000000100000010000000000
000000000000000000000000000111001011010000100000100001
000000101000001001100000000101101110101000000001000000
000001100110100001000000000000100000101000000000000100

.logic_tile 11 13
100000100000010000000111100000001110000100000101000000
000001001010100000000010100000010000000000000000000000
011000001111010000000000000000000000000000100100000000
000001000000000000000000000000001111000000000010000000
110010000000110000000011100000001110000100000100000000
010000001100110000000100000000010000000000000010000000
000000000000000000000111100101000000010110100000000000
000000001110100000000000000111101101011001100000000000
000000000000000000000111100111000000000000000101000000
000000000100000000000111100000100000000001000000000000
000010000000000000000000000000011010001011100000000000
000000000000000000000000001011011001000111010000000000
000001000001000000000000010111000000000000000101000000
000000100000101011000010010000100000000001000000000000
000001000000000000000000000000001000000100000000000000
000010100000000000000000000000010000000000000000000000

.logic_tile 12 13
000000000010100000000000010011100000000000001000000000
000000000000000111000011110000001101000000000000000000
000000001000000000000000000111001000001100111000000000
000000100000000000000000000000100000110011000000000000
000000000001100111100000000000001000001100111000000000
000010100001010000000000000000001001110011000000000000
000010001010000111100000000001001000001100111000000000
000000000010000000100000000000000000110011000000000100
000100000000000011000000010111101000001100111000000010
000001001000000000000011110000000000110011000000000000
000010000000000111000000000000001000001100111000000010
000001000010000000100000000000001100110011000000000000
000010000010000000000010000000001001001100111000000000
000100000111010000000000000000001010110011000010000000
000000000001000000000000000101001000001100111001000000
000010100000000011000000000000000000110011000000000000

.logic_tile 13 13
000000100111111101100010110000011010000100000100000001
000011001011111011000010100000000000000000000000000000
011000100000101000000111101001001001110100010000000000
000000000001001011000000001001011111110000110000000000
000011100000100000000000001001011000101001010000000000
000011000000000101000010100101011000010101100000000000
000000000000101011100111101001011010110100010000000000
000000000001001111000100001001011010110000110001100000
000001100000000000000000000101011000101001010001000000
000011001110000111000011100011111000101010010000000000
000010100000000001000000000001001101101101010000000000
000000000000000000100000001001011001010100100010000000
000101000000010000000000000000000001000000100100000000
000110000000100000000000000000001000000000000000000001
000000000001000000000000001000000000000000000100000000
000000000000100000000010000011000000000010000000000001

.logic_tile 14 13
000000000001010101100010011101011001101111010100000000
000000101100001101010010101101001110101110000100000000
011100000000101011100000011001101010100011010100000000
000000000001000101100011011101001010110011110100000000
000000000000001111100010000101011111101011110100000000
000000100000000111000000001001011001100010110100000000
000000000000100000000111100001001011101011110000000000
000000000001011101000110101001011110001001000000000000
000000100001011001000010000111001100000000010000000000
000001000000000001000110000111111111000010110000000000
000000000000000000000011111011100000101001010000100000
000000000000110000000110000101101110100110010011000100
000010000000000101100110001001001100000011010100000000
000000001010001111000010011111001101000011110100000000
010000001000000111000010011000001100111001000010000000
100110101010001101100011001011001110110110000001000000

.logic_tile 15 13
000000001001100111000010100001011011111000000000000000
000010100000100000100111101011011111111101000001000001
011010100000000011000000010101101101101111010000000000
000000000000000000000011001011001111000001010000000000
010000000000001101100111000011100000000000000100000000
010000000000101111000010000000100000000001000110000000
000010100000010001100011100000001110000100000100000000
000001100110100000000110000000010000000000000100000000
000001000100000000000111001111101000101110100000000000
000010100100001111000011110011111011011100000000000000
000000000000100000000110101011111010011100100000000000
000000000001011111000011100111111101011100010000000000
001000001011010000000010000101001010110100010000000100
000000000010100000000011110000101010110100010000000010
010000001010000000000111100001111111101001110000000001
100001000000000101000010011111111000101000010000000000

.logic_tile 16 13
000000000001110000000110110101100000010000100010100010
000000000001010000000011000000101001010000100011000100
011001000000000000000000000000000000000000000000000000
000110100100000000000000000011000000000010000000000000
010000000011000000000111101001001110000000100010000000
110000000000100000000100001101101101000000110000000000
000000000001010000000011000000000000000000000000000000
000001000010100000000111110000000000000000000000000000
000001000000000011000000000011100000000000000100000000
000010000111010000100011110000100000000001000100000000
001000001000100000000011100011100000000000000100000000
000000001110010000000011010000100000000001000110000000
000100000001001000000000000000000001000000100000000000
000100000000100001000000000000001101000000000000000000
010001000000000000000000000000011100000100000000000000
100000100000000000000000000000010000000000000000000000

.logic_tile 17 13
000010001010000000000011100000000000000000000000000000
000100000000001111000000000000000000000000000000000000
011000000000001000000111100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110010101100000101000000000000011100110000000010000010
110101100000000000000000000000011101110000000000000000
000000001110000011100010000101101011001001010010000000
000000000000000000000000000111101100000000000000000000
000000000100001000000110100001001100010100000000000000
000000100110001001000110000001110000111101010010000000
000000000000000001000110000011000000000000000100000010
000000000000100000100100000000000000000001000000000010
000000101000101000000010001001111111010111100000000000
000011100101011011000010000001101010000111010000000000
000010100000001000000000000000000000000000000100100000
000000000000000101000000001111000000000010000010000000

.logic_tile 18 13
000000100000000001100110110000011000000000110010000101
000001000000001101000110000000011010000000110010100110
011000001100100111010111100011011101010111100000000000
000100000000000000100000000011111011001011100000000000
010000000001000111100010001001001110010111100000000000
110000100000100000100000000111111110001011100000000000
000010000000100000000000010000011110000100000100000000
000000000010010000000011110000010000000000000100000001
000101000001000101100000010111000000000000000100000000
000000001001110000000011100000000000000001000100000000
000000000000000000000111000000000001000000100100000000
000000000000000000010110000000001101000000000100000000
000001000000001111100000000001011000100000000000000000
000000100001000101100011111001001000000000000000000100
010000000000000001100011000000000000000000000000000000
100010000000100000000100000000000000000000000000000000

.logic_tile 19 13
000010000000000000000000010000000000000000100000000000
000000100000000000000011010000001110000000000000000000
011000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000100000000
010001000000000101000000001011100000100000010000000001
010000000000000000000000000011101010110110110001000100
000001000000000000000000000000011110000100000000000000
000110100000000000000000000000000000000000000000000000
000000100001110000000000000000011100000100000000000000
000000000000110000000000000000000000000000000000000000
000000000001001001000011101000000000000000000100000000
000000001010100101000100000011000000000010000100000000
000000100001110001000000000000000001000000100100000100
000001000000110000100000000000001111000000000100000000
010000000000000111100111000111000000000000000100000000
100100001000001001000000000000000000000001000100000000

.logic_tile 20 13
000010000000000000000010000000000000000000000000000000
000011100000000000000100000000000000000000000000000000
011000000001000000000111001011111000111001000100000000
000001000110000111000110111001111111111111000100000001
110001000000000011100011101011001111101001110100000000
010000100001010000000000000011111111010101110110000000
001000000000000000000011000111001010101101010100000001
000000000101010000000000001001111111011101100100000100
000010000000010011100011010111101111110001010100000001
000100000001110111100011000011111000110011110100000000
000000000110001000000000000101101011111000100110000100
000000000000001011000011111111101110111101010100000000
000010100000000111100011110111001101111101110100000000
000001000000000000000111110111101110010100100110000000
010000000000010001100111100000000000000000000000000000
100100000000101001100111100000000000000000000000000000

.logic_tile 21 13
000000001110001000000000001000011010101011000100000000
000000001011010111000011100101011000010111000010000001
011010000000100111000000010001000000000000000100000001
000000100000000000000011010000100000000001000000000100
000000000110000000000000001101101111110110110100000000
000100000001010000000000001001111111110100010000000100
000010100000000011100000010000000000000000000000000000
000000000100000000000011100000000000000000000000000000
000001000110001001000000000000000000000000000000000000
000000100001000101000000000000000000000000000000000000
000000000001000000000000001111101100001000000000000000
000000000000000000000000000001001100101000000001000000
001010100101010000000000010000000000000000000000000000
000011100001110000000010000000000000000000000000000000
000000000000000101100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000111101011111011010111100000000000
000000001010000000000100000001011011000111010000000000
011000000001011000000111100111101100001111100000000000
000000000010000111000100001001011011011111110010000000
010000001011010101000110011111100000101001010000000000
110000000000100000000111110101100000000000000000000000
000000000001100011000010110000000000000000000000000000
000000000000010000000111110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000010000000000101100011100101011110000110000000000000
000001000000000000100100001111011110000001000000000000
000000000000001000000000010011100000000000000100000000
000000000000000111000010000000100000000001000100000000
010000000000000101000011111000000000000000000100000000
100000000000100000000010001001000000000010000100000000

.logic_tile 23 13
000000000001100000000000010000000000000000000000000000
000000000000110000000011100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
010010000100100000000000000000000000000000000000000000
010001000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000000000000000010011000000001100000100000100000000
000000000000100000000100000000010000000000000100100000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000100000000001000001000000
010000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000001100000000000000000111000000000000000100000001
000000000000000000000000000000000000000001000100000000
000000000000000101000110000000000001000000100000000000
000000000000000000100100000000001011000000000000000000
011000000000000000000000000000000000000000000000000000
100100000010000000000000000000000000000000000000000000

.ramb_tile 25 13
100000000001011000000011100000000000000000
000000010000001111000000001111000000000000
011000000001000111100000000000000000000000
000000000000001111100000001011000000000000
110000001000010000000111110000000000000000
010000001100010000000011101101000000000000
000000000000000111000000000000000000000000
000000001000000000100000001101000000000000
000010000001010001000011101001100000000000
000000000110100000000010000001000000000000
000000000000000000000010000000000000000000
000000000010000000000000000111001001000000
000010001011111000000110001000000000000000
000001001110101011000100000101001000000000
110000000000000111000000000000000001000000
110000000010000000100000000011001101000000

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000001000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
011000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001100000000000011000000011000000100000000000000
110000000000000001000000000000010000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000001010000100000100000000
000000001000000000000000000000000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 2 14
000001000001000000000110010000000000000000000001000000
000000000000000000000011000000000000000000000000100111
011000000000010111000010101000001011010100110000000000
000000000000101111000100000001011010101000110000100000
011000000010100011100010000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000001101100000000000000000000000000100000000
000000000000000011100000001011000000000010000000000000
000001000000000000000010000111011000000010100001000010
000000001000010000000100000111110000101011110000100000
000000000001010000000000000101011000001001000000000000
000000001110100000000000001001001110000101000000000000
000000000000010101100000010000000001000000100000000000
000000000100000001000011000000001010000000000000100000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 14
000001000001000000000110000000001110000100000100000100
000000100000000000000010010000010000000000000000000000
011010000000010000000000011101101101100010110000000000
000000000000100000000010001101011010010000100000000000
010100000000101111000010011000000000000000000100000000
110000000001001111100110001001000000000010000000000000
000010000000000101100000010011000000000000000100000000
000001000000001101000010110000000000000001000000000000
000010100000001000000010100011001010000110100000000000
000000000100000001000010101001101010001111110000100000
000000000000000001110000000000000000000000100100000000
000000000000000000000000000000001001000000000000100000
000000001110000000000000010011100000000000000100000000
000000000000000000000010110000000000000001000000000000
000000000000000000010000000000000000000000100100000000
000000000000000000000000000000001011000000000000000001

.logic_tile 4 14
000010000100000111000000010000000000000000001000000000
000001000000000000100011010000001111000000000000001000
011000000000000000000000000101100000000000001000000000
000000000000000000000000000000101100000000000000000000
010000000010000000000111000000000000000000001000000000
110000000000000001000000000000001001000000000000000000
000000000000100001100111100011101000010001100100000000
000000000000001101000110000111001101100001010011000000
001000100000110111100011110001001011000001000000000000
000001000100011111100111011011001010000000000000000000
000000000000000000010000001000000001010000100000000000
000000000000001001000000001101001110100000010000000000
000000100001000000000010011111101110010000000000000000
000000000000100001000010100111111101110000000000000100
000000000000000011110000001111101101000111010000000100
000000000110000001100011110101001110010111100000000000

.logic_tile 5 14
000000000000001000000000000000001011111000100100000000
000000000000010001000011101011011110110100010000000000
011000000001011001000110000101001100101001010100000000
000000000000101101100000000111010000101010100000000000
010110100000000111100111000001101101010111100000000000
010100000000000000100010010011001000001011100000000000
000000000000001000000000001011101100101001010100000001
000000000000000101000000001001110000101010100000000000
000000000000000001100011100101101100001000000000000000
000000001010000001000010000011011000101000000000100000
000000000000000011100010101111001010101111010000000000
000000000000000000000010001111111110000010100000000000
000110101110101000000110100111111101001001000000000000
000001000000000001000100001111011111101011110000000000
000000000000000111000010010000001101110001010100000000
000010100000000001100110000011011100110010100000000000

.logic_tile 6 14
000000000001000011100110101011011000101111010000000000
000000000000100000100011101101001100000001010000000000
011110101010000011100011110001111011011101010000000000
000100000000000111000111101001011011001001010000000000
010000000001000001100010010111111101101100010000000000
110000000000101111100010001011101110011101000000000000
000000000000000001100111000001101000010111100000000100
000010000110000101000010110101111000000111010000000000
000101000100001001100111100011011011010111100000000000
000110100001001111000011001111101101000111010000000100
000010100111010001000000000111011110000000010000000000
000000000000101111000011110000001111000000010000000000
000000000000000001000010000001101011000011000000000000
000000000000000000110011000101111010000010000000000000
010100100000000111100000000000011100000100000100000000
100101100000000000100011100000000000000000000110000000

.logic_tile 7 14
000000001100101011100011010111101010110111110010000001
000000000000000011000011100001101110010110100011000101
011000000100001111100000010101111101001001000000000000
000001000000000111110011100011101110101000000000000000
010000000000001101100011111011101111101001010000000000
010000000000101101100010001111001001010100100000000000
000011100000000001000010011101101010010111100000000000
000011000100000011000010100001011000000111010010000000
000000001010000011000000011101111100101001010001000000
000000000000000000000011001011110000000001010000000000
000000000000000011010011000001100000000000000001100001
000011100101001011100111001001000000010110100000000000
000000000000001001100000000101101010000010100000000000
000000000110001101000011110101011101000010000000000000
000110100001000000000110110000000000000000000100000000
000000001100110011000110001111000000000010000001000000

.ramt_tile 8 14
100000010000100000000111000000000000000000
000000010011000000000000000101000000000000
011100010000001111000000000000000000000000
000000010000001111100000000011000000000000
110010101000100111100000001000000000000000
010000000100000000000000001111000000000000
000010000000000000000000000000000000000000
000001000000000000000000001011000000000000
000000001100000001000111111001100000000000
000010000000000000000111100011000000000100
000010100000000000000011100000000000000000
000000000000001001000000001111001110000000
000000100001101111100000001000000000000000
000010000000111111100010010111001110000000
010000100000000001000110101000000000000000
010001000000000000100100001011001001000000

.logic_tile 9 14
000010000000100000000011100011100000000000000100000000
000000001000011101000000000000100000000001000000000100
011100000001001001100000000001000000101001010000000000
000000001100100111100000001101000000000000000001000000
010000000000001000000000001101000000101001010000000000
000001000000001001000010100101100000000000000010000000
000000000111100101000000001011011001110000010000000000
000000000001110111000000000101001100010000000001000000
000000100000000000000010000000000000000000000100000000
000011100110000001000111111111000000000010000000000100
000001000110010001100011100000000001100000010000000000
000000101000000000000100001011001000010000100000000000
000000000000000000000111101111101000001000000000000000
000001000000000000000100000111011101000110100000000000
000000000000000011100000000000000000100000010000000000
000000001100000011100000001101001010010000100010000000

.logic_tile 10 14
000000000000000101000000010101111000111000000000000000
000000000000000000100010000111001011110000000001000000
000001001110110101000011110101011111100000000000000000
000000101110000000000010000001011100110000000010000000
000000000000000101000010001111101101110100010000000000
000000000000000000000111100011001010110110000000000000
000000101000001011000110011001011010000110100000000000
000101000000000001000110100111101011010110100000000000
000000001100100111000110001111000000101001010000000000
000100000000010000000011101011000000000000000000000000
000010000000001001100011100101101111000111010000000000
000000000000001001100111011111111111101111010000100000
000010000000010101000111110001101100110100000000000000
000000000000101011000111100000111101110100000000000000
000001000010101001000011101111111001001100000000000000
000010000011010101000010011011011011001000000001000000

.logic_tile 11 14
000000000000000011100000000001000000000000000100000100
000000000000000000100011000000000000000001000000000000
011000000000000000000011001011001110100000010000000010
000000000000000000010000001111001101100000000010000000
110000000000001000000111011000001100101000000010000000
110000000000001011000111000111000000010100000000000000
000000100001000101100110000011101001101011010000000010
000000000111100000100010000101011011000111010000000010
000010100000101001000010001000001011101001000000000000
000000000101001001100100001101001010010110000000000100
000000100001101111100000000111100000101001010000000000
000000000001111101000000001111000000000000000010000000
000010100000000001100111110001101010101000000000100000
000000000001001111100111000000110000101000000000000000
000101000000000011100000010000001011000110100000000000
000010000000000000000011000111011100001001010000000000

.logic_tile 12 14
000110000000100111100000000000001000001100111000000000
000000000111010000000000000000001100110011000010010000
000001001100000000000000000000001001001100111000000000
000010100000101111000011110000001011110011000000000010
000001100001000111100110100001001000001100111010000000
000001000110100000100100000000000000110011000000000000
000000000000000000000000010001101000001100111000000000
000000000000001001000011100000100000110011000000100000
000110000000101000000000000101101000001100111010000000
000000000001011111000000000000000000110011000000000000
000100000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000110100000000000000000000000001000001100111000000000
000000000101000000000000000000001011110011000010000000
000000001110010000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 13 14
000000000000010000000011101111111000101101010010000000
000010000110000000000110011111111111010100100000000000
011001001100000101100110100101111111111110100001000000
000000100000001001000000001011101011111110110010000001
010000000000100000000111100000000001000000100100000001
110000000001010000000000000000001000000000000000000000
000001000000101001000110001111011101101001110000000000
000000100011000011000010000101111000010100100010000000
000000100001011000000111100000000000000000000100000000
000000000100001101000010001001000000000010000000000010
000110100001010111100010101011001111101001010000000001
000100000000000000000111100011011111101010010000000000
000000001010000101100010000111111100110100010000000000
000001000000000000000100001111111101110000110010000000
000101000111000111000010000111011011010111100000000000
000010100000010000000011101001001111000111010000000000

.logic_tile 14 14
000011100010000111100010101111101100000101010000000000
000010000000000111000100000001111000101101010000000000
011010100100001000000111001111011110110001010100000000
000000000000001011000000001101011000110011110101000000
110010100000100011100110001001111101101001110110000000
010101000000011111000010101011101110010101110100000000
000110101000010000000111110111111010111000100101000000
000001000000000000000110101111111010111110100100000000
000000000000000001100011110011011101101101010100000000
000010000001000001100110111111011111011101100101000000
000000100000000101000111110011011101111001000100000001
000010100000000011000111000111001100111111000100000000
000000000000001101100111110101011100101000110000100000
000000000000000111000010010000101011101000110010000010
010100000001000011000010110101011111101001110100000000
100000000110101101000011011001011110101010110100000010

.logic_tile 15 14
000010000000000111100111011011101001101001010000000000
000000000000000000000011110101011111010101100011000000
011000000000010001100111100000001101110000000000000000
000000000110001111000000000000001111110000000010000000
010000000000001001100010100000001100000001010010000000
010000000000000111100100001101000000000010100000000000
000001001110000001000010000011111100001001100000000000
000010101010000001000011000101101110010110110000000000
000000100000001101100000000101100000000000000100000000
000000000000011011000000000000100000000001000000000000
000000100000001111100000000101000001100000010000000000
000001100110100101000010000000001001100000010000000000
000010001010000000000000001001011011111000000011000000
000011101100001111000000000001001111111101000000000000
000000000001010000000010001101101010101101010000100000
000000000000100000000110000001111100010110100000000100

.logic_tile 16 14
000000000001010011000010010011000001101001010010000100
000000000100001101000010001111001011011001100000100010
011000000000000000000110000011001111101001000000000000
000000000000100000000010011111101001010100000000000000
010000000110001011100010000001011010010000100000000000
110000000000001011000000000101001100010100000000000000
000010101100001001100011100001011010010000000001000000
000001000000100101000100001001001010101001000000000000
000010100100010011100000000000011110000100000100000000
000010100000000011000010000000000000000000000000000000
000000000000000001000010001111101001111101110000000000
000010100000000000100000001011011111010100100000000000
000110100001000101000110001000000000000000000100000000
000100001010110000000011001111000000000010000000000000
000000000001011111100111111001101101010100000000000000
000010100000100011000010100011101010100000010000000000

.logic_tile 17 14
000000001010000001100110000101001001010111100000000000
000110100001010001000011000001011000001011100000000010
011000000000010000000110000111011100010111100000000000
000000000000100111000010101111001100001011100000000000
010000100001111001000010000001001101100000000010000000
110011000100011001000000000101011001000000000000000000
000000000000000111100000010000000001000000100100000000
000010100000000000100011100000001101000000000100000000
000000000000101001000110100000000001000000100100000000
000000000001010111100000000000001101000000000100000000
000000000100001000000010111101101111000011000000000000
000000000010100101000110011111011001000011100000100000
000000000000000001000011000111011010101001000000000000
000100000000000111100010001001011100010000000000000000
010000000001100011100111011111111110101000010000000000
100000000001011001100111000111011110100000010000000000

.logic_tile 18 14
000010100000000000000000011101011010010111100000000000
000001000000000000000010000011101001001011100000000000
011100000000000101100111110001111100110100010010000001
000000000001010000100111100000111100110100010000000000
110000000000001000000010100111000000000000000100000000
010000000111001001000111100000100000000001000100000000
000000001110001111100110001101101011000110100000000000
000000000000000101100110001101111000001111110000000000
000000000000010101100110100000001010000100000100000000
000000001111000000000010000000000000000000000100000000
000000001110001000000000000000011010000100000100000000
000000000000001101000011110000000000000000000100000000
000010100010000000000000011101011111000110100000000000
000000001010010000000011000111111111001111110000100000
010000001100000001100010000001100001111001110000000001
100000000000000000000011101011101001010000100001000000

.logic_tile 19 14
000000001010000001100000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
011000001111010000000000000011001010111010100100000000
000000000000100000000000001101011100110110100100000000
000001000000000000000010100000000000000000000000000000
000010000000000000000011110000000000000000000000000000
000010100010000000000110001111001011111010100100000000
000001000010000111000000000101011111111001010100000000
000000000000001111100000001001000000101001010000100100
000010100000001011100010101101001111011001100001000000
000000000001000101000000000000000000000000000000000000
000010100000100000100000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000001111100100000000000000000000000000000000
010000000001010000000000011101001100000011110100000000
100000000100100000000011000011111110000010110100000000

.logic_tile 20 14
000000000001000000000000000101100000010110100110000000
000000000000000000000000000000000000010110100000000100
011000000010000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000100110000100
000000000000000000000000000000001111000000000000000000
000001000000001000000000010101000000000000000101000000
000010000000000111000010110000000000000001000000000100
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000100000010
000000000001010000000000000000001001001111000000000000
000000100000010000000010000000011010000100000000000000
000001000001100000000000000000010000000000000000000000
000000000010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000100000000000000000000000000000000100000000
000000000000000000000000001111000000000010000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000010000000000000000000000000000000
110010100000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100001000000000011000000000000000100000000
000000001100010000000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000001010000100000100000000
000000000000000000000100000000010000000000000100000000
010000000100000000000000010000000001000000100100000000
100000000000000000000011110000001111000000000100000010

.logic_tile 22 14
000000000110000000000000010000000000000000000000000000
000000000100000000000011000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000111000111101111101010000110100000000000
010000000000000000100011101101011101001111110000000000
000000000000000000000011100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000010000000001000000100100000000
000010000000000000000011010000001001000000000100000000
000001000000000000000000000000001010000100000100000000
000000001010100000000000000000010000000000000100000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
010000000000001000000000000000001010000100000100000000
100000000010000001000000000000000000000000000100000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011010100000000000000000010101000000000000000000000000
000000000000000000000011110000100000000001000000000000
110000001110000000000111100000000001000000100100000001
110000000000000000000100000000001001000000000100000000
000000000001010011100000000000000000000000000000000000
000001000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000010000000000000000000000000000000100000000
000000000000000000000011100000000000000000000100000000
000000000000000000000100001101000000000010000100000000
010000000101000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000010000000000001000000100100000000
000000000000000000000100000000001110000000000010000000
011000000000001000000000000000000000000000000000000000
000000100000001001000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000010000000000001001000001010110100000000000
000000000000100000000000000011101001100110010000000100
000000000000000111100000001001111000010111110000000000
000000000000000101100000000111100000000001010000000010

.ramt_tile 25 14
100000010000000000000000000000000000000000
000000011010000000000010001111000000000000
011000010000000111000000001000000000000000
000000010000000000000000001111000000000000
010000000000000000000000011000000000000000
010000000000000001000011101011000000000000
000000000000000000000000000000000000000000
000000000000000000000000001111000000000000
000010100000000000000000011111000000000000
000000000000000000000011011111000000000000
000000000000000001000000001000000000000000
000000000000101111100011100001001011000000
000000000100000000000010001000000000000000
000000000100000001000011100111001101000000
110000000000000011100111011000000000000000
010000000000000000100111000011001010000000

.logic_tile 26 14
000010000001010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000100000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011110000100000100000000
110000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 15
000010001110000101000000010111000000000000000100000000
000000000000000111100010100000100000000001000000000000
011000000001010000000000001000000000000000000100000000
000000000000100000000000001111000000000010000000000000
111000100000000000000010110101101011010000110000000000
010001000000000000000010100001011101011001110000000000
000000000000001000010011100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000001101000000010111001100011001110000000000
000000000000100111100010011001001100001001010000000000
000001000000000000000111001011111010001001000000000000
000000100000000000000111100101111100000001010000000000
000000000000001101100110100111101110110001010000000000
000000001000001011000011101101001111110001100000000010
000000000000001001100000000111011111111001010000000000
000000000110001001000010000001001101111001100000000000

.logic_tile 3 15
000100000001000000000111111101011110001000000000000000
000100000000001111000010101101111110001110000000000000
011000000000001111100110101101001001111110000000000000
000000000000000101000111101001011101010101000000000000
010000000000000011100111100001101111010000000000000000
110000000010100001100111100011101110010110000000000000
000000000000000011100010100111001100111000110000000000
000000001010000000100110110111101001011000100000000000
000100000000000000000000010001111100000111000000000000
000001000000001111000010000000101101000111000000000000
000000000000000001100010000000011000000100000100000000
000000000000000000000100000000010000000000000000000100
000100001100000001000010001101011000101111010000000000
000000000000101001100100000001001010000010100000000000
000000000000000001000000011001011010010110100000000000
000000000000000000100010001101001010000100000000000000

.logic_tile 4 15
001000100000010000000011110111000000000000000100000000
000001000000000000000111110000100000000001000000000000
011000000000000001000110100000000001000000100100000000
000000000000000000100011100000001101000000000000000000
110000100000001000000000011001111101101000010000000000
010001000010100101010010111111001001000000010000000000
000010000000000000000000000000000000000000100100000000
000001001010000111000000000000001101000000000000000000
001000000000001000000110010000001010000100000100000000
000001000010000001000111110000010000000000000000000000
000000000000100111000110000000000001010000100000000100
000000001111010001000100000101001001100000010000000010
000000000001000001000000011101011000110100110000000000
000000000000100000000010010011011001110000110000100110
000000000000000000000010001011001110010000000000000010
000000000000000000000000000101001001110000000000000000

.logic_tile 5 15
000000000000000011100000001000000000000000000100000000
000000000000000000000000000101000000000010000010000000
011000000000000111000111110000000001000000100100100000
000000100000000111100111100000001001000000000000000000
110000000001010101100010110001101011010111100000000000
110000001010000000000011110101011110000111010000000000
000000000000000001000000000111001010010111100000000000
000000001010000000000011100001011011001011100000100000
000001000000000000000010000011100000000000000100000000
000000100000000000000000000000100000000001000000000000
000010000000000011000111001001111001101001000000000000
000000000000000001000100001101101100000000000000100000
000000000000100001000011110011101111110100000000000010
000000000001000000000110000000011100110100000000000000
000000001001000101100000000000000000000000100110000000
000000000000100000100000000000001101000000000000000000

.logic_tile 6 15
000000000000100000000011100000000001000000001000000000
000000000001010000000000000000001110000000000000001000
011010000000000001100000000111100000000000001000000000
000010100100000000100000000000100000000000000000000000
110000000000000000000111110111000001000000001000000000
010000000000000000000111010000101010000000000000000000
000000000000000101100000000101000000000000001000000000
000000000100000000100000000000100000000000000000000000
000100100000100000000111010011000001000000001000000000
000100000001010000000011000000101010000000000000000000
000000000111110011100000000000000001000000001000000000
000010100000010000100000000000001100000000000000000000
000000000000100011100011100001001000010001100100000000
000010100001000000100010000111101111010010100000000001
000000000110000111100111000111000001100000010110000000
000000000000000000100000001101101000110110110000000000

.logic_tile 7 15
000111100000000000000111101001001010101010100110000000
000000000000101111000100000001100000101001010000000000
011000000001001111100111100101111000101011110001000001
000010100000101111100010010000110000101011110001000000
000000000000100000010010010111000000000000000100000000
000000000001010001000011110000100000000001000000000100
000001000001010101000111000101101011010111100000000001
000000100000100000100110111101111000000111010000000000
000000001110100000000011100000011000000100000100000000
000010100000000000000111100000010000000000000000100000
000010000100000000000010001000000001000110000000000010
000000000000010000010000001011001001001001000000000000
000100000000000000000000000011000000100000010011000000
000100000000000000000011111011101000000000000011000100
000000000000101000000000001101100001100000010000000000
000000001101001101000000000111001011010110100000100000

.ramb_tile 8 15
100100000000000111000010000000000000000000
000000010100000000000000000111000000000000
011110001001001000000010000000000000000000
000001000001100111000100001011000000000000
110000000000000001000000001000000000000000
010000000000000000100000001111000000000000
000011100000000000000000010000000000000000
000010000101000000000011101001000000000000
000000000001100000000011110001000000000000
000000000001111001000111110101000000000010
000000000010000000000000001000000001000000
000000000000001001000000001001001111000000
000011000010100111000000010000000001000000
000011100001010000000011010011001100000000
010000100100000000010011100000000001000000
010001000111010000000010011111001011000000

.logic_tile 9 15
000000000000000000000111010011111110101000000000000001
000000000000000000000011010000100000101000000000000000
011010000000101011100110000111011111001011100010000000
000000000001001111000000000101011100101011010000000000
010100000000000111000011010000011110000100000100000000
010000000110000001100011100000010000000000000100000001
000010100000001011100000000111001101010111100000000010
000001100001000001000000001001101001001011100000000000
000000001010010000000000000101001111111000100000000000
000000000000000111000000000000111010111000100010000000
000010000010000111000010000101011000101100010001000000
000000000100000000100100000000001011101100010001000000
000000100001000111000111000101111000010111100000000100
000000000000000000000110000011001111001011100000000000
010000100001000000010111000000001010111001000000000000
100000000110000001000111111001011011110110000010000000

.logic_tile 10 15
000000001000001001100000001001101101000110000000000000
000000000110000101000000000011111011000001000010000000
011000100000011000010010111000000001001001000000000001
000001000000001011000111010111001101000110000000000000
000000100010000000000111001101001111001011100000000000
000000001000100000000110110101111000101011010000000000
000000001010001011100010000111011000101001010000000010
000010100010000101100000000111010000000010100000000001
000000000000000101100010010011000000101001010000000000
000000001110000000000011011101000000000000000000000000
000010000000011000000011000000000001000000100100100000
000000100000000001010000000000001010000000000000000000
000000000000111001000000010001001100100000010010000010
000010101010010101100011000001011101010000000001000000
000010001100000000000000001000000000000000000100000000
000001000000000001000000001001000000000010000011000001

.logic_tile 11 15
000010000101010111100111010111111011010010100000000000
000001000110000001100110100001101010110011110000000000
011000001011000000000111011101011000011111110000000000
000000000000001101000011100011101011000110100000000010
000001000000001000000110111101000000010000100000000000
000000000010000111000110000111001001110000110000000000
000101001110000001000000000000011110001001010000000000
000010000000000001000000001111001100000110100000000000
000001101100010011100110001000011000000001010000000000
000001000000100000000011111111010000000010100000000000
000000000001000111110000010001100000000000000100000000
000000001000101001000010000000100000000001000000100000
000000000100000000000011010011101100000111010010000000
000010000000000000000111111111011101101111010000100000
000010000100000111100110000011111100000110100000000000
000000000000000000100010000001101001001111110000000000

.logic_tile 12 15
000100000000000000000011100001001000001100111000000000
000000000110001111000100000000100000110011000000010010
000111001000010000000000000111101000001100111000100000
000000000010100000000000000000000000110011000000000000
000100001000101011000000000000001000001100111000000000
000000100000000111000000000000001010110011000000000010
000000100000100011100111100101101000001100111000000000
000001000101000000100000000000000000110011000000000000
000100000110000000000000000101001000001100111000000000
000001000100000000000000000000000000110011000000000000
000000000000010000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000100000000000000000000000000001000001100111000000000
000000001100000000000000000000001000110011000000000000
000010000000000111100010000101101000001100111000000000
000000001110100000100100000000100000110011000000000000

.logic_tile 13 15
000000000000000000000110100000000000000000100100000000
000000000000000000000000000000001010000000000010000000
011000001010100101100000000001101110101001110000000000
000000000000010000000010010101111001010100100000000000
010010000000001101000111100000011110000100000110000000
110001001000000011000110000000000000000000000000000010
001000000001011011000000010001101101111000100000000000
000001000001010101000010101011111000111100000010000000
000010100000110000000111011101101101110000010000000000
000100001010000000000110111001111100110001110000000000
000001000000001000000011000000000001001111000000000000
000010101000001101000000000000001111001111000010100100
000000000000001000000111001101011100000010100010100000
000000000000001101000100000101110000010111110000100000
001001001010010000000000010001101111101001110000000000
000000000000000001000010000111111010010100100000000000

.logic_tile 14 15
000100000100100101100111000001111110110001010000000000
000000000000010000000011100000001010110001010011100000
011000000000001101000110101101101111111110110100000000
000000000000000101100011111101001001101000010100000000
000000000000001001100000001111001101111110110100000000
000000000110000011000000000101011000010100100100000000
000001000001101001000010110000001101110000000000000000
000010000011011011100011100000011111110000000000000000
000000000000000000000110011111101110101000000010000000
000100001110000000000011011101010000111110100000000010
000000101100100101000010100101101001111110110100000000
000010100000000000100100000101011100101000010100000000
000000000000000011100111111101101000001111000100100000
000000000000000001000010000101011111001101000100000000
010010001100000000000000011101111000101011110100000000
100000000000000101000011101011011000100010110100000000

.logic_tile 15 15
000000000000000000000000000001111111010111100000000000
000000001101010000000011110111101011001011100000000100
011001100000100000000010001111111011010111100000000000
000010100000010000000110011111111110001011100000000100
110010100000000000000000000101100000000000000100000000
010001001110000000000010110000100000000001000110000000
000100000000010011100111100001001100000011010000000000
000000000001000000100010001101101101000001010000000000
000010100000001000000110101011111111010111100000000100
000000100100000111000011101101101010000111010000000000
000000000000010000000010000001100000000000000010000000
000000000001010000000000000000100000000001000000000000
000000000001000111000000000000000001000000100010000000
000000001110000000100000000000001110000000000000000000
010000000000101001100011100001100000000000000000000000
100000000001001011100110010000100000000001000000000000

.logic_tile 16 15
000000001010100111000111110001101100111101110000000000
000000000001010000100010000011001001101000010000000000
011010000110101011100000000111111001001000000000000000
000000000100001111100010100101111110001101000000000000
110010101100100111000000001101011111100000000000000000
010001000001000011100000000001001110110100000000000000
000010100001011001100011101111011010000010000000000000
000000000000001111000000001111101001001011000000000000
000000000000101001100000001000000000000000000100000000
000010100000011011000010001101000000000010000100000010
000110000000000000000000000111111000101000000000000000
000101001000000000000000000001110000111101010000000000
000000000001100000000010000101100001100000010000000000
000000000100100000000000000101001110111001110000000000
010000000000001111100010110000011010000100000000000000
100000000001011011000110000000010000000000000000000000

.logic_tile 17 15
000010100001000000000110010000000000000000100100000000
000001000101111011000011010000001000000000000100000000
011000001000000111000000000101111000001001010000000000
000000000000000111110000000011001101000000010000000000
010000000000001111100000000101001110010110110000000000
010000000000000001100000000111001010101111110000000000
000001100000100111100000000111100000000000000100000000
000111000001001101100010110000100000000001000100000000
000100000100000101000111010011101110010110110000000000
000010100000000001000010000111011010101111110000100000
000100000110000001100000001000000000000000000100000000
000000000000000000000000000111000000000010000100000000
000000001111001011100000010001011011000110100001000000
000000000000100101100010100011111110001111110000000000
010000000000000001000010101111101101010000000000000000
100000100001011001000000000101011000110000000010000000

.logic_tile 18 15
000000000000000000010011000001000000000000000100000000
000000000000000000000100000000100000000001000100000000
011000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000110000000000111000000000000000000100100000000
110000000000000000000000000000001100000000000100000000
000000000001000000000000000000000001000000100100000000
000000000000100000000000000000001100000000000100000000
000101000000000000000000000000001000000100000000000000
000010100000010111000000000000010000000000000000000000
000100000001000101010000010000011100000100000000000000
000010100110100000000011000000010000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001010010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 19 15
000001000001000000000111110000000000000000000000000000
000000100100101101000111110000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000111000111010000000001000000100100000000
010000000100000011100010000000001100000000000100000000
000000000000000000000111000111011011010111100000000000
000000000001000000000110001001011011001011100000000000
000000000000000101000110011011001011100000000000000010
000000000000000001000011101111101110000000000000000000
000000000000000000000010000001001010010111100000000000
000000000000001101000000000011001110001011100000000000
001000000000001101100000000000000000000000000100000000
000000001110001011000000000011000000000010000100000000
010000000000000001100110000001001011010111100000000000
100000101010010000000000001101111101001011100000000000

.logic_tile 20 15
000000000000000000000000010000011100000100000100000000
000000000001110000000011110000010000000000000100000000
011000000000000111100010110000011100000100000100000000
000000000000000000000110100000010000000000000100000000
110000000000001011100000000111001011000000000000000000
110000001010000001000010111001011111010000000000000000
000000000000000000000011001001101010000110100000000000
000000000000000000000100000001101010001111110000000000
000000001111000000000000010011111000001000000000000000
000000000000100000000010101011011010010100000001000000
000000000001010001100010000101100000000000000100000000
000000000000000000000110000000100000000001000100000000
000000001010001000000010000000000000000000000000000000
000000000110000011000000000000000000000000000000000000
010000000010000000000110100101100000000000000000000000
100000000010000000000000000000100000000001000000000000

.logic_tile 21 15
000000000000000000000010111111111100100000000000000000
000100000001011101000111111001101110000000000010000000
011000000100000111100111110111000000000000000100000000
000000100000100000100110000000100000000001000100000000
010000000000000001100011100001101101000010100000000000
110000000000000101000000000001111111000010000000000000
000000000010000000000010100000000000100000010000000000
000010100000000101000110100111001010010000100000000000
000010000000010000000110000000000001000000100100000000
000000001100001111000000000000001100000000000100000000
000000000000000001100000001011011110000110100000000000
000000000000001001000000000001011001001111110000000000
000000000000001101100010000111011010010111100000000000
000000000000000011000100000101001001000111010000000000
010001000000000000000010010111111011010111100000000000
100010100000000000000010100111111011000111010000000000

.logic_tile 22 15
000000000000000011100111101101111111010111100000000000
000010100000000000000010100111101101001011100000000000
011000000000001011100000010101101110010111100000000000
000100000000011011100010011001011000001011100000000000
110000001000000000000000000011000000000000000100000000
010000000000000000000000000000000000000001000101000000
000000000000001101000111010000000000000000000000000000
000000000010000101000111100000000000000000000000000000
000000000000011111000010011101101101010111100000000001
000000000000100001000011001001011111001011100000000000
000000000010000001000110111101111111010111100000000000
000000000000000000000011001011101100001011100001000000
000000000000001000000111001111001111000110100000000000
000000000000010101000110100001101110001111110000000000
010000000000000011100011101011001001001000000000000001
100000000000000001000110100001011111101000000000000000

.logic_tile 23 15
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000110101000000000000000000000000100100000000
010000000000000000000000000000001010000000000100100000
000000001100100000000000000111000000000000000001000000
000000000001000000000000000000100000000001000000000000
000000000000010000010010010000000000000000000000000000
000000000100000000000011010000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010100000000000000000010000000000000000000100100000000
100000100000000000000100000000001101000000000100000000

.logic_tile 24 15
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001000000100110000000
100000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramb_tile 25 15
100000000000000000000010000000000000000000
000000010000000000000100000111000000000000
011000000000000011100000001000000000000000
000000000000100000100000000001000000000000
110000000000001000000000000000000000000000
010000000000001011000000001111000000000000
000001000000000000000011101000000000000000
000000000000000000000010011011000000000000
000000000001011111000000011001000000000000
000000000000100011000011010011100000000000
000000000010001001000111000000000000000000
000000000000000011100000000101001100000000
000000000000000111100111000000000001000000
000000000000000000100100000011001011000000
110000000000000111000000001000000001000000
110000000000000000100000001101001100000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000001100010
000100000000000000
000000000000000000
000000000000000001
000001011000010110
000000000000110100
001100000000000000
000011110000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 16
000001000001000000000000010000000000000000000000000000
000000000000010000000011000000000000000000000000000000
011000000000000000000010000011100000000000000100000000
000000000000000000000100000000000000000001000000000000
010000000000000000000110100000000000000000000000000000
010000000100000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001111000000001001000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000101000000001111101110010100000000000000
000000000000100000000000001111000000000000000000000000
011000000000000101100110100111011100010110000000000000
000000000000000000000100001101101000000010000000000000
010000000001000000000111110000001100000100000100000000
110000000000000101000110000000010000000000000000000000
000000000000000000000011100101101101010110000010000001
000000000000000000000010111111101011000000000010100000
000000000000001000000010000101011111000110100000000000
000000000000010001000000001111011100000000010000000000
000001000000001000000111000011000001000110000001000010
000000000000001001000000001111001011101001010000100000
000000000000001000000111010011100000000000000100000000
000000000000001011000110100000100000000001000000000010
000000000000001000000110011111011101000001000000000000
000000000000000001000010000001101001101001000000000000

.logic_tile 3 16
000100000000000101000000010011111001101001000000000000
000000000000100000100011100000111001101001000000000000
011000000000000011100111001001111011001001000000000000
000000001110001001100110010111101000101011110000000000
010011000001001000000110110011111010000100000000000000
010000000000000111000110100000011101000100000000000000
000000000010010111000010110011001111110110000000000000
000000000000100000100110110001001110110101000000000000
000000000000001001110000010101000000000000000100000000
000000001010001001100010100000000000000001000000000000
000000000000000011100010001001101010001001000000000000
000000000110000000000100001011111011101011110000000000
000000000000001001100000001111101111010000110000000000
000000000000000001000000001001101000000000110000000000
000010100000000001110000010111111011100010010000000000
000000001110001001000010100011011110101011010000000000

.logic_tile 4 16
000010000001000111100000001111111001101000100000000000
000001000000100000000011010001111010111100100000000000
011000000001011000000110001000000001010000100000000000
000000001110000101000000000111001101100000010000000001
010010100100000101100111101101101110000001000000000000
110000000000000000100111010011101111000011100000000000
000000000000001001100000011011001110010110110000000000
000000000000001001000011010101101111001001010000000000
000000000001000000000000010111011101110100010000000000
000000000000100000000011101011101000111100000000000000
000010100000011001100010110000000000000000100100000000
000001000000100001000011100000001000000000000000000000
000000000000000011000110001101000000111001110000000000
000000000000100001100010001011101010010000100000000000
000010000000000000000000001111001001111100010000000000
000001000000001101000010001111011010101000100000000000

.logic_tile 5 16
000000000000000000000000000000000001000000001000000000
000000000000000001000000000000001100000000000000001000
011010000000000000000000010111000000000000001000000000
000000001100001001000010000000001011000000000000000000
111001000001011000000000010101000000000000001000000000
110010000010101011000011100000101100000000000000000000
000011000001000000000010000000000000000000001000000000
000010000000100000000010010000001101000000000000000000
000000100000101000000011100101000001000000001000000000
000000001001001101000000000000101101000000000000000000
000000000000010000000000000001000000000000001000000000
000000100000000001000010000000000000000000000000000000
000100001010000101100010011101101001000000100100000000
000100000010010000100011011101101110101001110000100000
000110100000000101000000000001111000010111100000000000
000010100000000000000000000101011111000111010010000000

.logic_tile 6 16
000000000000000011100111000111000000000000000101000000
000000001000000111100100000000000000000001000010000000
011000000001000111100110101000000001010000100000100000
000000100000101011100100000111001100100000010001000000
010001000000001011000110101001111010000111010000000000
110000100011010011100100000001011000010111100000000000
000000000000000000000000010111111101101001110000000110
000000000000000000000011101001001101101001010010000000
000010100000000000000000010000000000000000000100000000
000000000101000001000010000011000000000010000001000000
000000000001000011100010101101001100010110100000000000
000001000000101111000100001001011010001001010010100000
000001000000001000000000000111100000000000000101000000
000010000000001101010000000000100000000001000000000000
000111000110010001000010000000011110101000000000000010
000000000000000001000111110001010000010100000000000000

.logic_tile 7 16
000000000000000000000111101011011111000111000001000000
000000000000001111000010100111001011000001000000000000
011001000000000000000010101001001100010110110000000000
000000100101001111000100001101101010010001110000000000
110100000000001101100110011000011100101000000000000000
110100000000001101100011001011000000010100000000000010
000000000110000011100010010000011101000111010000000000
000000000000000000000011010011001101001011100000000000
000001100000000111100000001111001010010111100000000000
000011000000010001000000000001111010001011100001000000
000100001001110001100111100001011110000000010000000100
000010100100000001000010111001011110000010100000000010
000000000000000000000010000111111001010110110000000100
000000000000000111000110001101111011011001110000100000
000010101111000001000111010000011010000100000101000000
000001000100100101100011100000000000000000000001000000

.ramt_tile 8 16
100001010000000111000011101000000000000000
000010110000000000000100000011000000000000
011100010001101000000011101000000000000000
010110111011111111000000000101000000000000
110000000000000001000000000000000000000000
110000001110010000100000001011000000000000
000000100000000000000011100000000000000000
000001000000100001000100001001000000000000
000000000000000000000010011001000000000000
000000000000000000000111011101000000000010
000000100000001000000111000000000000000000
000001100001000011000000001111001101000000
000000001000000000000011101000000000000000
000000000000010000000110000111001010000000
010011100000000001000000001000000001000000
010000001000000000000000001001001101000000

.logic_tile 9 16
000000000000000001000010010001111110010110110000000010
000000000000001111100011010011001111101111110000000000
011001000001000101000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
010000000000000011100011100101101000010111100000000000
110000000010000111000110000101011001001011100000000000
000100000000010001100000000101100000101001010000000010
000000000000110111100000000111000000000000000000000000
000100000000000000000000000000000000001111000000100000
000000000000001111000000000000001000001111000000000000
000010101001000000000000000000011110110000000010000000
000000100000100000000000000000001011110000000000000000
000000000000001000000111100001000000000000000100100000
000000000000001111000000000000000000000001000000000000
000001100001010111000000000000000000001111000000000010
000001001110000001100000000000001010001111000010100100

.logic_tile 10 16
000100000000000000000111101011111001000011000000000000
000100000000011111000000000011011010000011100000000000
011000000110000000000111100101001011000001000000000000
010000000000000000000000001001011011001001000000000010
110010101011000101000110010000000001001111000100000000
000001000000100000000010100000001011001111000001000000
000000000001010111000111110001000000010000100000000000
000000000110000111000111010011001011110000110000000000
000000000000000011000111101101111111010111010000000000
000000000000000000100100001111011110010111100000000000
000100001111011011000000000000000000010110100100000000
000100000000000001000000001011000000101001010011000000
000000000000000000000000000111000000010110100110100000
000000000000010001000000000000000000010110100000100100
000000000001100101000111000000001011000111000000000000
000000001000010000100111101001011011001011000000000000

.logic_tile 11 16
000000000000110111000110001111011010010110110000000000
000000000001010011000011111111011000100010110000000001
011011000000000101100011100101100000100000010010000100
000010100000000101100100000000001101100000010000000000
010000000000101111100011100001111111111111110010000000
010010000000011111100100001111011000011110100011000000
000001000000100011100000000011000000000000000100000000
000000100000000000000010000000100000000001000000000000
000000000000000000000111011111001000010111100000000000
000010000001000000000111101011111010000111010000000000
000000000000001000000000010000011110101000000010000000
000000001010001101000011000001000000010100000000000000
000000100001001000000110101000000000100000010001000000
000001000000100011000111100101001011010000100010000000
000000001001100011100010000011111111010111100000000100
000010100001110000000010010101001001001011100000000000

.logic_tile 12 16
000000000000100111000011100000001001001100111000000000
000001000111000000000000000000001010110011000000110000
011000000000001000000011100000001000001100111000000010
000000000000001011000100000000001010110011000000000000
010001000110010111000010000101101000001100111000000000
110010000110100001100000000000000000110011000000000010
000010100000001111100000000000001000001100111000000000
000001001110001111000000000000001001110011000000000010
000101000011110000000000000000001000001100111000000000
000010000000000000000000000000001010110011000000000000
000111101110100000000000000001101000001100110000000000
000011100000010000000000000000000000110011000000000000
000010000000000000000000000001011111001011100001000000
000000001010000000000000000000001000001011100001000000
010000000000000000000000001000000000000000000110000000
100000001000101001000000001001000000000010000100000000

.logic_tile 13 16
000000000000001000000000000111100001001100110000000000
000010000000000001000010000000101010110011000000000000
011001000001010101100111100011100000000000000100000000
000010000000000000000011110000000000000001000010100000
010000000010000111000000011111100000010000100000000000
010000000010000000000010001111001010001001000000000000
000000000000101011100000001011001111101001010010000000
000000100001010101100011100101011011101010010000000000
000001000000101000000000011011111000101000010000000000
000000000001011101000010111001111111111000100000100000
000000001100000000000111100001001111101001010001000000
000010100000001111000010011101011011010101100000000000
000010000001010000000010000001111010110000010000000000
000101000000000000000000001111011101110001110000100000
000000000110101000000010000111111100101000000000000000
000100000101000001000010000000110000101000000000000000

.logic_tile 14 16
000100000000001111000000000101011110101001010000100000
000000001110001111000011111011100000101010100000000001
011000000000000111100010110101001100010111100001000000
000000100000000000100010100011011110000111010000000000
110001000010000001000000011001101111111001000100000000
110000100000000111100011000111011100111111000100000000
000000000000100101000110101001011010101000000001000010
000000000110000000000000000111100000111101010000100000
000000000000000111000111111001111110101001010010000000
000000001110001101000110001011100000101010100000000000
000000000000001000000000011111101100110100010100000000
000000000001000101000010000111101101111001110101000000
000011000100101001100011101101011110101001110100000000
000011000001000001100111001101001110101010110100000000
010000000000001011100110001001011000111101110100000000
100001000000000101100100000111011000101000010100000000

.logic_tile 15 16
000000000001011011000000000001111001101100010000000000
000001000000111111000010010000011110101100010000000000
011010101001010011100011100001001010000001010001000000
000001100000000000100100000101000000101001010000000000
010000001000001111000010001101001111000000010000000000
010000001011000111000011101011101011001001010000000000
000010000000000000000111010101000000000000000100000000
000001001000001111000011110000100000000001000000000001
000000000100000000000000000000000000000000000000000000
000000000110000000000000001111000000000010000000000000
000100000000001000000000010000000001000000100100000000
000100000000000111000010100000001010000000000000000010
000000000000001011100010101001011110010111100000000000
000000001110000001000000000011011110001011100000100000
000001001000000111100000011000000000000000000100000000
000000000000000000100011001101000000000010000000000000

.logic_tile 16 16
000001000000100011100000000101001011101101010000100000
000100000110011111000000000111101111011000100000000000
011000001000000000000000000101111110101000110000000000
000000000000001111000000000111011100100100110000000000
110000001011000000000000010011000000000000000100000000
010010001100100011000011110000100000000001000000000000
000000000000000001000000000000000000000000100100000010
000000000001000000000000000000001000000000000000000001
000000000000010011100010100000000000000000100101000000
000000000100100000000111100000001000000000000000000100
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000110000001100000001111001010111101010000000000
000010000101011011000000000001000000101000000000000000
000001100110000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 17 16
000100100000000111100000000000000000000000000000000000
000011100000000000010000000000000000000000000000000000
011100000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000000000000000111000000000000000000000000
110000000000000000000000000000000000000001000000000000
000001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000010100011010000000000000000000001000000100100000000
000001000000100000000000000000001000000000000100000000
000000000010001000000000000111011100101000000000000000
000000000000001011000010000000010000101000000010000000
000000000000000001000111101000000000000000000100000000
000001000100001001100000001111000000000010000100000000
010001001100000000000110111000011100110010100000000100
100010000001000000000010101111001000110001010000000000

.logic_tile 18 16
000001000110010111100000010000011000000100000000000000
000000100000000000000011010000000000000000000000000000
011101000000000011100000001101011000000111000000000000
010000100111010000000010110101111010011111000000000000
010010101000000000000011111000000000000000000101000000
010010000110001001000111101101000000000010000000000000
000000000000100000000011101111100000111001110010000000
000000000000000111000100001111101011010000100001000000
000000001010000000000000000111000000000000000000000000
000000000110000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000000000000000000001001010001011100000000000
000011000001011011000000000000001011001011100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000111110111000000000010000010000000

.logic_tile 19 16
000010100000000000000111100000000001000000100100000000
000000000000000000000000000000001011000000000100000000
011000001000000000000000001000000000000000000100000000
000010000000000000000000000111000000000010000100000000
110010100000110000000000001001000001101001010000000100
010000001100110000000000001011101111011001100001100000
000000000000000111000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010000000000000010000001110000100000100000000
000000000000000000000011010000000000000000000100000000
000000000000101000000000011000000000000000000000000000
000010000001000001000010101111000000000010000000000000
000000000000000000000000001000000001100000010000000000
000000000000001001000000000101001100010000100000000000
010000001110101000000011110000000000000000000000000000
100000000000001001000111100000000000000000000000000000

.logic_tile 20 16
000000000000100101100010100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
011000000000000111000000010000011110000100000000000000
000100000000000000100010100000000000000000000000000000
000000000000110000000000001111001001010100000000000000
000000001110010111000000001001111110001000000000000000
000000000000100011100000000000000000000000000000000000
000000000000010000100011110000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110010000000111101111011010111010100100000000
000010100000000001000110001011001101110110100110000000
000010100000000001000000001001111011101011110100000000
000000100001000000000010000101011100010001110100000000
010000000000000001000000000011111110000110100000000000
100000000000000000000000000001101010001111110000000000

.logic_tile 21 16
000000000000000000000000000000011100000100000100000000
000000100000000000000000000000010000000000000100000000
011000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010010000000000000000010000000000000000000000000000000
110101000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000001000000000000000000000100000000001000100000000
000000001000000000000000010000000000000000000000000000
000010100000000000000011000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001100000100000100000000
100000100000000000000000000000010000000000000100000000

.logic_tile 22 16
000010001000000000000111110000000000000000000000000000
000011100000000000000111110000000000000000000000000000
011000100000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000110100000000000000000000000000000
110010100000001111000100000000000000000000000000000000
000000000000000011000011101101011010110100010101000000
000000000000000000100100001001101010111001110110000000
000100001010001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000100111000000000001011010110100010100000100
000000100001000000100000001001111111110110110110000000
000000000000000000000111110000000000000000000000000000
000010100000000000000011110000000000000000000000000000
010000001000000000000111001111101101101101010100100000
100000000000000000000000000011101001101110010101000000

.logic_tile 23 16
000000000000000001000000000111100000000000000100100000
000000000000000000100000000000100000000001000100000000
011000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000111000001000000000000000100000000
110000000000010000000100000000000000000001000100000000
000000000000000000000000000000001100000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000001101000000000000000000000000000100000000
010000000000000000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000011100000000000000000000100000000
000001100000000000000100001111000000000010000001000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
100010010000000000000000000000000000000000
000001010000000000000000000111000000000000
011000010000000000000000001000000000000000
000000010000000000000011100111000000000000
110000000000000000000000001000000000000000
010000000000001001000000001001000000000000
000000000001001011100111001000000000000000
000000000000001111100100000101000000000000
000010100000000000000000001111000000000000
000101000000000000000010001101000000000100
000000000000000001000111001000000000000000
000000000000000000000100001011001111000000
000000000000000001000000011000000001000000
000000000110001001100011010101001111000000
110000000000001111000010001000000000000000
110000000000000111100000000011001010000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 0 17
000001010001100010
000000001000000000
000000000000000000
000000000000001001
000010000000010110
000010110000010000
001000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000000000000000000000000000000100100000010
000000000000000000000000000000001101000000000001000000
011000000000000000000000001000000000000000000100000001
000000000000000000000000000111000000000010000001000100
000100000010000000000000010000001110000100000100000100
000100000000000000000010110000000000000000000000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000010000000001000000100110000000
000000000000000000000011000000001100000000000000000011
000000000000000001100000010000000001001111000100000101
000000000000001001000011000000001100001111000000000000
000001000000001000010000001000000000000000000110000001
000000000000011011000000001011000000000010000000000010
110000000000001000000000000000000000000000100000000000
100000000000000011000000000000001011000000000000000000

.logic_tile 2 17
000100000000001001100000010011111000010001100000000000
000100000000001111000011110011001000110010110010000000
011000000000001001100111010011011100010101010000000000
000000000000000101000111100000100000010101010000000000
110000000000000111000111100001111011000001000000000000
110001000000000000000011100101011001010010100000000000
000000000000001101100000000000000000000000000000000000
000000000000000001100010010000000000000000000000000000
000001100000001111000000000000001101001100110000000000
000001000010100101100010110000001101001100110000000000
000000000001011001100000000000000000000000100100000000
000000000100101001100010110000001011000000000000000000
000001000000000000000111010111011000001101000000000000
000000100010000000000110001101111001001111000000000000
000110000001010000000000000101111001000000010000000001
000100000000100000000000000001001010010000100000000000

.logic_tile 3 17
000000000000000001000010100000000000000000000000000000
000000000000000000000010011001000000000010000000000000
011000001000000111100000000000000001000000100100000000
000001000010000000000000000000001011000000000000000000
010001001010000001100111100101011101010110000000000000
110010100000000001000100000011001011111111000000000010
000000000000000001100111110111101010000010100010000000
000000001000000000000111011011001110000110000000000000
000000000000000000000011100001001111010000000000000000
000000000000001101000111100111111010100001010000000001
000010000000000111000000001011101001101010000000000000
000000000000001001000000000001011111010111100000000000
000000000000000001000000010001000000000000000100000001
000000000000000111000011100000000000000001000000000000
000000000000000001010000010011000000000000000100000000
000000001000000000000011000000100000000001000000000010

.logic_tile 4 17
000001000001001001100000010011001100011100000000000001
000000100000000011000011100000011000011100000000000000
011010001010000011100111010001101001011110100000000000
000000001100001001100011000111011001011101000000000000
110010100000001111100000010001001010000001010001000000
010000000000000011100011011111000000101001010000000000
000100000001001000000111110000000001000000100100000000
000000000100000001000010110000001010000000000000000000
000000000000000111100111000000001010000100000100000000
000000000000000000100011100000010000000000000000000000
000000000000000000000000001111011101010111100000000000
000000000000000001000000001111001110001011100000000000
000000100100000011000111000101101011010000100000000000
000001000000000001000100000101101110000000100000100000
000010100001011001100000011101111001010111100000000000
000001000000100011000011000001111110001011100000100000

.logic_tile 5 17
000000100000000000000010010011100000000000001000000000
000001000000000000010111110000100000000000000000001000
011000000000010111100000000000000001000000001000000000
000000000000000000010000000000001111000000000000000000
010000000001010000000111000101000001000000001000000000
110000000000000011010000000000001010000000000000000000
000101000000110111000000000000000001000000001000000000
000010100001111111000010110000001100000000000000000000
000010001010001101100010111101101000010001100110000000
000000000010001001100011000011101111100001010000100010
000000001100000001000011000111111101010111100000000000
000000000000000001000010000011011010001011100000100000
000000000000010000000010000001101001010111100000000000
000000100000000000000000001001011111001011100000000000
000100001110001001000010010011001101000011100000000000
000100000000001101000011001011011110000001010000000000

.logic_tile 6 17
000100000000000000000011110001100000000000001000000000
000000000000000000000011000000100000000000000000001000
011010100001000011100111000011100000000000001000000000
000000001010000000100010110000101111000000000000000000
010000000000001000000000000000000000000000001000000000
010000000000000011000010010000001110000000000000000000
000001000000110011100010010011100000000000001000000000
000010000000010000000010100000101010000000000000000000
000000000001000000000000000001100000000000001000000000
000000000000010000000010000000000000000000000000000000
000010000000100000000110100111101000010001100100000000
000001000001000000000110000111001001100001010000100000
000000001110101001000000000111111011011111110000000000
000000000001011101000010011011111001001001010001000000
000010100011010001000000010101111011010110110010000000
000001000000000000000011011101011101100010110000000000

.logic_tile 7 17
000001000000000111000000011101001110101100000000100000
000010000000000111100011111001101000001100000000000000
011000000110101011100010110111111010101000000000100000
000000001100010001000110100111110000010110100000000000
010100000000100101000011101101101011001111110000000000
110101000001010001000011100101101000000110100000000000
000000100001000111100010010001001100111011110000100000
000001000100000000100111111011101000100011110000000000
000001001110000000000011100000011000000100000100000000
000010000000000111000010010000010000000000000000000000
000000000001000000000010001000000000000000000100000000
000000000000100000000000001111000000000010000001000000
000000000000001001110000010000011000110000100000000010
000000000110001101100010000111001010110000010010000010
000010000000000000000111001011000000010000100000000000
000001000000000000000010011011101111110000110000000000

.ramb_tile 8 17
100100000000001000000111110000000000000000
000100010110001101000011000101000000000000
011000000110101000000110000000000000000000
000000000110001101000100001001000000000000
010001100000000111000000000000000000000000
010010100000000000000011100001000000000000
000100001000000111100000001000000000000000
000110101101001111100000001001000000000000
000000000000000111100000001111100000000000
000000100000000001000000000001100000000000
000000000001010000000111101000000000000000
000000000010000001000100001011001100000000
000001000001010000000000000000000001000000
000000001110000000000000000011001100000000
010000000001000000000000001000000000000000
110010100110100000000010110101001011000000

.logic_tile 9 17
000010000000001111100111010001100001000110000000000000
000000001000001111000110001001101000000000000010000000
011000000000001111100111111001011001110100000000100000
000000001101010011100011100101111001110000000000000000
000000000000000001110000001000001110011110100100000000
000000000000101011000010000111011111101101010100000000
000110001011111111100010101101001110000000000100100010
000011000000110011000100000001011001000001000111000001
000000000001000000000010001011011101000110100000000000
000000001000000000000011111011101010001111110000000000
000000100001001101100000000011111010000111010000000000
000001001100000001100010000111011000011111100000000100
000010000110000000000010010101011100001111110000000000
000001000000001001000010000001101101000110100010000000
010010100111010111000000000000000000000000000000000000
100001000100000000100000000101000000000010000000000000

.logic_tile 10 17
000000100000000000000000000000000001100000010000000000
000000000000000101000000001111001010010000100011000000
011010100000000000000011000101011001010110100001000000
000001000001000000000011101111111110010110110011100010
000000000000000111000110100011100000000000000100000000
000101001010101001100000000000000000000001000010100100
000000000000000111000111000000000000000000100100000000
000000000110000000000111110000001010000000000001100010
000000000000000011100000011111100000010110100000000000
000010100000000000000011110111100000000000000000000010
000000101010010111100000011101011010101000000000100000
000010100000000000000011011001010000000000000000000000
000000000000000000000111110000000000000000000100000100
000000000000000000000110001011000000000010000001000010
000100100000001011000000011001011100001000000000000000
000001100110000001000010001101011100101001010000000000

.logic_tile 11 17
000100000000000001100110001001111010101000010000000000
000000000010000000000000000101001101111000100001000000
011010001100000111100010110111111000110000100000000000
000000000001000000100111001001011010010000100000000000
110000000000100101100010000001011010111011110000000101
000000000001000011100110010000011010111011110010000001
000000000001000101100110101111001010010111000010000000
000000000000100011100011111001111011111111000000000100
000000000010010011100110110111100000010110100100000000
000000000000000000100110110000100000010110100001000000
000000000000000000000000000111100000010110100110100000
000000000001010000000000000000100000010110100001000000
000100000000000000000111101011001110111110100010000010
000000000110100000000110001101110000101001010000100010
000010001000000111000010000000000000010110100100100000
000001000111010000000110010011000000101001010000000000

.logic_tile 12 17
000010100001010000000111001000000000010110100001000010
000000001000100000000111000101000000101001010000100000
011001000000001000000111000111000000000000000100000000
000010000001011101000100000000100000000001000001000010
000000001010101000010110000000000000001111000001000000
000000000001011101000000000000001011001111000001000110
000010101010001001100000000111100001011111100000000100
000000000000000111000000001001001001000110000000000000
000000000000000101100111000111101001010111000000000100
000000000000100000100000000000011101010111000001000000
000000100000000000000000000000011110001011100000000110
000001001100000000000010101001011100000111010000000000
000010001000000000000011101011001010001011100000000000
000001000100000000000000000001101001101011110000100000
000010100000001101000010100000000001000000100100000010
000001000001011101000000000000001010000000000000000010

.logic_tile 13 17
000000000000001000000111010000000001100000010000000000
000000100001011001000111101011001100010000100000000010
011000000000011111000000000000001010000111010000000100
000000000000000111000000000101001100001011100000000000
000000000000101111000110001111001001000110100000000000
000000001111011111000110111101011000001111110000100000
000000000000000111100110000101100000000000000100000000
000000100000000011000100000000000000000001000000000010
000001001111000011000000000101001010000010100000000010
000000100000100000000010001101010000101011110011000010
000000000010000000000000001000001111111001000000000000
000000000000001001000000000001001010110110000000000000
000000100000000111100000000101011110110100010001000100
000011101110000001100000000000011000110100010000100100
000000100000001000000000011000001000111001000001000101
000011100001011101000011000111011010110110000010100001

.logic_tile 14 17
000010000001001101100110100000011000000011110000000100
000000000000111111000000000000000000000011110011000001
011100000010000111100000001001011000010111100000000000
000000001010000101100000001101001010000111010000100000
110110100001100000000111101101111110101001010000000100
110000000100110111000111110111010000000001010000100000
000000000000001000000000000000000000100000010000000010
000000100000000001000010101001001101010000100000000000
000110100000100000000011100011101010000010100000000000
000101000000000000000000001101110000000011110000000000
000000001000100000000010001000000000000000000100000000
000001000000000000000000000111000000000010000000000010
000000001100000111100111100000000000000000000100000000
000010000000000000100000000111000000000010000000100000
000001000000000001000000000000000000010110100000000000
000010100000000111000010100001000000101001010010000000

.logic_tile 15 17
000000000010000000000000000011101100110001010000000001
000000000000000000000010010000111101110001010000000000
011101001010000000000111100111000000100000010000100000
000000100001000000000100001011101100111001110001000000
010000001000000000000010100111001101101000110000000000
000000000000000000000100000000011111101000110001000000
000000000000000000000000000000000001000000100000000000
000000100110100000000010110000001110000000000000000000
000000000000000101100110110011000001100000010000000000
000000001100000101000010100011101100110110110000000010
000010100000001000000010101101000001111001110001000010
000010000001010101000000001101101110010000100001000010
000001000000001111000010100000011000110000000010000100
000010100000000101000000000000011001110000000000000000
000011000110000000000110000000001110000100000100000010
000010100001001101000100000000000000000000000000000000

.logic_tile 16 17
000001000001010000000000000011001110111010100100000000
000000000000000111000010100101001101111001010100000000
011000000001011000000000011011011100110110010100000000
000010000000101111000011011011001110111001010100000000
000000000000000001000111010111001011001111000100000000
000000100000001111000010010001001010001110000100000000
000100000000001011100111001000001010000110100100100001
000000000000000011000111110011011111001001010100000011
000000000000010111100000010101101111111010100100000000
000000000000000001010011111111101101110110100100000000
000001000000001111100110101111101000010111100000100000
000000000000000011000111100101011011001011100000000000
000000000000000111000111011111101111111010100100000001
000000001110000011000010111001001011111001010100000000
010010100000101001000000000111011001000011110100000000
100000101001011011100010000111001111000001110100000000

.logic_tile 17 17
000010000000010000000110100000000000000000001000000000
000000000001100000000010010000001011000000000000001000
011100000110001000000010110001100000000000001000000000
000000000000101011000111010000101111000000000000000000
010000100001000000000011100011100000000000001000000000
010001000000000000000000000000101101000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000001100110000000000000010001101000100000010110000001
000111000000000000000011100111101111100010110010000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010001000110110000000000000000000000000000
000000100100000000000011100000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000100000000000000000000000000001001000000000000000000

.logic_tile 18 17
000000000001010001000000000000000000000000000000000000
000000100100100000100000000000000000000000000000000000
011000000000000000000111100000000001000000100100000000
000000000000000000000000000000001101000000000000000100
110000000001010011000000000001000000000000000100000000
010100000000000000000000000000000000000001000010000000
000000000000000000010010000000001010000100000100000000
000110100000100000000000000000000000000000000000000000
000010000000000000010000011000000000000000000100000000
000000000000000000000011001101000000000010000000000000
000100001010000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000100000000000000000001100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000011000111100000000000000100000000
000000000000000000000000000000100000000001000010000000

.logic_tile 19 17
000010000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
011000000000001000000000000011011110010010100010000000
000000000001011111000000000101001101000010000000000000
010000101000000000000011100000000000000000000000000000
110001000000000111000000000000000000000000000000000000
000000000000101000000111000000000000000000000000000000
000000100000000111000100000000000000000000000000000000
000010000000001000000010001101101100010110100000000000
000000000000001001000000000001010000010101010010000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000001010100011100000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
011010100000010000000011100000000001000000001000000000
000000001100001111000010110000001001000000000000000000
110000000101001000000000000101100001000000001000000000
110100000000000101010000000000101011000000000000000000
000000000000000000000111100011000000000000001000000000
000000000000000000000011100000000000000000000000000000
000011000000000000000000001111001001100000010100000001
000010000000000101000000001001101101100010110000000100
000000000000000000000111010000011001111000100100000001
000010000000010001000011101111001101110100010000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000110100000011110110100010100000001
000010100000000000000000001111011010111000100010000000

.logic_tile 21 17
000001000000100000000000000000000001000000001000000000
000010001111011101000000000000001010000000000000001000
011001000000000000000000000000000001000000001000000000
000000100000001101010000000000001011000000000000000000
010000001010000111100011100101100000000000001000000000
110000000000000000000011100000000000000000000000000000
000000000000001111100110100011000000000000001000000000
000000000000001011100011100000101011000000000000000000
000000000000000000000000000111100000000000001000000000
000000101000000000000011110000100000000000000000000000
000100000000000000000111100001000000000000001000000000
000000000000000000000111110000000000000000000000000000
001000000000000000000000000011101001101001110100000100
000000001011000000000000000101101011000000100010000000
001000001100000000000000001001111100111101010100000000
000000000000000000000010001011010000101000000001000000

.logic_tile 22 17
000000000000000000000011110000011010000100000000000000
000000100000000000000011000000000000000000000000000000
011000001010000000000111100011100000000000000110000000
000000000000000000000000000000100000000001000100000000
010001001000000001000000000001111011000000010000000000
010010000000000000000000000101111011010000100000000000
000000000000001000000010010000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000001110000000000000000111100000000000000110000000
000100000000000000000000000000000000000001000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001000000000000000000000011010000100000100000000
000000000110000000000000000000000000000000000100000000
010000000000001000000000000000000000000000100100000000
100110100000000011000000000000001001000000000100000100

.logic_tile 23 17
000000000100000111100000000000000000000000001000000000
000100000000000000100000000000001100000000000000001000
011000000000100111000000000000000001000000001000000000
000000000001010111000000000000001111000000000000000000
010000000001010000000011100011100000000000001000000000
110100001101010000000000000000001111000000000000000000
000000100000000000000000000111000001000000001000000000
000001000110000000000000000000001100000000000000000000
000000000000000000000111000011000001000000001000000000
000000000000000001000100000000101110000000000000000000
001001000000000011100000000000000001000000001000000000
000010100000001111000000000000001000000000000000000000
000000000000000111000011001001001001100001010100000000
000000000000100000000000000011001000100010010000100100
000000000001100011100000000000000000000000000000000000
000000001001110000000010000000000000000000000000000000

.logic_tile 24 17
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000100000011000000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000000000000000000010011100000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001001000000000000000000000000011010000100000100000000
000010000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000

.ramb_tile 25 17
100010100000001111000000001000000000000000
000001010001010111000011110111000000000000
011000000000001000000111001000000000000000
000001000000001101000000000101000000000000
110000000001010000000011000000000000000000
010000000000100000000000001101000000000000
000000000001001111100000001000000000000000
000000000010001111000000001001000000000000
000010000000000111000000010011000000100000
000001000001010000100011110001000000000000
000000000000000001000000000000000000000000
000001000000000000000000001111001000000000
000000000000010000000000010000000001000000
000000000000100000000011001001001000000000
010000000001000111000000011000000001000000
110000000100000000100011101111001100000000

.logic_tile 26 17
000010000001000000000000000000000000000000000000000000
000101000000100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000001000000000000000000000000000000100000000000
000001001010000000000000000000001010000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000100000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000011000100
011000000000000101000010100011000000000000000110000000
000000000000000000100100000000100000000001000000000011
000110000000000000000111000000011010000100000110000000
000000000000000000000000000000010000000000000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000010110111000000000010000010000001
000000000000100000000000010000000000000000000110000100
000000000000001011000011011101000000000010000000000110
000000000000000000000000000011000000000000000100000011
000000000000000000000000000000000000000001000000000000
000000000000000000000000010001100000000000000100000001
000000000000000000000011000000000000000001000000000100
110000000000001000000000000000000001000000100100000101
100000000000001011000000000000001001000000000000000100

.logic_tile 2 18
000001000000000011100000000000011100000100000000000000
000000100110000000000010010000000000000000000000000000
011000000000000000000011100000000000000000000100000000
000000000000000000000100000111000000000010000010000000
010001000000000000000011111011101100000100010000000001
110010100110000000000011101111001100100010000000000000
000100000000000000000110010001001100010001000000000000
000000000000001111000011101101111101000100010000000000
000000000000000011100011010001011011100001000000000000
000000000000001001000010010111001110010100000000000000
000000100000001001100010100000011010101000000000100000
000001001100001011100110111111010000010100000000000000
000000000101001011000010100101111001000000000000000000
000000000110101011000111011111111101001100110000000000
000000000000001101000110001011111111100000000000000000
000000000000000001000100001011001110100000110000000000

.logic_tile 3 18
000000000000000111100010100000011110000100000000000000
000000000000000000000100000000000000000000000000000000
011000000000011111100000010001100000000000000100000001
000001000010001001000011100000000000000001000000000000
110100000000001111100110000000000000000000100110000000
010100000000100101100100000000001011000000000000000000
000010100001001001100110001101011010000000000000000000
000001000000100001000000001111011001110000000000000000
000000000000001011100110010011000001011001100000000000
000000001000001011000011000000001111011001100000000000
000000000001010000000000000111000001100110010000000000
000000000000000111000000000000101000100110010000000000
001100000000000000000011101011011011000000000000000000
000100001000000000000100000101101100100000000000000000
000000000000000000000011100011011000000000000000000000
000000000000001001000011110101011000001100110000000000

.logic_tile 4 18
000100000000001111100000010101111110010111000000000000
000101000000000111100010000000001000010111000000000000
011000100001001000000111001011111010000110110000000000
000000000000001011000111111101101111001010110000000000
110000000001010101000000001001111101010001100000000000
110000001000000111100000000011111001110001110000000000
000000000000001001100000011001001000111110000000000000
000000000000000001000011101001011010010101000000000000
000000000000011000000000001000000000000000000100000000
000001000000000111000011110001000000000010000000000000
000000000000001000000010110011001010101000000000000000
000000000000000001000110001111001110111001110000000000
000000000000111000000111100111101011001011100000000000
000000000000000001000011100000001111001011100000000000
000000000000000000000010101011000000000110000000000000
000000000100001001000100000111101000011111100010000000

.logic_tile 5 18
000000000000000011000011100000000001000000001000000000
000000000000000011100011110000001000000000000000001000
011100000000001000000000010001000001000000001000000000
000101000000001111000011000000001100000000000000000000
010000000000100000000011100000000001000000001000000000
110000000001010001000100000000001100000000000000000000
000001000001000000000000000000000000000000001000000000
000000101110000000000010000000001001000000000000000000
000000100000010001000000000111100000000000001000000000
000101000011100000000000000000101000000000000000000000
000000100001010011000000010000000000000000001000000000
000001000000100011100010110000001010000000000000000000
000101100000100000000000000101101001001001000100000000
000000000111010000000000001001101111001011100000100000
000000000000000000000011000011111000011110100000000000
000000000000000000000010010001111100101110000000000100

.logic_tile 6 18
000101000001000011100000000000001110000100000100000000
000110100100000000100011110000000000000000000001000000
011000000000000001110010100011001111000111010000000000
000000000000000111000111101011011011010111100000000000
010010100001010101100111101111111000111101010000000000
110001000000000000100111100111110000010100000000000000
000100001110000111000000011011111000010100000000000000
000100000100001101000011110101111111101100000000000000
000001000010000001000011011001101010100000000000000000
000010100110000001000011101111011101010110000001000000
000000000110100000000111001111101001010110100000000000
000000000001000000000111111001011110011001010000000000
000000000011001001100010010001000000010000100000000000
000000001100100011000010000101001110110000110000000000
000000000000000111100011000101111001010111100000000000
000000000000000111000010000011001101000111010001000000

.logic_tile 7 18
000100001101100000000111100111100000000000001000000000
000000000000110000000100000000000000000000000000001000
011011000000000111100000000111100000000000001000000000
000011000000000011000000000000100000000000000000000000
110000000001000000000000010101000000000000001000000000
110000000000000000000011100000100000000000000000000000
000010101000001000000000000001100000000000001000000000
000000000000001111000000000000001101000000000000000000
000000000000000101010110110001000000000000001000000000
000000000000000000100111000000100000000000000000000000
000010101001010000000000001011001001000000100110000000
000000000110000000010000000001101010010110110000000000
000000001110000000000011100000001110000011110010000000
000000000000000000000110110000010000000011110010000000
000101001110000000000111000000000000010110100001000001
000010000100000001000000000011000000101001010000000000

.ramt_tile 8 18
100000010000000111000000001000000000000000
000000010110100000100000000001000000000000
011000011001010001000110101000000000000000
000000111100001111100000000001000000000000
010000000001010000000111011000000000000000
110000001000100000000010110101000000000000
000010001010000111010000001000000000000000
000000001100000000100010001101000000000000
000000000001010111000000001001100000000100
000000001110000000000000000011100000000000
000000000001010000000000000000000000000000
000000100000001001000010011111001011000000
000001000000000001000000001000000000000000
000000100011000000000010011011001110000000
110011100111010111100000000000000000000000
110001000000100000100000000011001000000000

.logic_tile 9 18
000101100000101000000000010101100000000000001000000000
000111000001011101000011010000000000000000000000001000
011000100000010000000010100011000000000000001000000000
000001000000001111000000000000100000000000000000000000
010010100100000001000000010000000000000000001000000000
010000000001000000000011000000001110000000000000000000
000010100000001000000000000000000001000000001000000000
000010000000001111000011100000001011000000000000000000
000100000000101000000000010001100000000000001000000000
000000000001010101000011010000101000000000000000000000
000110000000010111100000000101000000000000001000000000
000100100000000000000000000000000000000000000000000000
000000000000000011100111001011101000000000100100000000
000000100000100000100111110001001111101001110001000100
000000000110010000000000000011000000101001010000000000
000000000000100000000000001111001011000110000000000000

.logic_tile 10 18
000100001000000000000011111000000000000000000000000000
000000000001000000000111011101000000000010000000000000
011000000000000101000111101111000000101001010000000000
000000000000010000100000001101100000000000000001000000
010000000001110111000010100000011000110000000000000000
000000000001010000000000000000001111110000000000000000
000000000101010000000110000111000000100000010000000000
000000000000100000000110100000101110100000010000000000
000000000001010000000000000000000000100000010000000000
000010100000000000000000001111001011010000100000000001
000010100000000000000000000101000000000000000100000000
000001000110000000000000000000000000000001000001000000
000000000110000000000110000000000000000000100100000000
000000000000000001000100000000001001000000000001000000
000000000000000000000000001000000000100110010000000000
000000000000000000000000001001001001011001100000100000

.logic_tile 11 18
000000000000101000000111100001111010010111100000000000
000000000000000001000111101001111101000111010000000000
011001000000000000000111100001001011011110100010000000
000000101010001111000100000111111010011101000000000000
110100000000100000000111110111100000000000000100000000
110100000001001111000011100000000000000001000000000000
000000001011001000000000010000011100100001010010000100
000000000110100001000011000011011011010010100001000000
000001000000000001000000010000000001000000100100000000
000010101000000000000010000000001000000000000000000000
000001100000000000000000010000000000000000000100000000
000011000000000001000011111111000000000010000000000000
000000001111011000000111001001011010010111100000000010
000010100000000111000110010111111001000111010000000000
000000000000000001100000000001011100000001010000000000
000000000000000001000000000101000000101001010000000000

.logic_tile 12 18
000100000000000111000110101000011011101000110000000000
000000000000000001000100000111011000010100110000000000
011001000110101101100010110001011011011100000010000000
000010001110011111100110000111011000001000000000000000
000000100000001111000111100001011010101001010000000000
000001000000001111100100001111010000101010100000000000
000010001000111011100111100000011000000100000100100001
000001001100100111100011100000010000000000000000000000
000000000000000000000000000011111010101001010000000000
000000000010000000000000001101110000010101010000000000
000001001100100000000011100101000000000000000100000000
000000100001010000000000000000000000000001000001000000
000000000000001111100011001101111001011111110000000001
000000000110000111000000000101011111000110100000000000
000000000000010111000011100101001110000110100000000000
000000001000000000100100000101001001001111110000000010

.logic_tile 13 18
000010001010000111000111010001100001000000001000000000
000000000000000000100110100000001111000000000000000000
000000000000001101000000010101100000000000001000000000
000000000010000101000011000000001010000000000000000000
000100000001001000000110100011001001001100111000000000
000010100000000101000011100000101000110011000000000000
000000000001000001000000000001001000001100111000000100
000000000000001011100000000000101000110011000000000000
000000000000100000000010000101101001001100111000000010
000000000111000000000100000000001001110011000000000000
000000000001011000000000000101001000001100111000000000
000000100000101011000000000000101011110011000000000000
000000000000000000000000000001001001001100111000000000
000000100010000000000000000000101100110011000000000000
000010000000000101100010000111101001001100111000000000
000000000001000111100100000000001110110011000000000000

.logic_tile 14 18
000001000001001111000010001001011000000110100000000001
000000100000000111000000000001011000001111110000000000
011000000001001111100110101000001101101100010000000001
000010001010101001000110010001011010011100100011000000
010001000110000000000111111000011110101000000001100000
110010100000001001000011111001000000010100000000000000
000000000000000000000000001011100000100000010011000000
000000100000000001000000000101001010111001110000000100
000000000000001000000000000000001111101100010001100001
000000000000000011000010110011001111011100100000100000
000000000001100000000000000000000000100000010000000000
000000000010111101000000001001001000010000100000000000
000000000000000101000000001101100000111001110011100000
000000000000000001100000000001001110010000100000100001
000001100001011000000111100000000000000000000100000001
000011000000001011000000001101000000000010000000000000

.logic_tile 15 18
000010000000000111100010000001011000101000000000000010
000000000000000000010000000000100000101000000000000000
011000001000000111110011100000000000000000000100000010
000010100100000000000100001011000000000010000001000000
000010100000100000000110000000001010000100000100000110
000000000000010000000110100000010000000000000000000000
000000100010010111000110000000011011000011000000000100
000000100000000000100100000000001100000011000001100010
000000000000000000000111000000011000111000100010000000
000000000000000000000000001101011110110100010000000000
000000000000100011100000000101101011101000110010000000
000000000001010000000000000000111111101000110000100000
000000000000000101100000000000001110000100000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000000000010000000000000000100100000001
000101000111000000000010100000001000000000000000000000

.logic_tile 16 18
000000000000000111000010100101111010111101110100000000
000000001010000111000000001011011111101000010101000000
011000000110001011100010000101001101111101110100000000
000000000001011011000111011001001001101000010100000001
010000000000001001000011100000011110000100000000000000
110000000000001101100010000000010000000000000000000000
000000000000000001100110110001011000111000100100000000
000000000000011001000111011001001000111101010110000000
000000100111000000010000001101001000101001010000000000
000001000000100001000010000101010000101010100001000000
000000001010001000000000000011101101110001010100000000
000000000000000011000010001111111110110011110100000000
000001001110000000000111001001001011111101110100000000
000100001010000000000111101101111100010100100100000000
010000000000001011100000010001111111111101110110000000
100010100001011111100010101001101000101000010100000000

.logic_tile 17 18
000110100000100000000000000000000000000000000000000000
000000000010010000000000000000000000000000000000000000
011100100000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100001001000000010000000000000000000000000000000
110000001110101111000000000000000000000000000000000000
000000000000000011100000000111111011010110100011000000
000000000000001111110000000101001000000110100000000001
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000001000000001011100000001001000000000000
000000100000100011000000000101001110101001010000000000
000010100000000000000000000011100000000000000100000000
000001000000000001000000000000000000000001000000000000
000010100000000001000000000000011100110000000010000000
000001000000000000000000000000001110110000000000000111

.logic_tile 18 18
000000000001010000000000000000000001000000001000000000
000000001010000000000000000000001000000000000000001000
011000000000001111100110100111100000000000001000000000
000000000000001111100000000000001011000000000000000000
110000100001010001000000010011100000000000001000000000
110001000100000000000011110000101100000000000000000000
000000000000100101100000000111100001000000001000000000
000000000001000101100000000000001110000000000000000000
000000000110001000000000000001100000000000001000000000
000010100100000111010000000000000000000000000000000000
000100000000000000000010001101001001100000010100000000
000100000000000000000000001001001010010001110000000001
000010001010000000000010001000000000000000000000000000
000000000100000000000000000101000000000010000000000000
000001000000100001000000000000000000000000000000000000
000010100001000001000000000000000000000000000000000000

.logic_tile 19 18
000000100000000111000011100011000000000000001000000000
000000001001010000100111100000000000000000000000001000
011000000010000111000010100101100001000000001000000000
000000000000000000100111110000101000000000000000000000
010000000001001111100000000000000000000000001000000000
010000000000000111000010110000001101000000000000000000
000001001100000000000111000101100000000000001000000000
000000000000000000000100000000101101000000000000000000
000010000000000111100010000101000000000000001000000000
000011000110000001000010000000000000000000000000000000
000000001010011000000000001101001001101001110100000001
000001000000101011000000001001001110000000100000000000
000001000010000000000000000001001011101000000111000000
000010000000000000000000000101111100110100010000000000
000010000000100000000000001001101100100000000000000000
000011000000000001000010111111101000110100000000000001

.logic_tile 20 18
000001000000000000000000010111100000000000001000000000
000100000110000000000011010000100000000000000000001000
011000001010000000000000000101000000000000001000000000
000000000000000000000000000000001101000000000000000000
110010100000001011100000010101000000000000001000000000
010001000000001111000011100000000000000000000000000000
000001000000101101000111000001000000000000001000000000
000010100000001111000000000000100000000000000000000000
000010101001010000000010000101000001000000001000000000
000000000110000000000010000000101011000000000000000000
000000000000100000000000000000000000000000001000000000
000000000001011101000011100000001110000000000000000000
000000000010011000000110101101101001101001110100000010
000000000110000101000000000011001101000000100000000001
000000000000000000000000011111011010111101010100100001
000000000000000000000011000101100000101000000000000000

.logic_tile 21 18
000100000001000000000000000000000000010110100000000010
000000000100110011000000001101000000101001010011100101
011100001100000111100111100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000010000000000111100101011001111000000000000100
010000000000000000000011110001101100010000000000000000
000001000000000000000010100000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000110100000000000000000000000011000000100000100000000
000000001010000000000011110000010000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000001011010000000000001101011001000001110000000100
000000000100000000000000001101101110000000100000000000
010001001110001001100000000000000000000000000000000000
000010100000000011100000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001000010001101011100110110010101000000
000000000000000001100010100001111110110110100100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000000001101010001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000101001011110110010100000000
100000000000000000000010010101011111111001010101000000

.logic_tile 23 18
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000100000000000000000001100000000000000001000000
000000100000000000010010110000100000000001000000000000
010000000010000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000010000000000000000000001000000100000000000
000000100001000000000000000000001100000000000000000000
000010100000010000000000000111000000000000000100000100
000000000000100000000000000000100000000001000001000000
000000001110000101100000000000000000000000000000000000
000000000010001111100000000000000000000000000000000000
000010001000100000000000001000000000000000000000000000
000001000001000000000011010011000000000010000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000110100000000000000000000000000000
000110000000000000000000000000000000000000000000000000
011000100000000000000000000000000000000000100000000000
000000000000010000000000000000001111000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000111010000000011110000000000000000000000000000
000000001110000000000011000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001001000000000011000000

.ramt_tile 25 18
100000010000000101100000001000000000000000
000000010000000000000000001101000000000000
011000010001000000000111000000000000000000
000000010000000000000100000011000000000000
110000000000000000000110010000000000000000
110000001110000000000111100111000000000000
000000100000000111100111100000000000000000
000000000000000000000100000001000000000000
000000000000001001000111100111100000000000
000000000000001011100100001101000000010000
000000000000000000000000001000000000000000
000000000000000000000011101001001011000000
000000001000000111000111101000000000000000
000000001100001001000000001011001100000000
010000000000000000000000000000000000000000
110000001000001111000000000111001101000000

.logic_tile 26 18
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000001100000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000100000000000010000000000000000001000000000
000000000000000000000011010000001011000000000000001000
000000000000001000000010100011101010001100111000100000
000000000000001011000000000000010000110011000000000000
000000000000000000000010000000001000001100111000100000
000000000000000000000010100000001001110011000000000001
000000000000000001000000000101101000001100111000100000
000000000000000000000010100000000000110011000000000000
000000000010000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000100000
000000000000000000000000000000001001001100111010000000
000000000000000011000000000000001011110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 2 19
000000000000001011100010111111111010100000000000000000
000001000000011001100010000001111100000000000000000000
011010100000001001000111000001001010011101000000000000
000001001010000001100000000001001011101101010000000000
000000000010000001000011110001111000010111100000000000
000000000000000000100011100111011011001011100000000000
000000000000001000000010000001011010100000000000000000
000000000000000101000010101001111100000000000000000000
000100100000000001100010001011101100010001000000000000
000001000110000001000110111111011111000100010000000000
000000000000000101000000010000001100000100000100000001
000000000000000000100011010000010000000000000000000000
000000100001000001000010000101111111010001000000000000
000001000000110000100000001011001101000100010000000000
110000000000000000000010110000011110000100000101000000
100000000110000001000110000000010000000000000000000001

.logic_tile 3 19
000001000000000000000011110111111010100000000000000000
000000000000001111000010000001001011000000000000000000
011000000000001011100110100111111001010100110000000000
000000000000001111100011100011101101011000110000000000
110000001100000001000110101001111111100000000000000000
110000000000000101000000001001111100110000000000000000
001000000000001111000010001111111100011101000000000000
000000000000000001100010101001011001101101010000000000
000000100000001001100011000111011001010001000000000000
000000000000000001100011111011001011001000100000000000
000010100000000001000111001011001000111000110000000110
000000000010001101100010001101011101110000110001100000
000000000000000011100010000011101011010111100000000000
000000000000000001000100000111001010001011100000000000
000000000000001011100010110101000000000000000100000000
000000000000000101010110000000000000000001000000000000

.logic_tile 4 19
000000100001000101000000001001001010000001000001000001
000010001000001111000010011101001110001011000000000000
011000000000000111000111000101101000010110100000000000
000000000000000111000100000011010000010101010000000000
110000000000000101100010100111111101001000000010000000
100000000000001101000010111101111110001110000000000000
000000000000000011100010010111101101111001010000000000
000000001100001111100111111011101110111000100000000000
000100000001001101100111100101011000000000010000000000
000100000000100111000010010001101111100000000000000000
000000000000000000000110000001100000000000000100000010
000000000000000000000000000000000000000001000000000000
000000100001010011100110000001100000000000000100000100
000000000000000000010000000000100000000001000000000000
000110100000000111000011101011001011110110000000000000
000101001100001111100110001101101010110101000000000000

.logic_tile 5 19
000100000000000101000000001111011101001011100000000000
000100000000100000100011011001001000101011010000000000
011000000000011111000000000000011010000100000100000000
000000000000100011000010100000010000000000000000000100
010000000000000011000011100011101011001111110000000000
110000000000000001100110001011011101000110100000000000
000100000000000111000111111001011111001111110000000000
000100001110000000100111010011111000001001010010000000
000000001000000111100000001000011010101000000000000000
000000000000000000000010000101010000010100000000000000
000000000001011101100000000111011100111100000010000100
000000000000100001100011110001001100111110000000000000
000100000000101101100000000001001100000001010000000100
000101000001001011100000000000000000000001010000000000
000100000000000011100111101111101010001111110000000000
000000000000000000000000000011001010001001010000000100

.logic_tile 6 19
000000000000000101000111011101011101000110100000000000
000000000000000000100011100011111001001111110000100000
011011000000001000000000000111011000000111010000000000
000011000100000011000011000000101001000111010000100000
010110100001000111000110100101111010010011100010000000
010100000000100000000110000000101111010011100000000000
000000100001110011000000010101001110000111010000000000
000001000000110011000011111101001101101011010000000000
000001000000000000000010101111000000110000110000000000
000010101000001111000111010101001011010000100000000000
000010100110100000000110100111111110001111110000000000
000001000001010001000100000001011011000110100001000000
000010100000001011100010000011101010000110100000000000
000001000110101011000000000011111101001111110010000000
000010100010000011100010001000000000000000000100000000
000000100000000000000010001111000000000010000000000000

.logic_tile 7 19
000000001110001101100110100011000000000000000110100000
000000000000000111100000000000000000000001000011000011
011000000000000000000111000000001100001001010000000000
000000000000100111000000001001011000000110100000000000
000001100000000001100000011000000001001001000000000000
000010100100000001000011000101001101000110000010000001
000000000000110011100000000011101010010110110000000000
000000000000010000000000000111001010011001110010000010
000100001000100011100010001011001010010111100000000000
000000000000000000000010000111111101001011100000000100
000001000000000000000000010001000001100000010000000010
000000000000000111000011010000001001100000010000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000000001000000000010000000000010
000000100000000011100000000000011000000100000100000000
000000000001000000000000000000000000000000000010100001

.ramb_tile 8 19
100000000000100000000000000000000000000000
000000010001000000000000000111000000000000
011000000110011000000010000000000000000000
000000000000001111000100000111000000000000
110001001100011001010000001000000000000000
010000100000011111100000001011000000000000
000001100110000001000000000000000000000000
000011001110000000100000001011000000000000
000001000000000101000010000111100000000000
000000000000000000000110000101100000000100
000100001000000000000000001000000000000000
000100001110000000000011101001001100000000
000001000000000111000000001000000001000000
000010100000100001000000000101001110000000
010000001001011111100000010000000001000000
010010100100001011000010010101001110000000

.logic_tile 9 19
000100001000001111100110001101101110000000100000000000
000010001110000011110011100111111100100000110000000010
011000100001010000000010110111011100000111010000000000
000011100001000000010111000011101011101011010000000000
110000000001000011100011101011100000100000010000000000
010000001000000000000010001111101001010110100000000010
000010100001010011100111010111111000000001000000000000
000000101101001001000111000111011111010110000000000000
000000000000010111000111101000001001101001000000000000
000000100000100001100110001101011010010110000000000000
000110100000001001000111000000000000000000000100100000
000100000000001011000100000001000000000010000001000000
000000000000001001110011000101111100001001010000000000
000000100000000011000011100001001110001001000000000001
000000001001010011000110000101001011010111100000000000
000000000000000000000000001011101001000111010000000000

.logic_tile 10 19
000100000010100011010000000001000000000000000110000000
000000000000000000000000000000000000000001000000000010
011011000000101001000000000101011001111110110010000000
000010000000010001100000000000001010111110110001100000
000000000000000101100000000011100000000000000100000000
000000000000000000100000000000100000000001000000000110
000010001101011000000011101111011101110100000000000000
000000000000000101000000000111101000101000000000000000
000101000000100000000011101001111111100000110000000000
000010000101010000000100001101001100000000110000000000
000010000000001000000111010111000000000000000100000001
000000000000000011000011100000000000000001000010000000
000000000001000001000111100011001110101010100000000000
000000000010100000000110000000110000101010100000000001
000000000111000000000000001011111101100000000000000001
000000100011100101000000000111011000101001010000000000

.logic_tile 11 19
000010100100000011100111110011000000000000001000000000
000001100000000000100011000000100000000000000000001000
011000000001001111100000000001100001000000001000000000
000001000001100111100011110000101110000000000000000000
010010000010000111000011000001001000001100111011100001
010000000000000000100000000000101111110011000001000011
000000000000000000000000010011001000001100110011100010
000000000111010000000011011001100000110011000000000001
000000000000000000000010110000000000100000010001000001
000000000000000000000010011101001010010000100000000000
000000000000000000000000001111001100000010000010000110
000000001000000000000000000111111101000000000001100000
000000000000000011100110000001000000000000000100100010
000000000000000000000100000000000000000001000000000000
000001101000000000000000001001101111001011100000000000
000010000001011101000000000001001011011111100010000000

.logic_tile 12 19
000000000000000011100010000011100000000000000000000000
000000000001010000000000000000100000000001000000000000
011000000001000000000000000011011000001111110000000000
000000000000100011000010100111111100000110110000000000
110000000000001001100111011000000001100000010000000000
110010100001001111000111110001001011010000100010000000
000010000000000111100010000000011010000100000100000000
000000000000000000100100000000000000000000000010000000
000100000000000111000000010101011110001001010000000000
000000000110000000100011000101111011001001000000000001
000010100000011000000111100111100000000000000000000000
000000000010000111000100000000000000000001000000000000
000000000000101000000010001001011110100000110000000001
000010100000000111000100001001101011000000110000000000
000000000000100101100000010000011100011100000000000000
000001000000011101100011000001001010101100000000000000

.logic_tile 13 19
000011100000000111000000000101101001001100111000000100
000010000001000000000000000000001010110011000000010000
000000000001011000000000000101101000001100111000000000
000000000000101011000000000000101000110011000000000000
000000000000000000000000000011001001001100111000000000
000000000000000000000000000000101000110011000000000000
000010000100001101100011100011101000001100111000100000
000000101100000111000000000000101111110011000000000000
000000000001010000000111100111001001001100111000000000
000000100000100000000100000000101111110011000000000000
000000000001000000000011000111001000001100111000000000
000000000010100000000010000000001111110011000000000010
000000100110100101100000000111100001000000001000000000
000001000001000000100010000000101110000000000000000000
000000000110000001000010010111100001000000001000000000
000000000110000000000111010000001101000000000000000000

.logic_tile 14 19
000000001100000000000011111000000000100000010000100000
000000000000001011000110000111001000010000100000000100
011000100001001000000000000000001011110000000000000000
000001000110000011010011110000011011110000000000000000
010010101100000000000011101101001011000011000000000000
100000000000000001000010001001011010000111000000000000
000000000000001101000111110101100000000000000100000000
000000000011001001000111110000100000000001000001000001
000101000001000000000000000101100001100000010000000000
000010000000100000000000000000001000100000010000000000
001010001000000111000000011000001000011100000000000000
000000000000000000010011000011011001101100000000000001
000000001010000000000000000000001110110000000000000000
000000101100000111000000000000001000110000000000000100
000000000001000011100000001001111100000010000000000001
000000000000000000000000000011011011000000000000000000

.logic_tile 15 19
000000000000000111100011010001011101110110000000000000
000000000000000000000110011101001110111010000000000000
011000000000101001100010101001101011010111100001000000
000000000001001001100000000111001000000111010000000000
110000101100001111100110010111111011010111100000000000
110000000000001011100010010101011010000111010000000001
000000000001100101000000010000000000000000000100000000
000000001010010000000010010101000000000010000000000000
000100000000000000000111101000011000101000000000000000
000100000110000000000100001011010000010100000000000001
000001100110110001100000000111101001010000110000000000
000011000000001101000010001011011111011001110000000000
000000000000000000000011101111001010000001010000000000
000000001110000000000111100011111011001001000000000000
000001000110001001000000010000000000000000100000000000
000000000001011011000011110000001001000000000000000000

.logic_tile 16 19
000000001010000000000011101001111110000101010000000000
000000000000000000000010011101111101000110100000000000
011100000101000011100010000111101110101001010000000100
000100000000001111110110011111110000101010100010000000
010000000000101111100110011011111111101110110000000000
010000001100010111000011000011101101101100010010000000
000000100000000101000110010000000000000000100100000000
000001000010000000100010100000001001000000000000000000
000000000000000000000111110101000001010110100000000000
000100000000000000000011011101101001100110010000000000
000000000001001000000011111111000000100000010011000001
000000000001010001000010000001101101110110110011100000
000001100000011000000110000111101011100100010000000000
000011000000101011000111100101001010110100110000000000
001000000000001000000011001011011000010100000000000000
000000000110000011000111101101101110000100000000000000

.logic_tile 17 19
000010100000100000000000010000000001000000001000000000
000101100110000000000011110000001101000000000000001000
011000000000000111000010110001000000000000001000000000
000000000010000000110011100000100000000000000000000000
010000000000000000000111100011000000000000001000000000
110000000000000000000100000000101101000000000000000000
000001000110000000000011000111000000000000001000000000
000100100000000000000100000000101110000000000000000000
000000000001010000000011100001100000000000001000000000
000000000000100000010111100000000000000000000000000000
000000000000000000010000001001101001100001010110000000
000000000000000000000011101111101001100010010010000000
000000000000000000000011100000000001000000100000000000
000000000000001111000100000000001011000000000000000000
000000000000001000000000011000000000000000000000100000
000100000110001001000010100111000000000010000000000000

.logic_tile 18 19
000000001100100000000000000000000001000000001000000000
000000000001000000000000000000001000000000000000001000
011000000001000001100000000011100000000000001000000000
000000000000000111100000000000100000000000000000000000
010010100110101000000010010000000001000000001000000000
110000001110011111000011010000001100000000000000000000
000100000000100000010000000011000001000000001000000000
000010100001010000000000000000001110000000000000000000
000000000000100001010000000011000000000000001000000000
000000000001010001000000000000001100000000000000000000
000000001100000000000000000000000000000000001000000000
000000000000000001010010000000001010000000000000000000
000000000000100000000000001101001001101001110100000000
000000000001000000000000001111101110000000010010000000
000000000000100001000110000000000001000000100000100000
000001000001010001000100000000001000000000000000000000

.logic_tile 19 19
000000000000011000000000000000011110000100000100000000
000000001010000111000000000000010000000000000000000000
011011000000000000000000010000000000000000000000000000
000011000000000000000011110000000000000000000000000000
110010100000000000000000001000000000000000000100000000
110000001010000000000000001111000000000010000000000000
000000000000000000000000000000001100000100000100000000
000000100000000000000010110000010000000000000001000000
001000100001000000000000001000000000000000000100000000
000000000100000000000010001001000000000010000000000000
000000001110000001000000001001011110101000000000000001
000000000000000001100010110011001111010000100000000000
000000000001010000000011110011111011000001010000000000
000001000000000000000011100001011101011111100000000000
000001000000000001100111110000011100000100000100000000
000010000000000000100010010000000000000000000000000000

.logic_tile 20 19
000000000000111000000011110001000000000000001000000000
000000001101110101000011110000100000000000000000001000
011001000000000000000000000011100000000000001000000000
000000000000000000000000000000101110000000000000000000
010000000000011000000000000111000001000000001000000000
010000000001101001000000000000001100000000000000000000
000010100000000000000000000111100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000100000111000011110000101100000000000000000000
000001000110000001100000000000000000000000001000000000
000110000001001001100010010000001010000000000000000000
000000001010000000000000000011101000100000010100000100
000001000000000111000000001011001000010001110000000010
000000000000000000000111000000000000000000000000000000
000000001000000000000111100000000000000000000000000000

.logic_tile 21 19
000000000000000011100000001001001100010000110000000000
000000000000000000010000000101011101100110110000000000
011000000000000000000111100101111011101010000000000000
000000000000000000000000000111101101010111100000000000
010000000000000101000011110000000000000000000000000000
110000000000000000100011000000000000000000000000000000
000100000000100001000111000101000000000000000100000000
000000000000000000100000000000000000000001000001000000
000010101111010000000010100001100000000000000110000000
000001000000100000000011110000100000000001000000000000
000100000001000000000110000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 22 19
000000000000000000000000000000011010000100000100000000
000010101100000000000000000000010000000000000001000010
011000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000000000000000000011100000100000101000000
100000100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000100000111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000111000111010101000000000000001000000000
000000000000000000000111010000100000000000000000001000
011000001110100011100000010011100000000000001000000000
000000000001010000000011100000100000000000000000000000
010001000001010111100000000001100001000000001000000000
010000100000000000000010110000001110000000000000000000
000001000000000111100000000000000000000000001000000000
000010100000000000100000000000001000000000000000000000
000000000001010000000111100001000000000000001000000000
000000001010000000000000000000101010000000000000000000
000010001100100000000011100000000000000000001000000000
000010000001000000000110010000001101000000000000000000
000001000001010000000000001011101001100001010100000000
000000001010000000000000001001101010010001100001000000
000001000000000011100000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000

.logic_tile 24 19
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
100000000000000000000000001000000000000000
000000010000000000000000000111000000000000
011000000000011000000000001000000000000000
000000000000000111000000000111000000000000
110000000000000000000000011000000000000000
010000000000001001000011000011000000000000
000000000001000000000111000000000000000000
000000000000100000000100000011000000000000
000000000000001101000011110011000000000010
000000000000000011100111010011100000000000
000000000000001000000011100000000001000000
000000000000000011000000001101001101000000
000000000000000000000111000000000001000000
000000000000000000000100001111001011000000
010000000000000111100000000000000001000000
010000000000000001000010010101001111000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000001000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 20
000001001110001000000000000101101000001100111000000000
000010100000001011000000000000000000110011000000010010
000000000000000000000111000001001000001100111000100000
000000000000000000000100000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000001100110000111001000001100111000000001
000000000000000001100100000000000000110011000000000001
000000000000000000000010000001101000001100111000000100
000000000000000000000000000000100000110011000000000000
000000000000000000000010000000001000001100111000000000
000000000000000000000000000000001101110011000000100000
000000100000000111000000000011101000001100111000000001
000001000000000000000000000000100000110011000000100000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 2 20
000001000000000000000011100011001011101100010000000010
000000100000000000000111101011101010001100000000000000
011000000000001101000111000111011010010111110000000000
000000001000001011000011001111000000101000000010000000
010000000010000111000111111101011110100000000000000000
110000000000000101000110111001111111000000000000000000
000000000000000001100010111101001001100000000000000000
000000000000000011100111100101011101000000000000000000
000000100001001011100110011111111101000000010000000000
000001000000010111100010001011001110010000000000000000
000000000001010011100111011011001110010001000000000000
000000000000100000100010000001011100001000100000000000
000001000000100001100111001101111001000000000000000000
000010100001010000100011011101111000000100100000000000
000010100000000001100000010000000000000000100110000000
000001000000000111000011110000001001000000000000000000

.logic_tile 3 20
000010000000000111000011100001000000000000001000000000
000001000000100000000110000000101110000000000000001000
000001000000001111100011110001100001000000001000000000
000010001010001011000011110000001110000000000000000000
000000101110000011100000000001100000000000001000000000
000001001110000000000000000000101010000000000000000000
000100000000000000000011000111100000000000001000000000
000100001010000000000010000000001000000000000000000000
000000100001000000000000000001100001000000001000000000
000000000000001111000000000000001011000000000000000000
000010100000000000000010000001100001000000001000000000
000000001110000000000000000000101111000000000000000000
000100000001000111000000000101100000000000001000000000
000100000000000000100000000000101001000000000000000000
000010001000000111000000000011000001000000001000000000
000001001101010001100010000000001101000000000000000000

.logic_tile 4 20
000010100000000000000000011101011011101010000000000000
000001000000000000000011101101111111101001000000000000
011010101010000111000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110110100001010111100011100101001101010001000000000000
100100000000001001100110110101001100001000100000000000
000010000000000000000010111000000001100110010000000000
000001001110000000000111011001001111011001100001000000
000000000000000111100000000000000000000000100100000001
000000000010000000000000000000001001000000000000000000
000000000000010000000011100000001010000100000100000000
000000000001100001000000000000010000000000000000000001
000000000000000000000000000011100000000000000100000000
000000000000110000000000000000100000000001000000000000
000000000001010000000010010000000001000000100100000010
000000000000100000000111010000001000000000000000000000

.logic_tile 5 20
000000000000001000000111001000001000101000000000000100
000000000000001011000010100011010000010100000000000000
011010000000000000000000011111001111010010100000000000
000000000000001101000011011011101100000001010000000000
110000000000000001000000000101000001001001000000000000
100000000001010101000000000001001110101001010010000000
000110000000100000000111000000000000000000100000000000
000001000001011001000100000000001111000000000000000000
000000000000101111100000001101101110001011100000000000
000000000001001011100000000001011100010111100000000000
000000100000001101000111000001111011001111110000000000
000011000000000011100100001111111010001001010000000000
000101000001100101000010010000001100001001010000000000
000100100001010000000110111001001000000110100010000000
000000000000000111100000000000001010000100000100000010
000010000000000000100000000000000000000000000000000000

.logic_tile 6 20
000001100000100101000111000000011100000011110100000100
000010101001010000000100000000000000000011110001000000
011010100000000000000010000101100000010110100100000000
000001001110000000000100000000100000010110100000100100
110001100010101111000000000001011110010110100000000000
000010101001001111000000000101100000000001010000000000
000010100001000001100011111000000000010110100100000000
000011100000100000000011111001000000101001010001000000
000000000000100000000000001101000001110000110000000001
000000000001001111000000000111001010010000100000000000
000000000000000101100000001000001010000011100000000000
000000001110000000100000001101001001000011010000000000
000000000000000000000000000000000000001111000100000000
000000000100000000000000000000001100001111000011000000
000000100000000001000000000000000000000000100110000000
000001000000000001000000000000001000000000000000100100

.logic_tile 7 20
000100100011001000000000000101001110101000000000000000
000000000000101011000000001111110000010110100000000000
011000000110000001100011111000000000000000000100000000
000000000001000000000011011011000000000010000000000000
110000000001011001000000001111101101001011100000000000
010000000100101101000010001101011100010111110010000000
000000000000000001000111110101011001111110110000000000
000000000000000001000111110000011001111110110001100100
000000000000000001100011111101101101000110100000000000
000001000000000000000011011111001110001111110000000000
000100000000000000000010000000000001010000100000000000
000110101100001111000000000101001111100000010000000000
000000000000001101100110110101100000100000010000000000
000000000000000001100110000000101000100000010001000100
000000000110001001000010000111011011111100000000000010
000000000001010001000110000111001000111000000000000000

.ramt_tile 8 20
100000011000000111000000001000000000000000
000000010000000000000000000011000000000000
011110110000101000000111000000000000000000
000101110001001111000011111111000000000000
010001001110000000000010000000000000000000
110010100001010000000100001111000000000000
000000000001110000000000001000000000000000
000000001110010000000010011101000000000000
000000001010000011100010001001100000000000
000000000000010000000100001001100000000100
000000100001011000000010001000000000000000
000001000000000011000010001011001101000000
000000000001010000000011011000000001000000
000000000000000000000111111011001111000000
010010001000000000000111100000000000000000
010001000100000000000000000001001100000000

.logic_tile 9 20
000100000000001000000000000111111101000110100000000000
000000000000000111000000000001111111001111110010000000
011010100001001001100110110000000000000000000000000000
000001000001000011000111111011000000000010000000000000
110000000000000000000000001011111000111111110011000010
110000000000000000000000001001000000111110100001000000
000000100000000111100000000000000000000000000000000000
000000101100001001000000000000000000000000000000000000
000000001110000000000111001000000001100000010000000000
000000001111000001000100000111001100010000100000000000
000001100110010011000111101011101111111000000000000000
000011000000001111000010000101101110111100000000000000
000000000000000001000111100111011001010111100000000000
000000100000000001000000000011011000000111010000000000
000100001010001101100110100101100000000000000100000000
000000000110000001100010000000000000000001000000000000

.logic_tile 10 20
000000001010101000000010111001111100000001010000000000
000000100001001111000011000001000000101001010000000000
011000000000010011100111110001011100111011110000000000
000000000000001111010111110000011001111011110001000101
110010001010001000000000001011011001101001000000000000
110000100000000001010011001001111010110110010000000000
000000000000000001000011100000011011100001010000100000
000000000100000000000000000101011101010010100000000000
000101000000100001000010110111000000100000010000000000
000010000001000000000110000000101001100000010000000000
000000000101000001100110110000000000000000000100000000
000010000000100000000111000011000000000010000000000000
000000000000001000000110101111001010010100100000000000
000000000000001101000110111111011101110100010000000001
000000000010110000000010000000000001000000100100000000
000010000001010001000000000000001110000000000000000000

.logic_tile 11 20
000001000001001111100000001111001010111111010001000000
000000001100100111100000000101111000101111000000000000
011000000000001111100110001101011000000110100000000000
000000000001001111100011101011011000001111110000000000
010000000000111111100111001011011011001011100000000000
110000001100001001000110111011001100010111110000000000
000101000000000111000011000000000000000000000100000000
000000100000000001100011110101000000000010000000100000
000000100000000001100000001000000000000110000000000000
000001000000011111000011101111001111001001000000100100
000000001011011000000011101001111011000110100000000000
000010100000000111000110011011011000001111110000000000
000100100010000000000010011111011000011111110000000000
000100001010000001000010001011011100000110100000100000
000000000110100000000010001011000001001001000000000000
000010100000000000000100001011101011101001010000000000

.logic_tile 12 20
000000001011111101000000011101101010000111010000000000
000000000001110111100011110111111100101011110010000000
011001000000100001100111111101011001011110100000000000
000010000000010000000111100111011000101110000000000000
110000001010000001000111010011001100010100000000000100
110010100000010000100010101011100000111100000000000000
000100000000000111100010010001000000101001010010000111
000000001000000000100111011111000000000000000011000010
000000000100001001100111110111111110010110110001000000
000000000000001011000011110101011001010001110000000000
000000000001000000000000000000001010000100000100000000
000010000000000000000010010000010000000000000000000000
000000100000000000000011101000000000000000000100000000
000001000000000000000011111101000000000010000000000000
000000000001100011100000011101111100000001010000000000
000000000001111111100010001001011000000000010001000000

.logic_tile 13 20
000101100000000000000000010101100000000000001000000000
000011001000000000000011110000101100000000000000010000
000000100000010011100000010011000001000000001000000000
000001001010010000110011100000001000000000000000000000
000010000000000111000000000111000001000000001000000000
000000000100000000000000000000101001000000000000000000
000000000010100000000000000001000000000000001000000000
000000000001000000000011100000101111000000000000000000
000010000000000011000000000011000000000000001000000000
000000000000010001000000000000001100000000000000000000
000101000000000000000010000011000001000000001000000000
000110100000000000000000000000001101000000000000000000
000001000000000000000000010111000000000000001000000000
000000100001010000000011110000101010000000000000000000
000000000010010011100000000111100000000000001000000000
000000000000000000000000000000001111000000000000000000

.logic_tile 14 20
000010000000000001000000000101000000000000000000000100
000001000110000000000000001111100000101001010000000000
011000000000000111100111110101100000100000010000000000
000000000000100000000010110000101110100000010001000000
110000000111010101000000010001101010101101010000000100
000000000000000000000011100101011111010110100000000001
000000000000000111100110010000011000000011110101000001
000000000100000101100111100000010000000011110001000001
000010000000000000000111000000000001000000100000000000
000001000010101111000010100000001010000000000000000000
000000001111000000000000000000000000010110100101000000
000000000010000000000000001011000000101001010001000000
000000000000001000000110101001011000000001010000000000
000000000000000011000000001111010000010110100000000100
001000000000000000000110001011001101010110100000000000
000000100001010000000000000101101011001000000000000000

.logic_tile 15 20
000000001100000000000010000001111110101000000000000000
000000000000000101000100000000100000101000000010000001
011000001110000000000010101000000000000000000100000000
000000000001010000000011101101000000000010000000000000
010000000000010001100111101000000000000000000000000000
110000000000100000000100001011000000000010000000000000
000000001111001000000000000001001111000000100000000000
000000000010100001000010001001011010101000010000000000
000010100000000000000111000011101111111110000000000000
000001000000000000000100000101101111101010000000000000
000000000000000000000111100000011001110000000000000000
000010100000000000000010110000011001110000000000000010
000000000000011001000111100001101100101000000000000000
000100000000100101100100000000110000101000000000000010
000000000000001000000010001111011100101000000000000000
000000100000001011000100001011010000010110100000000000

.logic_tile 16 20
000011000000010000000010000111111100011100100000000000
000010101101000000000111111101101001011100010000000000
011000000000000111000010110001011110000011000000000000
000000000000000000000110010111101111000011100001000000
110000000010010101100010100101111101001001000000000000
010000001110100000000000000011001011000110100000000000
000010000000000000000110110000011001110000000010000000
000000000000001101000011000000011001110000000000000010
000000000111011000000000000001011100101000000010000001
000000000000101011000010000000110000101000000000000001
000000000000100001000010001111101011001001100000000000
000001000001010000000000001111101000101001110000000000
000000000000000000000000010101100000000000000100000000
000000001110000101000010000000100000000001000000000000
000001100000100111000010010000000001000000100000000000
000001000000010000000010000000001011000000000000000000

.logic_tile 17 20
000001000000000000000000000000000000000000000000000000
000010100100000000010000000000000000000000000000000000
011000001100100111100000001000011110101000000000000001
000000000000010000000011111101000000010100000000000000
110000000001000001000011000000000000000000000000000000
010000000101110111000000000000000000000000000000000000
000001100000000000000000000000011101110000000010000000
000000000000000000000010100000011011110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000010010000000000000000000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000010010000001000000000010000000000000
000000001000100111100000000111011100010110100000000101
000000000001000101100000000111011011000110100000000010
000000000000000011000000000001101010010100000000000000
000000000000100000000000000101100000111100000000000000

.logic_tile 18 20
000100100000010000000110100001000000000000001000000000
000000000000000000000100000000100000000000000000001000
011100000000100000000000000011000001000000001000000000
000101000001010000000000000000101101000000000000000000
110000000000000000000010000000000000000000001000000000
110000000100000000000100000000001011000000000000000000
000000000000001001000011100111000001000000001000000000
000000100000000111000000000000001101000000000000000000
000000000000000000000000000011100001000000001000000000
000000001010000000000010000000101101000000000000000000
000001000000100001100010010000000001000000001000000000
000000000001000000100111000000001010000000000000000000
000000000000000011100010001011101001100001010100000000
000001000010000000000100000101001011010001100001000100
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 19 20
000000000001011000000000010101100000000000001000000000
000001000010000111000011100000100000000000000000001000
011000000000000001010000000001000001000000001000000000
000000001000000000100010100000101000000000000000000000
110000100001010000010011100001100000000000001000000000
010000000110001001000010010000001000000000000000000000
000000000000000111100111100111100000000000001000000000
000000000000000000000010000000101011000000000000000000
000010101011000000000010010011000001000000001000000000
000001000110000000000111000000101111000000000000000000
000001000000000001000000000101100000000000001000000000
000010100000000000100000000000100000000000000000000000
000000100000000000000000001111101000101001110100000000
000010101000000000000000000111101011000000100000100100
000000001110000011100111011101111000110110000001000000
000000000000000000100111000011011010111010000000000000

.logic_tile 20 20
000000000000000001000010000000000000000000001000000000
000000001010000000000010010000001010000000000000001000
011000000000001000000000000000000000000000001000000000
000100000000000111000000000000001001000000000000000000
110000000001010111000111000001000000000000001000000000
010000000000100000100000000000000000000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000000000110010110000001111000000000000000000
000000100110000000000111000011000001000000001000000000
000000000000000001000110010000101000000000000000000000
000000000000100101000000000011000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000110001000000000011101101001100001010101000000
000000000000000011000011000101101110100010010000000000
000000000000000111100000001001001010100000000000000000
000000000000000000000000000011111110110000100000000000

.logic_tile 21 20
000000000000000000000000000011011010000101010000000000
000000000000001001000011000101111100000110100000000000
011000000010000001100111100000000001000000100000000000
000001000000000111000100000000001001000000000000000000
010001000000000101000111000011011101000000010000000001
000010000000000001000100000001001100000010110000000000
000000000000000111000110000101011111001000000000000000
000000000000000000000010010011101100001101000000000000
000011101100101011100110000000001010000100000100000000
000011100000011101100000000000000000000000000001000000
000000000000101101000000010011111011110000010000000000
000010000001000101000010010011101100100000000000000000
000000000001001000000000001111001110101001010000000000
000000000000100001000010001101010000010101010000000000
000010000000000011100000001001101001110110000000000000
000000001000000000000000000001011011110000000000000000

.logic_tile 22 20
000000000000000000000111100101100000000000001000000000
000000000000000000000110000000000000000000000000001000
011001000000000000000000000011100001000000001000000000
000000100000011101000000000000101110000000000000000000
010000000000000011100010110000000000000000001000000000
010000000000000000100111110000001010000000000000000000
000001000000000000000000010111101001100001010100000000
000000100000000001000011101001001011100010010001000000
000000000000000000000000000101011010101001010100000000
000000000000000000000000001101110000010101010000100000
000001001110001000000000000000000000000000000000000000
000010100000000001000010010000000000000000000000000000
000000000000000000000000001101100001111001110100000000
000000000000000000000000000001101100010000100000000010
000010000000000101100000000000000000000000000000000000
000000100000001001000000000000000000000000000000000000

.logic_tile 23 20
000010000000000011000000000000000000000000000000000000
000000001110000000110000000000000000000000000000000000
011000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000000000000000011000000010110100011000001
110000000100010000000000000000000000010110100001000101
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000001000000000000000000000000
000000000100000000000000000000000000000001000000000000
000000000000100000000000000000000000000000000100000000
000000000001000000000000000111000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000010100000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.ramt_tile 25 20
100000010001011000000000001000000000000000
000000010000100111000000001101000000000000
011000010000000111100000000000000000000000
000000010010000000100011101101000000000000
010000000000000111000010000000000000000000
110000000000000000000110000101000000000000
000010100000010011100111111000000000000000
000000001110000000100111100001000000000000
000000000000010000000010001101100000000000
000000000001100000000100000101100000010000
000000000001000001000000000000000000000000
000000000000000000000000000111001111000000
000000000000000000000000011000000000000000
000000000000000111000011011001001000000000
110000000000000111000000001000000000000000
110000000000000000100000000011001101000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000100000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000101010000000000000000001000001100111000000000
000000000000000000000000000000001010110011000010010000
000010000000000000000000000011001000001100111000000000
000001000000000000000000000000100000110011000000000000
000000000000000111000000000000001001001100111000000000
000000000000000000100000000000001101110011000000000101
000000000000000011100000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000011100000000000010000000000001001001100111000000000
000000000000000000000010100000001110110011000000000001
000000000000000000000011100000001000001100111000000000
000000000000000000000010010000001111110011000000000001
000000100000000000000000000011101000001100111000000100
000001000000000000000010010000100000110011000010000000
000000000000000101000010100101101000001100111000000000
000000000000000000000000000000000000110011000000100000

.logic_tile 2 21
000000100000101011100110110101101111101001000000000010
000000001001001011100011100111111010000000010000000000
011000000001000111000010110111101011100000010000000100
000000001110101101100111101111001000001000010000000000
110000000000001101100011110001001100101000010000000000
110001000010000011000010000001011011111100110000000000
000000000000000011100011110011100000000000000110000000
000000000000000000100110000000000000000001000000000000
000000000000000001100010000111101011001000000000000000
000001000000000000100000001001011111010000000000000010
000000100000000000000000000000011010111100100000000000
000000000000000111000000001111011001111100010000000000
000000000000000001000010001011001111100000000000000000
000000000000000000100010001001011000010000110000000000
000010100000001001100111000000000001011001100000000000
000001000100000111000100000101001001100110010000000000

.logic_tile 3 21
000001000000001111000010000101000001000000001000000000
000010100000001011100000000000001010000000000000010000
000000001000011111100011100001100001000000001000000000
000000000000101011000011110000001110000000000000000000
000000000000011000000111000111000000000000001000000000
000010000000010011000000000000001011000000000000000000
000000000000000001000111100001000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000010000000000000001000001000000001000000000
000000001000000000000011100000001101000000000000000000
000000000000000001000000000001100001000000001000000000
000000000000000000000011110000101100000000000000000000
000001000001100000000000000001100001000000001000000000
000010100000000001000000000000001011000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000001111000000000000101001000000000000000000

.logic_tile 4 21
000001000001001000000000011111001011100000010000000000
000000100000001111000010111111111001111101010000000000
011000000000001000000000001001001101000000000000000000
000000001000000001000010100111001101001100110001000000
110010101100001111000000001000001100000110100000000000
110000000000000001000011100001001010001001010000000000
000000000000000111000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000101100000001001000110011011001011000100000000000000
000111100100100111000011011001011010010100100000000000
000000000000000000000010010011111110101001110000000000
000000000000000000000011110101111101010100010000000000
000000000000000000000011000000000000000000000100000001
000000000100000000000010011001000000000010000000000000
000010100001011000000111100011111010001001000000000000
000000000000100101000000001011101100001010000000000000

.logic_tile 5 21
000000000000000001100111101001011010010100000001000000
000000001010000111000100000111100000111100000000000000
011010100000000101000000001101101010000111010000000000
000001000001010000000010110011111100101011010000000000
110000000000000111100010001000000000010110100110000100
000011000010000000000100001001000000101001010001000000
000000001110000000000111100000001010001001010010000000
000000100000000101000100000001001001000110100000000000
000000000000010101100010000011000000000000000100000000
000000000110000000100100000000100000000001000001000000
000010000000000101100000000011100000000000000110000000
000001001100000001000000000000000000000001000001000000
000110100011000000000000000001101000000001010000000000
000110100000000000000000000001010000101001010010000000
000000000000000111000000000000000001001111000100000100
000000000000001001100000000000001110001111000001100000

.logic_tile 6 21
000001000000000000000111100111111010101000000000000000
000000000000000000000110101101110000101001010000000000
011000000000001000000000000111111100000001000000000000
000010001110000001000000000101001001101001010000000000
110000000000101000000011111101001101001111110000000000
110000001000010001000110110101111000000110100000000000
000000000001010101100000001011001000111100000000000010
000000100000000000000010111011010000101000000000000001
000000000001000101000111000011100000000000000100000000
000000000000010001000010110000000000000001000000000000
000000000001011111000111010000000000000000100100000000
000000101110010011000011100000001100000000000000000000
000100000000000101000010010000000000001001000000000000
000100001000001111100010001011001110000110000010000001
000000100001000011100000010000011100001001010000000000
000001000000100000000011001111011110000110100000000000

.logic_tile 7 21
000001000000111000000010011001001011000111010000000000
000010000000010001000010111101101010101111010000000100
011010101100000011100111010001000001000000000010000000
000000000000000000100111010011101100100000010000000110
010100000000001000000011100011101010000110100000000000
110100000000000011000011110011111111001111110000100000
000010000001000111100110100001011111100000000000000010
000001000110000000000000000011111100000000000000000000
000100000000000001000110100011011100010100000010000111
000000000000000001000100000000100000010100000000000000
000000001000000001000110000001011001101001000010000000
000000100000000000010000000111011000000110000000000000
000000001110001000000111101011000001000000000010000101
000000001010001101000100000111001001100000010010000100
000010100000010011100010001000000000000000000100000000
000001000000000000000000001001000000000010000000000000

.ramb_tile 8 21
100000000000010111100000010000000000000000
000010110000000000000011010101000000000000
011010100000000000000000000000000000000000
000000000010001001000000000001000000000000
010001000110000111000010010000000000000000
010010000000000000010011100011000000000000
000000000000011111100000001000000000000000
000000001011101011100010001101000000000000
000000001010100000000010101011000000000000
000000000001001011000100000111100000000000
000000000000100000000000000000000001000000
000000001010010000000000000111001111000000
000000001110001000000000000000000001000000
000000000000001111000000001101001000000000
010010001011010011100000000000000001000000
110001001010100000100010001101001010000000

.logic_tile 9 21
000010000000001001100000001111000000101111010010000000
000011100000100111000000001101101111111111110000100100
011000000000011001100000001000001100101000000000000000
000001000100100101000010101101010000010100000000000000
000000000110000000000111110000011010000100000100000000
000000000000001011000111110000010000000000000000100100
000110100001111000000110011001011110011110100000000000
000000000110011101000010000011001010101110100000000010
000000000000000011100000011011000001011111100000000000
000010100000000000100010111011001000000110000010000000
000000001011000101100000010011111101010111000000000000
000010100010101101000010110000011110010111000000000000
000000000000000001000111111001101011010110110000000000
000000000000000000000011011001011110100110110000100000
000100100000010001000000001101001110101001010000000000
000000000101010111100000000101101000010100100000000000

.logic_tile 10 21
000000001000001101100110101101101110000000000000000000
000000001100001101100010000011001011000001000000000000
011000000000000000000110000101100000100000010000000000
000000001000000111000011100000001001100000010000000000
110100000000001000000011100101101010000000000000000000
110010000000000001000100001011101110001000000000000000
000000001001011001000010010001011011111110110011000000
000010100110000001000010000000111101111110110011000000
000000000000001011100000011111011110000010000000000000
000000000001000111100011000111111000000000000000000000
000011000001011000000011010011011101010111100000000000
000010101000001011000110110001011001001011100000000000
000000000001011011100010011011011111000010000000000000
000000000000101111000011010001001111000000000000000000
000000101010000011000010000000011000000100000100000000
000001000000001011100010010000010000000000000000000000

.logic_tile 11 21
000101000000001111100110000111011101000010000000000000
000100100000000001000110011111101111000000000000000000
000000000000001101000011110011100000001100110010100001
000000000000000001000111000001001001110011000011000001
000000000000101000000110011001101101011110100000000001
000000000000000111000011100111011000011101010000000000
000000000000100011000000000101101101010110110000000000
000000000101000111000000000111001010100010110000000000
000010100101010011000110101000011110010000110000000000
000001000000010001000111101001011011100000110000000000
000001000011111011100000001111001101000010000000000000
000010000001011001100010001001011110000000000010000000
000000000000000111000010010000001100110011000000000100
000000000000000001000111010000001001110011000000000000
000100000001011111000010010001011100000000000000000000
000000001001001011100111100101011011100000000000000000

.logic_tile 12 21
000000001100000111100011000111000000000000000100000100
000000000000000000100000000000100000000001000000000010
011000000001010000000011100001101111011110100000100000
000001000001000000000111110001111001101110100000000000
000000000001000000000010010000001010000100000100100100
000000000000000000000010100000010000000000000010000000
000000000001011000000000000011101011100000000000000000
000000000000001011000000001001011010010110100000000000
000000000110010000000000000000000001000000100110000000
000000000001100000000000000000001110000000000000000000
000001000000001000000111000111000000000000000100000000
000000000000001001000100000000000000000001000010100001
000000000000001001100111010011101110000001010010100100
000000000000001011000010010000100000000001010010000010
000001000000000001000000000011101010100000000000000000
000000000000000000000000001001011111010110100000000010

.logic_tile 13 21
000010100000000111000000000111100001000000001000000000
000001000000000000100000000000001100000000000000010000
000000000000100000000000000011100001000000001000000000
000001001010000000000000000000001111000000000000000000
000000000000001000000000000101100001000000001000000000
000000001100001001000000000000101100000000000000000000
000000000000001000000000010011100000000000001000000000
000010000001001111000011110000001010000000000000000000
000010100000000000000000000101100001000000001000000000
000011100100000000000000000000001100000000000000000000
000000000000000000000010000011101000001100111000000000
000000000000001001000000000000001000110011000000000010
000000000010010000000000000011101001001100111001000000
000000000000000000000011100000101100110011000000000000
000000000000000000000000000011101000001100110000000000
000000001000000001000010001111000000110011000000000100

.logic_tile 14 21
000010000001010001000000011111111111101000010000000000
000101000000101101100010000011011001100000010000000000
011000100000000000000011110101101110101000110011000100
000000001001000000000111100000001000101000110010000011
010000001001000000000011100011011011111011110010000001
110000100000100000000000001111001011010111110000000001
000000000000000001000011000000011110000100000000000000
000000000000000001000000000000010000000000000000000000
000000001000000011100010110001101110000011110000000000
000000001100001001000011000001110000000001010000000000
000010000000001000000000000000001000000100000100000000
000000000000000001000000000000010000000000000000000000
000001100110000001000011110000000000000000000100000000
000010001010000000000011000011000000000010000000000000
000000000000001001100111011011011110000001010000000000
000000000000000011000110101001101101100000010010000000

.logic_tile 15 21
000000000000000000000000010111100000000000000100000000
000001000000000000000010100000000000000001000000000000
011000000000000000000111100001000000000000000100000000
000001001000000000000100000000100000000001000000000000
010000000000000000000000000111000000000000000000000000
000010100000001001000011100000000000000001000000000000
000000000111010101100000000011001100000000010000000000
000010000000000000000000001101011010000001110000000000
000000000000101000000110011000000000000000000000000000
000000000001000101000011101111000000000010000000000000
000000100000000000000000000011011010000111000000000000
000000000010000000000000000000101101000111000000000000
000000000001011000000000000001101011010000110000000000
000000000000101101000000000011101110011001110000000000
000000000000000101100111100000000000000000000000000000
000000101010011001000100000000000000000000000000000000

.logic_tile 16 21
000000000000001001100111010000000001000000100100000000
000000000000000101010111100000001100000000000000000000
011000000000100000000000000000011001000011100000000000
000000101010001111000011111111011101000011010000000000
010000001011010000000111101101111100100000000000000000
010000000110001001000010001101011000111000000000000000
000000000000000000000011110011001010100010110000000000
000000001000000001000011101001111000010000100000000010
000010000000010000000000010101101110110001010000000000
000000001110000001000010000000001000110001010000000000
000101000000001000000111100111101100100010110000000000
000110000000001111000100000111101011010010100000000000
000000000011000000000000011111101011010111100000000000
000000000000101111000010010111001000000111010010000000
000001000000100011000011100000000001000000100000000000
000000000001000001000100000000001011000000000000000000

.logic_tile 17 21
000010100110000000000000001011001110101101010000000000
000001000001010000000000000101011101100100010000000000
011000000100010111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000001001111000000000000000001000000100100000000
110000001001010111100000000000001111000000000000000000
000000000000000101000000000101101010000001110010000000
000000000001010000000000000101001111000000010000000000
000010101000100101100000010000011000000100000100000000
000000000000000000000011110000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000111110000000000000000000000000000
000000001100000000000010000000000000000000000000000000
000000000001000000000110000000000000000000000000000000
000001000000000000000100000000000000000000000000000000

.logic_tile 18 21
000000000000000111100010100001011010010110000000000000
000000001011000000000100001011101011000010000000000000
000001000000001000000111101001101011111001010000000000
000010100110000111000011110011101001011001000000000000
000010000000000111100110100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000100001000111000000000000000000000000000000000000
000001000000100001000000000000000000000000000000000000
000001000000000000000000011000011011010111000010000000
000000000000000000000011010011001010101011000000000000
000000000000001001000000000000000000000000000000000000
000000001000001011000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010001111111000000001110010000000
000001000000000000000000000011101000000000100000000000

.logic_tile 19 21
000000100100100000000111100000000001000000001000000000
000001000001000000000011100000001110000000000000001000
011000000000000111000011110001100000000000001000000000
000000100000000000000111010000100000000000000000000000
010000000000000000000000000011100000000000001000000000
010000000000000000010000000000100000000000000000000000
000000000000000000000111110011000001000000001000000000
000000000000000000000110010000101111000000000000000000
000000000000000000000000010001100000000000001000000000
000000000001000000000011000000000000000000000000000000
000000000000000000000010001101101000100000010100100000
000000000000000000000000001101101110100010110000000010
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000100001000000001101100000100000010101000001
000000100001000000000010001001101001110110110000000000

.logic_tile 20 21
000000001110101000000000001000000000000000000100000000
000000000001001111000000000001000000000010000000000000
011010000000000011100000000000000000000000000000000000
000000000000001101100010100000000000000000000000000000
110000000000000011100111101111111000000000010000000000
010000001000000000000100001101001000000010110000000000
000001000000000000000110100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000011100000000000000000010000000000000000000100000000
000000000000000000000011101101000000000010000000000000
000000000000000000000000001111011001101000010000000000
000000000000000000000010100001111110000100000000000000
000001001100000000000111000000011110000100000100000000
000010100000000000000000000000010000000000000000000000
000000000000000000000000001011101011000100000000000000
000000000000000001000010000001101110101000010000000000

.logic_tile 21 21
000000000000001000000110010000011010000100000100100000
000000000000001111000010100000000000000000000000000000
011001000000001101000111100111111000110000110000000000
000000100000001111100100001011101011110000010000000000
010000000000000001100111110011101100010100100000000000
110000000000000000000110000001111001101001010000000000
000000001010001101100110100011011011110000010000000000
000000000000000111000010101011001110110000110000000000
000000000000000000000010101011011000110000110000000000
000100001100000001000011111101111000110000100000000000
000000000000000000000110000101001111001101010001000000
000000000000000101000100001001001011001111110000000000
000000000110000101000111000000000000000000100100000000
000000000100000000000110100000001101000000000001000000
000000000000001000000110001011101110000100000000000000
000010100000000001000000000001011111010100100000000000

.logic_tile 22 21
000000000000010000000000010000001010000100000000000000
000000000000100000000011010000010000000000000000000000
011000000110000011100000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
010000000000010111000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000001001000000000101000000000010000000000000
000000000000000000000000000111000000000000000100000000
000010101110000000000000000000000000000001000000000000
000010000000000000000000000001100000000000000000000000
000001000000000000000000000000000000000001000000000000
000000000000000000000000000000011000000100000110000000
000000001100000001000000000000000000000000000000000000
010000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000001000000

.logic_tile 23 21
000000001000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000001000000
011001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000010000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000100000
000001000000001000000000010000000000000000000000000000
000000100100000111000011000000000000000000000000000000

.logic_tile 24 21
000010100000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011001000000000000000000001000000000000000000100000001
000000100000000000000000000101000000000010000011000000
010000001110100000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000000010011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.ramb_tile 25 21
100000000000001111100000010000000000000000
000000010000001111100011010011000000000000
011000001110001000000000000000000000000000
000000000000000011000000000001000000000000
010000000000000000000111001000000000000000
010000000000000001000100000001000000000000
000000000000001011100000010000000000000000
000000000000001011000011010011000000000000
000000000000001001100000001101100000000000
000000000000000111100000000101000000001000
000010100001010011100000001000000001000000
000000000000000000000000000011001011000000
000000000000000000000000000000000000000000
000000000000000000000000001101001000000000
110000100000000111000000000000000001000000
110001001000000000100010000101001111000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 27 21
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000100000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000010100
000000000000000000000000000000001001001100111000000000
000000001100000000000000000000001011110011000000000000
000000000100000101000000000011001000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000000101000000000101101000001100111000000000
000000000000001101100010110000000000110011000000000000
000000000000001000000010100111001000001100111000000010
000000000000000011000000000000100000110011000000000000
000000000000000000000000010101001000001100111000000000
000000000000000000000011010000000000110011000000000000
000000000000000000000000010000001000001100111000000001
000000000000000000000010110000001100110011000000000100
000000000000000000000000001000001000001100110000000000
000000000000000000000000000101000000110011000000000000

.logic_tile 2 22
000100000000011111100110000000011110101000000000000000
000100000000010001100000001111000000010100000000000000
011000000000000101100000001101011010100000000000000000
000000000000000000000000001011111001100000110000000100
000000100010000101000010000000000000000000100100000000
000000000000000000100000000000001110000000000000000001
000000000000001001000010001000011011101001100000000000
000000000000000101000010011101011010010110010000000000
000000000001010001000000000011011001100100010000000000
000000000000000000100000000001001011100001010000000000
000000000000001000000110000011100000000000000100000000
000000000000001001000100000000000000000001000000100000
000010000000000001100110001001011110000000000000000000
000000000000010000100100000101011010001100110000000010
110000000000001000000000000111000000000000000100000000
100000000000001011000010000000100000000001000000000001

.logic_tile 3 22
000000000000101000000111010101000001000000001000000000
000000000001010011000010100000101100000000000000010000
000011000001010101100000000001000001000000001000000000
000011000000100000000000000000101111000000000000000000
000000000000000111100111110111100000000000001000000000
000000000010000000100111000000001010000000000000000000
000010100000000000000110110101100001000000001000000000
000000000000000000000011010000101101000000000000000000
000010100000000000000000000001100001000000001000000000
000001000000000000000000000000001110000000000000000000
000000000000000000000111000111000001000000001000000000
000000001100001111000100000000001011000000000000000000
000000000000000101000000000111000000000000001000000000
000000000000000000100011110000101011000000000000000000
000000000000000001000000010001000000000000001000000000
000000001010000111000010100000001001000000000000000000

.logic_tile 4 22
000000000000000101000010010111111010001101000000000000
000000000000000000100010001101111111001000000000000000
011000000000011000000000000001001011010110000000000000
000000001100101001000000000101111010000001000000000000
110000000001000111000010000001000001111001110000000000
010000001000000111000100000101001010100000010000000000
000010000000000101100010101101101110010100000000000000
000001000000001101100110101011111001100100000000000000
000010000001000000000110101011101100010000110000000000
000000001000101111000010000011011100000000100000000000
000000000000000001100110000000000000000000000100000000
000000000000001001000000001111000000000010000000000000
000000001100010000000010000000000001000000100000000000
000000000000000000000110010000001000000000000000000000
000010100000000000000000010000001011101000110000000000
000001000000000000000010111011001100010100110000000000

.logic_tile 5 22
000001000010010101100000000101100000000000000000000000
000010100000100000000011110000100000000001000000000000
011000000100000011000000011011011000101000000000000000
000000000000000000000011100111011010011100000000000000
010000000000001000000110100001001111001110000000000000
010000000000000101000000001101001011001100000000000000
000000000000000000000111010000001100000100000100000000
000000000000000000000110110000010000000000000000000000
000000001100001000000000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000100000000000000010110110000011000000100000000000000
000100000010000001000010100000000000000000000000000000
000000000000001000000000000011101110010110100000000000
000000000000000101000000001111010000000001010000000000

.logic_tile 6 22
000001000000010101100011100101101001000010100000000000
000000001010100000000000000101011011000001110000000000
011001000000000000000010110011101100101001010000000000
000000100000000000000111111011001111010000000000000000
010000000001010001100011111101011011010000100000000000
110000000000101111000110101111001100101000000000000000
000000000000001011100010000000000001000000100110000000
000000000000001101100100000000001110000000000000000000
000000000001010000000111111001101101010000010000000000
000000000000010111000010111001111010100000010000000000
000001000000001000000000000011100000000000000110000001
000000000000000101000010000000100000000001000000000000
000000100001000011100000000000000000000000100110000000
000001000000000000000010000000001110000000000000000000
000000001011010011100110100011011110101001010010000000
000000000000101001000100001101101000101011010000000001

.logic_tile 7 22
000000000001010000000000000011001010000110100000000000
000000000000000000010000000000111100000110100000000000
011000100000000000000111010000011000000011110000000001
000000100000000000000010000000010000000011110011000001
110101000001010000000010110000001110000100000100000000
110100100000000000000111110000000000000000000001000000
000100000000011000000000000000001010000011110011000000
000000000000100111010000000000010000000011110000100000
000000001110000111000011100111100000000000000100000000
000000000000001111100100000000100000000001000000000000
000000001010010000000000010000001110000100000100000000
000000000001010000000011000000000000000000000001000000
000100001010000001000010001001101100000010100010000000
000100000000001001000100001011100000010111110000000010
000001000001100000010000010011000001010110100000000000
000010100000110000000011011011001010001001000000000000

.ramt_tile 8 22
100000010000100011100000001000000000000000
000010010001000000000000000001000000000000
011000110000011000000111101000000000000000
000001010100000011000000000101000000000000
010000000000000000000111001000000000000000
110000000000000000000000001111000000000000
000010100000000111000000001000000000000000
000011100100001001100010001101000000000000
000001000000101000000010000001100000000000
000010100001000011000000000011100000000000
000000100000010000000010001000000000000000
000001000000000000000100001011001101000000
000000001000000001000000001000000000000000
000000000000000000000011100111001110000000
010010000001000001000011000000000000000000
110001001111000000100000001111001000000000

.logic_tile 9 22
000000000110000000000000011000000000010110100100000101
000000000000000000000010000101000000101001010001000000
011010000001001101100000000001101101011100000000000000
000000001001100001100011110011111010001100000000100000
110000000000000000000010000111001101111000100000000000
000000001100000111000010110111011100110001010000000000
000011000000011011000111110111000000111001110000000000
000010000001001101000011100000101011111001110000000001
000001001000100001000110010001111010000011000000000000
000000001011000000100010101101011001000001000000000000
000000000000000011100000001001111000010100000000000001
000000000110001001100000000011101100101100000000000000
000000000000001111100110101111111101010100000010000000
000000000000001011000100000111001011011000000000000000
000000100001000111100000000111000000000000000000000000
000001000000101011100000001011001010010000100010000000

.logic_tile 10 22
000100000000100000000110010111111011001111010000100000
000000000001010111000011111111111101100000000000000000
011000000100010000000110011101100000111111110000100000
010000000000000000000010110101000000000000000000000000
010011100000000101000011111001101001000010000000000000
110000000010000000000011111001111100000010100000000000
000001000000110111100000000001000000000000000000000000
000010001110000001100010011111001011100000010000000000
000000001010000101100110110000000000000000000100100000
000000000000000000100011101011000000000010000000000000
000011000101000000000000010000011010110011000000000010
000011100000100001000011100000001111110011000000000000
000010100000010111000111110011001100101001010000000000
000000000000100000000111110111011010010100100000000000
010000000000001001000000011111101000101001000000000000
000000000100001011100010100111011111110111000000000000

.logic_tile 11 22
000000000011000101000011110101111000100000000000000000
000010100000100000100110000000011101100000000000000000
000000000000010111100010101111111110111100110000000000
000010000110100000100011110001101110010000100000000000
000110100010100011100010101011111110110000010000000000
000100100000000000010110110101111010101001000000000000
000000100000100011100111100111011010000001000010000001
000000000110001101100000000000101111000001000000000000
000000001100001001100000011001011101101001110000000001
000010100000000001000010011101001001110110110010000001
000000000000000001100110000001001010000100000000000000
000110000000000000000000001001111100001100000000000000
000100000000000000000111111001001010101111010000000000
000101001010000001000110100101111100000010000000000000
000000000000100111000111111111111010000000110000000000
000010000000000000000011000001101011010100110000000000

.logic_tile 12 22
000000000000001011100011000011111011101001000000000000
000000000000000001000010010011011100111011000000000000
000000000000001101000110010011111000010110110000000000
000001001010100111100011100111111111101010110000000000
000100000000000000000010100001001110000010100000000000
000000000000001111000011001001000000010111110000000000
000000100010000111100111010001111011000000110010000000
000001001111000000000110111001001001000000010000000000
000000000000100001000011100101011101001001010000000000
000000000101011001000110010111011011001001000000000001
000000000010001001000111001011100001000000000000000000
000000000000100101100110001101001111010000100000000000
000000000000100001100000010011011000110111110010000100
000100000000000001000010001011001011110110110001100000
000000100000000001100000000001011110000010100000000000
000011000110010000000010001011001011000000100000000000

.logic_tile 13 22
000001000000001000000000010101111001000111000000000000
000010000000000001000011010000111101000111000000000000
011001000000100011100111011101101110111101010011000100
000000000011000000100110100111010000101000000010000010
010000100000000000000111100000000001000000100110000000
010001000000000000000100000000001001000000000000000000
000000000000001101100110010011101010101000000000000010
000000000101000111100011010000010000101000000000000000
000000100000101000000110100001101101110000100000000000
000001000011011001000000000000011011110000100000000000
000010000000001000000000010001000001101001010010000000
000001000000001001000010011011001010001001000000000000
000000000001000000000110110111001101001110000000000000
000010101010100000000111000000111101001110000000000001
000000100000000000000000001011011100000010100000000000
000000000000001111000000001001010000000011110000000000

.logic_tile 14 22
000010000000000000000000010011101011100000000000000000
000000000000000001000011100000111011100000000000000000
011000000000000111100000001011001100101101010000000000
000000100100000000110000000011101010010110100011000100
010000001101000000000010000111100001101001010000000000
010010100000100101000010011101001111001001000000000000
001000000000010001000110000000001010000100000000000000
000000001000100000000000000000010000000000000000000000
000000001000000000000011101111000000010110100000000000
000001000000000101000010000011001101001001000000000000
000100000000100011000111010000001100001100000010000000
000110000101001001000011110000001010001100000000100000
000000000000000000000000001011011001111111000000000000
000000000000000001000000001011101010111111010010000001
000000001010001000000010000001000000000000000100000000
000000001110000001000000000000000000000001000000000000

.logic_tile 15 22
000000100000001101000000000001001111111000000000000000
000001000000000001000010000101011000100000000000000000
011000000000001101000110110101100000100000010000000100
000000001010000001000010001101101100110110110010000111
010000000100000111100011111011111111000110000000000000
110000001100000000000110000101011100001010000001000000
000000000001010001100011100001011000000011100000000000
000000000000000101000100000001101101100011110000000000
000000000110101011000110010000000000000000000100000000
000000001011000101100110011011000000000010000000000000
000010000000000101000010001001011001100010110000000000
000100001000101001000100001011011000010000100000000000
000000000111010000000000000001101110000001010000000000
000010000000100000000010010011111010000010010000000000
000001000000000000000000011000000000100000010000000000
000010001100000000000011110101001101010000100000000001

.logic_tile 16 22
000000000000000000000000001000000000000000000000000000
000010000000001111000000000001000000000010000000000000
011101000000001000000000000000000000000000000000000000
000100000000001001000000000000000000000000000000000000
110000000001010000000000000111100000000000000000000000
010000000000100000000000000000000000000001000000000000
000000000000101111100000011111111100101001010001000000
000000000000010011100010000101001100010111100000100000
000000000000010101000000001111011010000010000000000000
000000001100100000000010001111111000000111000000000000
000100000000000000000000000000000000000000000000000000
000110000000100001000000000000000000000000000000000000
000000001010010000000000010000000001000000100100000000
000000001010100000000011110000001010000000000000000000
000000000001001101000010000111100000001001000000000100
000001000000000111000100000000001100001001000000000010

.logic_tile 17 22
000000000000110111100000000000000000000000100100000000
000000000000000000000000000000001011000000000010000100
011000000000000000000000000011000000000000000100000001
000001000100000000000000000000000000000001000000000000
010001000000000000000011100000000000000000000000000000
100010000101010000000100000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000000001000000111000000000000000000000000000000000000
000010101101010000000000000000000000000000100100000000
000001000000000000000000000000001000000000000000000000
000000001011000000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100101000000
000000000000001001000000000000001110000000000000000000

.logic_tile 18 22
000110100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
011001000000000011000000000000011000000100000100000000
000010100000000011100000000000000000000000000010000000
110000100000000000000000000000000000000000000000000000
100001100000000000000000000000000000000000000000000000
000000000000101000000011000101100000000000000000000000
000000000000011111000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000001001100100000000000000000000000000000000000000000
000001000000000000000000000000000001000000100000000000
000000100000000111000000000000001000000000000000000000
000010100001010000000000000000000001000000100101000000
000001000100000000000000000000001100000000000000000000
000000001100000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 19 22
000001100000001000000000000111000000000000001000000000
000000001000101011000011110000000000000000000000001000
011000000000001000000111000101100001000000001000000000
000000000000000111000110110000001111000000000000000000
010000000000101011100111110101000001000000001000000000
010001000000011101100111110000001010000000000000000000
000001000000000001000000000001100001000000001000000000
000010000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000010000000000000000000001011000000000000000000
000000000000000000000000000001000000000000001000000000
000000100000000000000000000000000000000000000000000000
000000001010010000000000000101001001100000010100000000
000000001110000001000000000101101001010001110000000110
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 20 22
000000000001000000000111100001000000000000001000000000
000001000000000001000000000000100000000000000000001000
011000000000100000000000000111100000000000001000000000
000000000001000000000000000000000000000000000000000000
110000000001000000000000000101101001100000010100000000
010000000000100000000000000001101100010001110000000011
000010100000000000000000010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000011000000000011100000001100000100000000000000
000100000000000000000110000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000110000000000000010101000000000000001000000000
000000000010000000000011110000100000000000000000001000
011000000000000000000000000001000000000000001000000000
000000000000000000000000000000101010000000000000000000
110000100000001000000000010101100000000000001000000000
010000001000000111000011100000001001000000000000000000
000000000000000000000000010000000001000000001000000000
000000001100001111000011110000001011000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000011000011110000000000000000000000000000
000000000110000000000000001011001001101001110100000001
000010100000000000000000000111001111000000100001000000
000000000001010000000000000111100000000000000000000000
000001000100100011000000000000100000000001000000000000
000000000000001000000000000000000000000000000000000000
000001000000001001000010100000000000000000000000000000

.logic_tile 22 22
000000100000000000000000000000000000000000001000000000
000000000000000001000000000000001011000000000000001000
011000001000000000000000010001101011001100111000000000
000000000000000000000011110000111110110011000000000000
110000000000000000000111100111101001001100111010000001
100001001010000000000111110000001101110011000001000000
000000000000000000000000000001001001001100111000100000
000000000000001111000000000000001010110011000000000000
000000000000000000000000000101001000001100110010000100
000000000000000000000000000000101000110011000000000000
000001000000100000000000000000001110000100000100000000
000010000000010000000010100000010000000000000001000000
000000000000010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 23 22
000000000000010000000000000000000001001111000001100101
000000000000000000000000000000001001001111000011000101
011000000000100000000000001000000000010110100000000000
000000000001000000000010111011000000101001010001000111
110001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001100001010011100000000000011010000011110101000000
000010000000000000100000000000000000000011110010000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001001010000000000000000011110000011110010000001
000000000110100000000000000000010000000011110011000100
000010000000000101100000010111100000010110100000000001
000000001010000000000010100000000000010110100011100010

.logic_tile 24 22
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
000001100000000000000111110000000000000000000000000000
000001000000000000000111010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000110000000000011100000000000000000000000000000
000000000000000000000000000000011010000100000110000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000101000000000000000110000000
000000000000000000000000000000100000000001000000000010
000000000000000000000000000000000001000000100100000100
000000000000000000000000000000001011000000000001000000

.ramt_tile 25 22
100000010000000000000111001000000000000000
000000011100000000000000000101000000000000
011000010000001000000000001000000000000000
000000011000000111000000000011000000000000
010000000000000000000010000000000000000000
110000000000000111000000000011000000000000
000010000000000111100000001000000000000000
000000000000000000000011101101000000000000
000000000000000000000010001011100000100000
000000000000000111000000000111100000000000
000001100000000011100011100000000000000000
000001000000000111000000000101001001000000
000000000000000011100000001000000000000000
000000000000001001000000000011001110000000
010000000000000111000000000000000000000000
010000000000000000000000000111001101000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000100000000000000000010101011001110000000100000000000
000100000000000000000000000011111010010110000000000000
011000000000000101000010101000000000000000000100100000
000000000000000000000000000001000000000010000010000000
000000000000000101000000000101000000000000000110100000
000000000000000000000010000000100000000001000000000000
000000000000000011110110100101111010001010110000000000
000000000000000000000100000000011111001010110000000000
000000000000000000000110000001100000000000000100000000
000000000000000000000000000000100000000001000010000010
000000000000000000000000000000000000000000100100000000
000000000000000001000000000000001001000000000010000011
000100000000000000000000010000000000000000000100000000
000100000000000000000011110101000000000010000010000000
110000000000000000000000000101100000000000000100000000
100000000000000000000000000000000000000001000000000110

.logic_tile 2 23
000100000000001000000011110101101110110100110000000000
000100000000000011000011100000111001110100110000000000
011010100000000111000000000000000000000000000100000000
000001001010001111000000001001000000000010000000100001
000000000000000111000000001001111010010000100000000000
000001000000000000000000001111011000010010000000000000
000000000000000000000010000000000000000000000100100000
000000001010000000000010001111000000000010000000100000
000000000001101000000000001111011011100001000000000000
000000000000000111000000001101011101100000010000000100
000010000000000001100110011000001000010000000000000000
000001001000000000000011001101011111100000000000000000
000000000000001000000110010101111100111000000000000000
000000000000000001000110010011111010000100000000000100
110000000001010000000110001001101111000100000000000000
100000000000100000000100000011011011100001010000000000

.logic_tile 3 23
000000000000000000000110100111100000000000001000000000
000000000000010111000000000000001000000000000000010000
000000000001010000000111000011100001000000001000000000
000000000000100111000100000000001111000000000000000000
000000000000000000000000010001000001000000001000000000
000001000000000000000011110000101011000000000000000000
000000000000001101100111100011000000000000001000000000
000000000000001011100100000000101011000000000000000000
000000000000001001000000010101100001000000001000000000
000000000000000111000011100000001010000000000000000000
000000000000001000000000000001100000000000001000000000
000000000000000111000000000000001111000000000000000000
000000000000010000000000000001100001000000001000000000
000000000000100000000011110000101110000000000000000000
000000000000000001000000000011000000000000001000000000
000000000001010001000010000000001100000000000000000000

.logic_tile 4 23
000000000000001101000000001011101100000110000000000000
000000000000001001100010010011001100001010000000000000
011010000000000000000010000000000001000000100100000000
000001001110000101000100000000001001000000000000000000
110010100001001001100000010011001101110010110000000000
110001000000000001000010000001011110100010010000000000
000000000000001001000011100001011010010100000000000000
000000000100000011000100000111101000010000100000000000
000000000000000001000010100011011010110001010000000000
000000001110100111100100000000101110110001010000000000
000010100000001101000000000101001110001001100000000000
000001001011000101000000000111001100010110110000000000
000000000000000001000011101101001011101000010000000000
000000000000000111100100001111101000111101110000000000
000000000000000001100111001101111100101000000000000000
000000000000000000000000000011100000111110100000000000

.logic_tile 5 23
000000000000000001100110110000000000000000000100000000
000000000000000000010011100101000000000010000010000000
011000000001010000000010111101101100101011010000000000
000000001110000000000010101001011001000010000000000000
110000001100000111000011100000000001100000010000000000
110010000000000000100000001101001100010000100000000000
000000000001000111000000000111111000000010100000000000
000000000000100000100000001011011000000110000000000010
000000000000000011100111001000000000000000000100000000
000000000000000000000110001111000000000010000000000000
000010100000010001000000001111001000110000010000000000
000001001110000011100000000011011100100000000000100000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000011000111000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 6 23
000000001100000111100000000000011000000100000101000100
000000000000000000100000000000000000000000000001000000
011000100001010101000000010000000000010110100100100000
000001000110000000100010000001000000101001010010000000
110000000000000000000000000011000001101001010000100000
000000000000000000000000000111101011100110010000000000
000100001000100000000010010000011000000100000100000000
000110101010000000000010110000010000000000000001100000
000000000000000000000010100101100000010110100100100001
000000000001000000000000000000100000010110100000000000
000011000111000011100000000011111111100000010000000000
000000000000100101000000001111001110100000100000100000
000000000000000101100010011111100000010110100000000010
000000000000100000000010101111101111011001100000000000
000000001010001011100111111011111010000111000000000000
000000000000001101100010110011011111011111000000000000

.logic_tile 7 23
000000001100000000000011110111111000100000110000000000
000000000000000101000011000000001000100000110001000000
011000000000011111100010101000000000000000000100000000
000000001010000111100000000101000000000010000001000000
010000000000001011100111110000001100000100000100000000
110000000000001101100111010000010000000000000000000000
000100000000000111000000000111101110010011100010000000
000000000000000001100000000000111001010011100000100000
000100100000000000000111000000001010110000000000000000
000001000000000000000000000000011001110000000001000000
000000000000011000000000000111011101110000100011000000
000000000000110011000000000000101001110000100000000000
000000001100101000000011100101000001011111100000000010
000000000001001111000100001001101010001001000000100000
000000000001011000000010000101011000000101010000000000
000000001110000011000000000101001110001001010000000100

.ramb_tile 8 23
100000000000100000000010000000000000000000
000000010001000000000000000111000000000000
011000000001010000000000000000000000000000
000010100000100000000000000011000000000000
110000000000100001000000001000000000000000
110000000001000000100000000011000000000000
000000000000000111100000010000000000000000
000000001100000000000011111011000000000000
000001001110000011100010000101100000000000
000000000000001001100100000101100000000001
000000000100000000000000000000000000000000
000000000000000011000010001001001111000000
000100000000101111000111100000000001000000
000100000001000011000110010011001101000000
010110100000001000000000000000000001000000
110000000000001011000000000111001110000000

.logic_tile 9 23
000001000000000000000000011000000000100110010000000000
000000000000001111000010111001001001011001100000000000
000000000011011111000000011111100000000000000000000000
000000000010001011000011111101101010100000010000100000
000001000000001001000000000011100000000000000000000000
000000100000000011100011100000000000000001000000000000
000000000001000001100111010101111000101000000000000000
000000000101100000000110110000100000101000000000000000
000001000000101111000011001011001010000010000000000000
000010100001001101100011110101011101000001010000000000
000001000111011111000000001111101011101100010000000000
000000000010000001100000000001101011101110000000000000
000100000000001000000000000011101100000001110001000000
000100000100010011000000000000011100000001110000000000
000000000000010000000010000001011100101100000000000000
000000000000000000000000000000001110101100000000000000

.logic_tile 10 23
000000000101010000000011100001101101111110110001000000
000110000110000111000010110000111001111110110001000000
000011000001000000000111100101011010101110000000000000
000010100000100000000110100111101100111110100010000000
000001000000000111100111000001011100000010000000000000
000010000000000000000100001011111000000000000000000001
000000000100000111100110110011011011000001010000000000
000000000000000001000011100111011011100001010000000000
000000000000001001000110010011000000100000010010000000
000000001010001011000011110000001001100000010000100000
000000001000000000000011001111000000111111110000000000
000000100000000000000000000101100000000000000000000000
000010100000100000000111100000000001100110010000000010
000000000001000011000000001111001110011001100000000000
000000000001010001000000000111001010101010100000000010
000000001100000000000000000000100000101010100000000000

.logic_tile 11 23
000000000110101000000011100011011111101110010010000000
000000000100001011000011110101111001101101010000000000
000001000000101111100111010111001100101001010000000000
000010000001011111000111111111110000010100000000000000
000010000000001011100111101000001001111000010000000000
000000000001010111100010000001011101110100100000000000
000000001000100111000000001001111110010110000000000000
000000001100000000100011110001111100111111000000000000
000001000100000101000111101011111100000000000000000000
000000000000000111100010010101101001001000000000000000
000000001110000011100110001001000000101001010010000011
000000000001010000100010001101001011110110110010000001
000100000000110001000111110011001010110100010011100000
000100001010000000000111110000001110110100010000000010
000001000000000000000111100101001101000010000000000000
000010101000000000000011010000101001000010000000000000

.logic_tile 12 23
000011001100000000000111110000011010000100000100000000
000001000001001111000011100000010000000000000001000000
011000000001001111100111010001111010101010100000000000
000000000010101001100010000000010000101010100001000000
110000000000011111100011101111101000101100010000000000
010000000000101011000100000111011011101110000000000000
000010100011011111000011101001011110000011000000000000
000000000000000111000110101001011111000010000010000000
000000001010100000000111111001101011111111000000000000
000000000001000001000111110101001100010110000000000000
000010000000000000000111001001101011001001000000000000
000001000000000001000000001011101010001001010000000000
000001000110100000000110110000001110010000110000000000
000010000001011111000010001001001111100000110000000000
000010100000001001000110000101001100010000000000000000
000001000010100111000000000000101101010000000000000000

.logic_tile 13 23
000100000000001111000000010001011001100000110000000000
000001000000000001100010010000001100100000110000000000
011000000010000111100000000011000000000000000100000000
000000000000100000100011110000000000000001000000000001
010000000000000001000110011011011010000001010000000000
100000000000100000100111111001110000000000000000000000
000010100001100111000111111101101101000011000000000000
000001001111110000000010001011111110000001000000000000
000000000000001000000011110101101101101000100000000000
000000100000001011000110000101111010110110100000000000
000000001000000000000010000000001000110011000000000001
000001000100100001000100000000011011110011000000000000
000000001011100000000000010111000000010110100000000000
000000000000000111000011100001001011100000010001000000
000000000100001000000000000000000000000000000100000010
000000000000000001000000001111000000000010000000000000

.logic_tile 14 23
000001000000100011100000010101001100101000100000000000
000000000001000001100010000111111000110110100000000000
011000000001000000000000010000001000000100000100000001
000000000000100000000011000000010000000000000000000010
010000001100011000000011100111101011011111110010000011
110000000000111011000110101111101110101001010000000001
000010000000000000000000000000000001000000100100000000
000001000000000000000010100000001011000000000000000000
000000000001011111000011101101001100000000000000000000
000000001111100001100011111001110000010100000000000000
000000001001010001000000001011001100010110000000000000
000010101010000000000000000111011000000000000000000000
000010100000000011100010000011000000000000000110000000
000001000000000000000100000000000000000001000000000000
000000100001011001100000010000000001000000100100000000
000001000110000001000011000000001100000000000000000000

.logic_tile 15 23
000000000000000111000110000111001000010010100000000000
000000001110000000000000000011111010100000010000000000
011011000000000000000110111101011011101010000000000000
000000000000000000000010001011111001010111100000000000
110000000100000111100111100111100000000000000100000000
110000000000000000100110000000100000000001000000000000
000001000100000011100010000011111111000011100000000000
000000100000001101100100000001011110000010000000000000
000000000000000111000011000101011001110100010000000000
000000000000000001000000000000111001110100010000000000
000010000000101000000110000011100000101001010000000000
000100000001010001000010001011100000000000000000000000
000000000000100000000011110000000001000000100100000000
000000001011000000000110100000001010000000000000000000
000000000001011000000111010001111011011101010000000000
000000101000000101000010010011111010000110100000000000

.logic_tile 16 23
000010000000000001100011100101001111000001010000000000
000000000000001001100010010011111111000010010000000000
011000000000010000000000000001000000000000000100000000
000000000000000000000010110000100000000001000000100000
010000000000000101100010010011101000001000000000000000
110000000000000000000010100001011111000110100000000000
000001000001000000000010101111001100101001010000000000
000000000000100101000110100111010000010101010000000000
000010100000100000000000000001000001100000010000000000
000001000001001101000011111011001100111001110000000000
000000000000010001000000000001101011111101010000000000
000000000000001101000000000111101010111000100000000000
000000000000001001100110001000011010101100010000000000
000000000000001011000011101101011101011100100000000010
000000100000010000000111000011001100000010100000000000
000000000110000101000000001101100000101011110000000000

.logic_tile 17 23
000000100000101101000110000111000000000000000100000000
000000000000010101100011110000100000000001000000000000
011010100101000101000010100000011111000010000000000000
000010101010000000000111100011011001000001000000000000
010010100001010001000111000011111010001101000000000000
110000000000100000100010000011001010000100000010000010
000101100000001111100110111000011100000110110000000000
000010100001010001100010000001011011001001110000000000
001000000000000111100000000001011010101101010000000000
000000000000000101110000000001011001101110010000000000
000000001100001011100010101101101110010110000000000000
000000000000000011000010001011001100010110100000000000
000001000000000101100000011111111001110000010000000000
000000100001000000000010010011001110100000000000000000
000000000000000111100110011101111000000110100000000000
000000000000000001000011001111111001001000000000000000

.logic_tile 18 23
000000000000001000000000000001111010111000000000000000
000000000000000111000010010001111101100000000000000000
011000000000000000000010100101011011100000110000000000
000000000000100000000000001111001101000000100000000000
010000001010000011100000000000000000000000000100000000
010000000000000000100000000011000000000010000000000000
000001000000000001100000010000000000000000000000000000
000000100000000000000011110000000000000000000000000000
000100000000100000000000010000000000000000000000000000
000000001010011001000010000000000000000000000000000000
001001001100000000000111011011011100010110100000000000
000000000000100000000011001001110000101010100000000000
000000000000010000000000010000000000000000000000000000
000000000010000000000011000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 19 23
000000000001000000000111100000011010000100000100000000
000010100100000000000000000000000000000000000000100000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000111100000000000000000000100000000
110001000000000000000100001011000000000010000000100000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000100000000000000000000000011100000100000100000000
000000001000000000000010000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000100000000000000000000001000000100000100000000
000000001011000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000010000000000000000001000000000
000000000000000000000011110000001010000000000000001000
011000000001000000000000000001100000000000001000000000
000000000000001111000000000000000000000000000000000000
010000000000000111000111100111100001000000001000000000
010000000000100000000000000000101111000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011100000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001100000000000000000000
000000000000000001000000001101001001101001110100000000
000000000000000000000000000011101110000000010001000010
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000001000111010000000000000000000000000000

.logic_tile 21 23
000000000000001000000000000000000000000000001000000000
000100000000001111000000000000001000000000000000001000
011000000000000101100000000111100000000000001000000000
000000000000000000000000000000101100000000000000000000
010000000000000111100111110000000000000000001000000000
110100000000000000100111110000001010000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000111100000000101000000000000001000000000
000000000000000001000000000000100000000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000000101000100000000001101000000000000000000
000000000000100111000000000001101001100000010100000000
000100000000010000000000000011001100010001110000000010
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000001001100000000000000000000000001000000000
000000000000001011100000000000001010000000000000001000
011000000000000000000000010000000000000000001000000000
000000000000000111000010010000001000000000000000000000
110000000000001001000000000101000001000000001000000000
010000000000001001000000000000001010000000000000000000
000000000000000001000110000001100000000000001000000000
000000000111000000000100000000101100000000000000000000
000000001110000001000000010000000001000000001000000000
000000000000000000000011110000001011000000000000000000
000000000000000000000000000001100000000000001000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000110100111101000100001010100000000
000000000001000000000000001111001000010001100000100000
001000000000000000000000000000000000000000100000000000
000000000000001101000000000000001000000000000000000000

.logic_tile 23 23
000010000000000000000000010000000000000000000000000000
000001000000000000000011110000000000000000000000000000
011000001110001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000001000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000010100000000000000000000011000000000000000000000000
000000000000000000000000000000000000000001000000000000
000001000000000000000000000001100000000000000100000000
000000100000000000000000000000000000000001000001000000

.logic_tile 24 23
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100000000000000000000000011100000100000000000000
000001000000000000000000000000010000000000000000000000
000000000100000000010000000000011110000100000000000000
000000000000010000000000000000010000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000111100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
100001000000000011000000000000000000000000
000000110000000000000010011101000000000000
011000000000001001000000000000000000000000
000000000110001011100000000101000000000000
010000000000000000000110111000000000000000
010000000000000111000011000111000000000000
000000000001000111100000000000000000000000
000000000010100000000000000001000000000000
000000000000001000000011100111100000100000
000000000000001011000000000011000000000000
000000000000000000000000000000000000000000
000000000000000000000000001101001101000000
000000000000010011100000000000000001000000
000000000000100000100000000111001000000000
010000000000001011100000001000000001000000
110000001000101011000010010001001111000000

.logic_tile 26 23
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000111100000001111111100101001010100000000
000000000000000000000000000101110000101010100000000000
110000000000000000000010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000011100000110110110100000000
000000000010001101000000001001101111100000010000000001
000000000000000000000000000001100001101001010100000000
000000000000000000000000001101001101100110010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000100000000100000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000011100000000000000001000000100100100000
000000000000000000100000000000001010000000000001000001
011000000000000011100000000000001010000100000110000000
000000000000000000100000000000000000000000000000000011
000000001100001011100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000001111011000000010100000000000
000000010001000000000000000111100000111101010000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000001000000000010000000100100
000000010000000000000000000001100000000000000100000000
000000010000000000000010010000000000000001000000100100
110000010000000101100000000000000000000000100100000000
100000010000000000100000000000001010000000000010100000

.logic_tile 2 24
000000000000001001100010010111001101101001010000000000
000000000000000001000011011011001010001001010000000000
011000000000001011100110000101001101101001000000000000
000000000000000001100000001101111011000000100000000000
000000000000001111000111101001011001100000000000000000
000000000000000011000010101011011000000000000000000000
000000000000001011100011110111001011100000000000000100
000000000000000101000011001111101101000000000000000000
000000010000001111000000000101111000000000000000000000
000000010000001001100010010011001000010000000000000000
000000010000001101100110110011101111101011000100100000
000000010000001011100010000000001100101011000000000100
000000010000000111000011010111101010100001010000000000
000000010000000011000010001001001101000100000000000000
000000010000000001000000000101111110110101000000000000
000000010000000001000000000000101001110101000000000000

.logic_tile 3 24
000000100001010000000000000000001000111100001000000100
000001000000100000000000000000000000111100000000010000
011000000000000000000110101000000000000000000100000000
000000001010000000000100000101000000000010000000000000
110000000000000000000010000000000000000000100100000000
010000000000100001000011100000001011000000000000000100
000000000000000000000000010000000000000000100100000000
000000000000000001000010000000001011000000000000000000
000000010000000000000000010000011110000100000110000000
000000010000000001000011100000010000000000000000000000
000000010000000000000000001011001111101001010000000000
000000011100000001000000001101001110000000100000000000
000000010000001101100000011111001010111100000000000000
000000010000000111100011010011100000101010100000000000
000000010000010001100000000111011111110000000000000000
000000010100101111000010000111001001100100000000000000

.logic_tile 4 24
001000000100000000000000010000011000110000100000000000
000000000010000000000011111111001110110000010000000000
011010100010000111100010000000000000000000100100000100
000000000000000000100110110000001111000000000000000000
010000000000000000000000010000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000010000000001000000000000001111101101001010000000000
000000001010000111000011101101101001010111100000000000
000010010010000011100000001011000001011111100000000000
000000011100000000000000000111001101000110000000000000
000000010000000000000000011111011100101000000000000000
000000010000001101000010110101111100110110110000000000
000010110100000111000010000000011010000100000100000000
000001010000000000000010000000010000000000000000000000
000000010001010011100000000011111000010100000001000000
000000010000000000000000000000010000010100000000100000

.logic_tile 5 24
000000000000000000000110100111100001100000010000000000
000000000000010000000011100000001001100000010000000001
011000000001010000000000010101111100010110100000000000
000001000000000000000011000101110000000010100000000000
110000000000000001100000000000000000000000000000000000
110000000000000001000011000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001011110000011100000000001000000000000000000000001
000010111010000000000000000000100000000001000000000000
000000010000000101000000000001000000000000000100000000
000000010000000000000011000000100000000001000000000000
000000010000000000000011100101000001100000010000000000
000100010000000000000100000000101001100000010000000000
000000011001010000000000001000001010101100000000000000
000000010000000001000000000011001100011100000010000000

.logic_tile 6 24
000000000000000011100000000111100000000000000100000000
000000000000010000100011100000100000000001000001000100
011000000000001111100110101011000000011111100000000000
000000000000000101100000001101101000000110000000000100
010000000100100000000110000001111101000110100000000000
100000000011000000000000001101101000101001010000000001
000010000000000000000111101001011001101001000000000000
000000000000000000000010000001101001111011000000000000
000000111110000001100000010011000000010110100011000000
000000010000000000000011100000000000010110100000100001
000000010000000001000000000000011011010011100000000000
000000010100001111000000000111011011100011010000100000
000101010000000001000000000000001110000011010000000000
000100010000000001000011110111011101000011100010000000
000100010000100000000000000000011100000100000100000000
000000010000000000000010000000000000000000000001000000

.logic_tile 7 24
000100000000100011000000010101100001100110010000100000
000000000001000000000011110000101101100110010000000000
011000000110001011100111110101100000010110100000000000
000000000100001111100010000000000000010110100000000110
010100000100100011100000010101011000111000100000000000
000000000011001001100010000011011010110010100000000000
000001000000000101100000000000001000000100000110000000
000010000000000111000010000000010000000000000000000000
000001110000001000000000000000011010000100000100000000
000010110000000111000000000000000000000000000000000000
000000011011000000000000010001111110010110000000000000
000000010000110000000011101101101000000000000000000000
000000010000000000000000001101011000000000000000000000
000000010000000000000000000001000000010100000000000000
000000010000000101100000010000000001001111000001000000
000000010000000000100010010000001111001111000011000100

.ramt_tile 8 24
100100011001000000000111000000000000000000
000100010000000000000100000111000000000000
011010010000001011100000001000000000000000
000000010001001111100000000101000000000000
010000000000100000000010000000000000000000
110000000001000000000110011111000000000000
000010000101000001000000001000000000000000
000000000000000001000000001111000000000000
000001011000100011100000001001000000000000
000000110001000000000000000011100000000001
000010010000000000000010001000000000000000
000000010000000001000000001011001011000000
000000010000000011100011001000000001000000
000000010000000000100000000111001010000000
010010010000000001000000001000000000000000
010000010000100000000010000001001100000000

.logic_tile 9 24
000001001000000111000111100011111111100000010001000000
000000000001010000100100000011001000101000000000000000
000000000000001001000111101101001110010010100000000000
000000000000001101100000001001101010000000000000000000
000000001110001000000010100001011000101010100000000000
000010100000101111000000000000100000101010100000000000
000000000000000111100000000011100000100110010000000000
000000000000000001100000000000101001100110010000000000
000001011000100000000000000000001000110011000000000000
000000110001000111000011100000011111110011000000000000
000010110001110111000000000101100000001001000000000010
000000010000000000100010000001001110010110100000000000
000100010000001011100010000001000000100110010000000000
000000010000001111000000000000101101100110010000000001
000010111000010000000000001000000000100110010000000000
000001010000101111000000000101001001011001100000000000

.logic_tile 10 24
000001000000100000000110110111100000000000001000000000
000010000111001111000011110000100000000000000000001000
000000001000000101000110100001111100001100111000000100
000000000000000000010011100000111110110011000001000011
000000000001000011000111010101101001001100111010000010
000000000001100000000110100000001010110011000001000011
000000000000001101100111100001001000001100111001000000
000000000100000101100000000000001011110011000000000010
000001110000100001000000000001001000001100111010000000
000011010001010000000000000000101011110011000000000100
000000010000000000000000000101001001001100111000000000
000000011010000000000011110000001001110011000000000010
000010010000001000000000000011001001001100111010000000
000000011110011001000000000000001011110011000000000010
000000010000000000000000000001001001001100111000000010
000000010000000000000011110000101000110011000000000000

.logic_tile 11 24
000011000001001000000000010011011100101010100000000000
000000000100101111000011100000110000101010100000000000
011001000000001101100000010001000001001001000000000000
000010000000101001100010001101001011010110100000000100
010000000000001000000000011000000000000000000100000000
010000000110000111000011010101000000000010000000000000
000000000000010101000000000000000001000000100100000000
000000000000100000000011100000001110000000000001000000
000000110000101001000111101011000000111111110000000000
000001010000011111000100000001100000000000000000000000
000000010000000011000110110000001100001110000000000000
000001010000000000100110111111001100001101000000100000
000100010000000000000111010001101011100000110000000000
000100010000000000000011110000001101100000110000000000
000000011010000000000000001111011001000001010000000000
000010110011010001000011110011111111100001010001000000

.logic_tile 12 24
000000000001011111000110011111001100000001010000000000
000000000001011101100010000011111110001001010000000000
011000000000010000000000010000011110000100000100000001
000100000000110000000011110000000000000000000000000000
010000000011010111000111110011111010010110100000000000
110001000001100000100110100011101010000000100000000000
000000000000000000000011011001001110101001010000000000
000000001010000101000011010101111000001111010000000000
000010110000000000000010101111101010111100010000000000
000011111110000001000111111001111101101100000000000000
000000010000001111100011110011100001101001010000000010
000100011100000001000011011001101110000110000000000000
000000010000001011100010010111011101001001000000000010
000000011111010011100111010001001011000010000000000000
000010110000010001000000001000000000000000000100000000
000001110000000001000010111101000000000010000000000000

.logic_tile 13 24
000000000000001111100110001111001010101000000000000000
000000000000000101100000000111000000010110100010000001
011000000000001001100010101101101011000010000011000000
000000000010001011010110111101001101000000000000000100
110000100001011111100000000000011010110000000000000010
100001001000011111000000000000001100110000000000000000
000000100000000101100110100000000000000000100100000000
000001001000010001100010110000001100000000000000000000
000000010000010111000000001000011101000010000000000000
000100010010100001000000000101011001000001000000000010
001010110000000001000110010001111011000000100000000000
000001010000100000000010001001011100100000110000000000
000010010000100000000000001011111001000110100000000000
000001011110011001000000001111011000000000100000000000
000000010110100101100110100001011101101001010000000000
000000010000000000000000000001011000101000010000000000

.logic_tile 14 24
000000000000000000000000001000001010101000000000000001
000000000011010000000010010101010000010100000000000000
011000001000001000000011101111011101111000100000000000
000000001010001111000010111101001010110010100000000000
010000000001010000000110011011101111101110000000000000
010000000000100000000011000111101011011110100000100000
000000000000001001000011111111011100001111000000000000
000000000000001011100011110111001100001011000000000000
000000110000000001100010000001111111110001010011000010
000001010000000000000000000000111001110001010000000001
000000010000001111100111000111011000010110100000000000
000000010000101101000100001011100000000010100000000000
000000010010000101100010010011101110110000100001000000
000000010000000001100010110000011011110000100000000000
000000010000000111000010000000011110000100000100000000
000000010000000111100111110000010000000000000000000000

.logic_tile 15 24
000001000101001111000000000011000000000000000000000000
000000000000100011100000000000100000000001000000000000
011000001110100111010000000000000000000000100100000000
000000000000010000000000000000001000000000000000000000
110000000000000000000000001011011110111100100000000000
010000000000000000000000001101001111111100000001100000
000010100000100101000010100011111010111100000000000000
000001101100000000000100001111001100111101000001100100
000001010000000011100110000000000000000000100100000000
000010111000000000000110010000001000000000000000000000
000010010000011000000000000011100000001001000010000000
000010110000000101000000000000001111001001000000000000
000000010000110000000010100000000001001001000010000000
000000010000000000000110101111001011000110000000000000
000000011010101000000000001000000000000000000100000000
000000110001001101000000000001000000000010000010000000

.logic_tile 16 24
000011000001000111000010000000000000000000100100000100
000011100000101101000011000000001100000000000000000000
011000000001010101000111000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
110000001010000000000111100000000000000000000000000000
110000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000000001001000000000010000000000000
000000010000000000000000010001101110000110100000000000
000100010000001001000011101001001000000001010000000000
000010010000001000000010000000000001100000010000000000
000000010000000101000000000001001101010000100000000100
000000010000001000000111100101011001001001000000000000
000000010000001011000100001011111100000010100000000000
000000010000000000000000000101000000000000000100000001
000010110000000000000000000000100000000001000000000000

.logic_tile 17 24
000000001010010111000011100101011100001110100000000000
000000000100100000100010010000011101001110100000000000
011000000000000111100000010111011010111001000000000000
000000000000000000000010000101001000110101000000000000
010000000000000000000110100000000000000000000100000000
010000001100000101000000001111000000000010000000000000
000000000000000001100000000000000000000000000000000000
000000000110000111000000000000000000000000000000000000
000000010000001101100000010101100000000000000100000000
000100010000000001000010000000000000000001000000000000
000001011100000000000010000101011110101100010000000000
000010110000000000000100001111111000011100010000000000
000000010000000101100111010011101100000010100000000000
000000010000000000000010001101100000101011110000000000
000001010001010000000111100011011001000001000000000000
000000010000000000000100001001011000010010100000000000

.logic_tile 18 24
000000000000010000000011100001111011101001110000000000
000100001000100101000011100001001000101010110000000000
011010001100001001100111000000011110000100000100000000
000000000000000001000100000000000000000000000000000000
110010000000000000000110010000000000000000000000000000
010001001110000000000011100000000000000000000000000000
000000000000001000000010100000011010010011100000000000
000000000000000111000100000111011001100011010000000000
000000010000010000000000001111001011001001000000000000
000000010000000000000010101101011101001010000000000000
000000010000100000000111001011100001101111010000000000
000000010001000000000110001001101111000110000000000000
000010111000001000000000010000000000000000000000000000
000001010000000101000010100000000000000000000000000000
000000010000000001000000011101001000000011100000000000
000000010000000000000010101011111111000010000000000000

.logic_tile 19 24
000010000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
011000000000100000000111100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
110000000000100000000000000101000001000110000000000000
110000000001000111000000001011001100101111010000000000
000001000000000111000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010110001000000000000010000000000000000000000000000
000001010000100000000010100000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010001010000000111001001100000011111100000000000
000000010000000000000100000011101101001001000000000000
000001011110000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010000000000000000000000000000001100000100000100000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000001000000000010000000001000000001000000000
000000000000000011000011110000001000000000000000001000
011000000000001000000111100011100001000000001000000000
000000001010001111000100000000001001000000000000000000
110000000000000000000000000000000000000000001000000000
010000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001110000000000000000000
000000010000000000000000011101101000100001010100000000
000000010000000000000011010111101000010001100000100000
000000010000000000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000010000001101100000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000101000000000000000100000000
000000010000010000000000000000000000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000110100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000000011000000100000100000000
000000000000001011000000000000000000000000000010000000
010000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000110100000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010010100000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000

.ramt_tile 25 24
100000010000000111100000000000000000000000
000000010000000111100000001101000000000000
011000010000000000000011101000000000000000
000000010000000111000000000011000000000000
110001000000000011100111100000000000000000
010000100000000000000100000001000000000000
000000000000000111000000000000000000000000
000000000100000000000000000001000000000000
000000010100100000000010011001100000100000
000000010001000000000110010101100000000000
000000010000000111100000001000000001000000
000000010000001111100000000111001111000000
000000010000000000000000001000000000000000
000000010000000001000000000001001010000000
110010110000001000000000010000000000000000
010000010000001011000011000111001101000000

.logic_tile 26 24
000000000000000101000011110000000000000000001000000000
000100000000000000100011110000001011000000000000001000
011010000000000111100000000111001010001100111000000000
000000000000000000100000000000011000110011000000000000
010000000000000101000010110011001001001100111000000000
010000000000000000000010000000001111110011000000000000
000000000000000001100000010111001001001100111000000000
000100000000000101000011100000001010110011000000000000
000000010000000111100000000011001000001100111000000000
000000010000000000100011110000001010110011000000000000
000000010000000001100000001101101001101010010100000000
000000010000000000000000001101001000011010100000000000
000000010000000111100000000011111011000010000000000000
000000010000000000100000000101001111000000000000000000
000000010000000000000110000011000000111001110100000000
000000010000000000000000001001101011100000010000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000100000100000000
000000000100000000
000000000100011000
000000000100000000
000000000100000000
000100000101000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000001000000000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
011000000000001011000011000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
001000000000000000000000000000011010000100000100000100
000000000000000000000000000000010000000000000000000000
000010100000000001000000010000011000000100000000000000
000001000000000000100010100000000000000000000000000000
000000010000000000000000000011111001101001110000000000
000000010000000000000000001111111101010101110000000000
000000010000000001000110010101100000000000000100000001
000000010000000000000010000000000000000001000000100000
000000010000000000000110100001111101010000000000000000
000000010000000000000000001001001111010010100000000000
000000010000000000000010101001011001100000000000000000
000000011110000000000000000011001000110000010000000000

.logic_tile 2 25
000000000000000101000110111001011010001000000000000000
000000000000000000100111001101001001001101000000000101
011000000000000000000010111011000000010110100000000000
000000000000000000000111111001101110100110010000000010
110001000000001001100110110001001110010110100000000000
110010100000001111100010001101100000101010100000000000
000000000001011011100111101011111110101011110000000000
000000000000000101100011001101110000000001010000000000
000000010000001111100000000011000000000110000000000000
000000010000000011000010110011001010011111100000000000
000000010000000000000000010101101010010100000000000000
000000010000000000000010000101001100010000100000000000
000000010000000000000010100111000000000000000100000000
000000010000001001000110000000100000000001000000000000
000000010000000000000110111011111000101100000000000000
000000010000000000000011001111111011001000000000000000

.logic_tile 3 25
000100000000000101000111001111111000000011110000000000
000000000000001101100011101101011110000010110000000000
011000000000000000000111010001111001000011100000000000
000000000000001001000111101001011100000001000000000000
110100000001001111100000000000000001001001000010000000
110000000000001001000000000011001110000110000000000000
000001000000001101000110101001011000001001000000000000
000010000000001011100000000111011010000110100000000000
000000010000001000000000001001011101010000000000000000
000000010010100001000010101011011010100001010000000000
000000010000000001100011100011001010010111110000000000
000000010000000000000010000111100000000010100000000000
000010110000000001100010000000000000000000000100000000
000001010000000111000000001001000000000010000001000000
000000010000000101000000001011001010010111110000000000
000000011110000001100000000101100000000010100000000000

.logic_tile 4 25
000100000000000001100111000011100001010000100000000000
000100000000001001000111110101001000110110110000000000
011000000000000011100010100000000000000000100100000000
000000000000000101100110100000001001000000000000000000
110000000000000001000110101111011001010010100000000001
110000000000000001000000000111011101000010000000000000
000110100000000101000000000101111000111001110000000000
000101000000000011000010110101011000101000000000000000
000000010000001011100110101111101101110110000000000000
000000010010000001000000001111011100111010000000000000
000000010001011111100110011001001101101110000000000000
000000010110100011100011100101101101101000000000000000
000000010000000000000110100011011010010110000000000000
000000010010000001000100000001011011001001000000000000
000010010000001001100010101101011000010000100000000000
000000010000001001000100000001011000010100000000000000

.logic_tile 5 25
000100000000000101000110100000000000010110100110000000
000100001000000000100000000111000000101001010001000000
011000000000101111100000001000001100000001010000000100
000000001100010101100010101101010000000010100010000000
110000000001001001000000000001011111000000100000000000
000000000000100011110000000101011000101000010000000000
000010001000000000000010111011111010010001100000000000
000001101101010000010110000111111010110010110000000000
000101010000001011100110110000011000000100000110000000
000100010000001011000010000000000000000000000000100000
000000010001010011000000010000000000001111000100000000
000000011111000011000011000000001100001111000000100000
000000010000000001000000001001001100000011000000000000
000001010000100000000000000011111100001011000000000000
000000110000000000000000001001101101101001010010000000
000011111010010011000011101101111100101011010000000011

.logic_tile 6 25
000100100000100001100111000000000000000000000100000000
000100000001011001000100000001000000000010000000100000
011100000001010011100000001000011010101001000000000000
000100000110100000100000001111001001010110000000000000
010010100000001111110111000000011100111001000000000000
000001000000001101000100001011011010110110000000000000
000110000000000111100000000111001010000001000000000000
000101001010000001100000000001011111101001010000000000
000000010000000000000000001001101010111000000000100000
000000010000000000000010101111001101010000000000000000
000000010001000001000110000000000001000000100000000000
000000010000100000000000000000001010000000000000000000
000000010000000011100000010000011100000100000100000000
000000010000000000000010000000000000000000000001000000
000100010000000000000110011000000000000000000100000000
000100010000001111000011000111000000000010000000000000

.logic_tile 7 25
000001000000000000000010010000000000000000100100000000
000000100001010000000110110000001010000000000001000000
011100000000000101000011100111111101010011100000100000
000100000000010000000110110000001010010011100000000000
010001001110001001000010100101101000000111010000000000
010000000000001111000100000000011100000111010000100000
000000000010000001100111101000001010101001000000000000
000000000000000001000000000001011110010110000000000000
000100010000000011100110011000011000101000000010000100
000000010100000001000011101011010000010100000000000001
000110010000000101100011001001101110101000000000000000
000100010000000101100111001011111111011000000000000000
000000010000001000000011001011101101110110110010000010
000000010000001101000111000101011011010110110001100000
000000110000010001000010000111101100101000000000000000
000001010000000000100000000101111100100100000000000100

.ramb_tile 8 25
100100000001000011100000001000000000000000
000100010000000000100010001001000000000000
011000000000001000000000010000000000000000
000000000001001111000011010001000000000000
010000000000001001000000000000000000000000
010000000000000011000010000011000000000000
000010100010001001000000000000000000000000
000000000000001011000000001011000000000000
000110010000000000000010000011100000000000
000101010000000011000000000101100000000100
000001010001110000000110000000000000000000
000010010000010000000100001101001111000000
000000010000000000000000001000000001000000
000000010000000000000010000101001110000000
010010010000010001000000000000000001000000
010001010100000000100000000101001010000000

.logic_tile 9 25
000000000000000011100000011101000000010110100011000000
000000100001011111100010010001101001100110010000000000
011000001001000111000000000101011000101010100000000000
000001000000100011000011100000010000101010100000000000
010000001110101101000111100000001010000011110010000100
110000000000010001000111110000000000000011110000000000
000000100000011000000000011000001111100001010000100000
000001100000000011000010001101001010010010100000000000
000100010000000001000000000000000001000000100100100000
000010010000000011000011110000001111000000000000000000
000000010000010001100000000101001100111100110000000000
000000010100000000000000001111001000010000100000000000
000000011100001101000011100011101110010110100000000000
000000010000001011000111111011001010010010100000000000
000000111111010000000010001001001110101001010000000001
000011110111010000000000000001011100111001010000000000

.logic_tile 10 25
000000100000000111000011110101001001001100111000000110
000000000000000000000011000000001010110011000000010000
000000000000001111100111010001001001001100111010000000
000000000000101001100111110000101001110011000000100010
000000000000001111100011100011001001001100111010000000
000000000000001001000100000000001000110011000000000010
000010100000100011100000000101001000001100111000000000
000010101010000111000000000000001111110011000000000010
000000010000000001000000000001001001001100111000000100
000000010000000000000000000000101001110011000010000000
000010011100000000000000000111101000001100111000000000
000000010000010000000000000000001000110011000000100000
000000010001000001000000010001101000001100111010000010
000000010000100000000010100000001110110011000000000000
000001110000000101100000000101001001001100111000000000
000011011010000000000000000000101010110011000000000100

.logic_tile 11 25
000000001110001001000000001011011101000010100000000000
000000000000101011100000000101011100000000100010000000
011000000000000001000111000111000001001001000000000000
000001000000000000100100001101001001000000000000000000
010000001100000101000000010001100001100110010000000000
000000000000000000000011010000001011100110010000000000
000100000001010101100111101000011101110100000000000000
000000001000000000000010110111011011111000000000000000
000000010000100001100010000001100000111111110000000000
000000010001000000000100000101000000000000000000000000
000010111010010000000110001000000000100110010000000000
000001010000001111000010001001001101011001100000000000
000000010000000001000010000000000000000000000100000000
000001010000000000000000001111000000000010000000000000
000001010000000000000000000001001111101001000000000000
000010010000000001000000000001001001110111000000000000

.logic_tile 12 25
000000000000000111100011110111100000000000001000000000
000010100000000000100010000000100000000000000000001000
011010100000001000000000010011111100001100111011000110
000000000001000001000010100000011000110011000010100001
110100000000000000000000000101101001001100111001000111
010100000000000000000000000000001100110011000011000111
000100100000001000000000011111001000011010010001000100
000001100100001011000010000111100000110011000001100101
000000010000000111000000011111011110100000010000000000
000010010100000000100011101001111001010000010000000000
000001010001001101100000001001101111110010100000000000
000010010000100011000010100011001011110000000000000000
000001011110000001100111110111001100000011100000000000
000000111010000111000110010000001001000011100000000000
000000010000010000000000000000000000000000000100000000
000000010000100001000010101001000000000010000000000000

.logic_tile 13 25
000001000000001000000011111101001110101101010000000000
000010100000010001000010100011001100011001000000000000
011000000000000101000010000011101101000000010000000000
000000000100000000100100000000001111000000010000000000
110000000110001011100010110101101011000001110000000000
110000000000010011000010101101111111000000100001000000
000000000000001000000110000001011110000010000010000000
000000000100001011000110111001001100000110000000000000
000001010001010001100000010000011010110011000000000000
000000111100000001000011000000001100110011000010000000
000010110001000000000110001001011011010100000000000000
000000010000010001000010111101111101010000100000000000
000010010001011000000011101001111000010000000000000000
000011110001110111000100001011101010010110000000000000
000000010001110111100110010011000000000000000100000000
000000011000010000100111000000100000000001000000000000

.logic_tile 14 25
000100000001011101000111111011011100111100000000000000
000000000000101111100111110011000000101000000000000001
011000000001011011100011000101111011101000110000000000
000000000100011111000100000101011111011000110000000000
010000000001010011100010101001101010000111000000000000
010000000000000111000110100111011010001001000000000000
000001000000000111100010000101011110000011100000000000
000000000000000000000000000001111111000010100000000000
000000010000000101100000010000000000000000100100000000
000000010110010000100010000000001000000000000000000000
000001011000001001100000001011001110110001110000000000
000010010000000111000010110001101011101001010000000000
000000010000100011100000010001100000000000000000000000
000000010101000000100011010000100000000001000000000000
000101011000000111100010000001111100010000000000000000
000000110000000000100010011001011010010010100000100000

.logic_tile 15 25
000000000000100101000000011101111001011101010000000000
000000000001010000000011111101001101000110100000000000
011000100000001001000000010101101100011101010000000000
000000000001010001100011110001111011001001010000000000
010000001100001101000110000000001100000100000100000000
010010100000000001000010110000010000000000000001000000
000011100000001111100111010111011000110010110000000000
000010000000000101100011110111011100010001100000000000
000000011100100001100111100111011011001001100000000000
000000010001010000000110010101101100101001110000000000
000000010000000001100010000101101101101010000000000000
000000110100001111000110100101011110010111100000000000
000000011100000011100000001101111111100010010000000000
000000010000000001000010000001101100010111100000000000
000001010000101001000000001101011111000001010000000000
000000010000000111000000000011101101000010010000000000

.logic_tile 16 25
000000000000010001100010010111011000000010100000000000
000000000001101101000011111001101000000110000000000000
011100000000000001000111000000001011000010000000000000
000100001110100111100100001101001001000001000000000000
010000000001000111100111111101111111001000000000000000
110000000001010000100011011111001010001101000000000000
000001100001011111000111100000000001000000100100000000
000010001010100001000100000000001100000000000000000000
000110110111010011100000000111001101110010110000000000
000101011000100000100000001111101110100010010000000000
000000010001010001000000000001011001000001010000000000
000000010010100001000000001111101111000110000000000000
000000111100000000000110010000001000000100000100000000
000000010000000000000011000000010000000000000000100000
000000010000001101000111000011111010000011110010000000
000001010000000101000110000001010000000001010000000000

.logic_tile 17 25
000000000000000001000000000000000001000000001000000000
000000000100000000100000000000001000000000000000001000
011000100000001000000000000011111001001100111000000000
000001000000001011000000000000101110110011000000000000
110000000001011001100011100111101001001100111000000000
110000001100101111010000000000101011110011000000000000
000000000000000000000111100111101001001100110000000000
000000000000000000000110110000001111110011000000000000
000000010001010101100000000001011011110110000000000000
000000010000100000000000001101011100110101000000000000
000000011110000000000000000001101010000000000001100111
000000010000000011000011110011000000000010100001000001
000000010000000000000011000011000001000000000000100000
000000011110000000000000000101001000100000010000000000
000000110000000001100000000000000000000000100100000000
000001010110001111100011110000001010000000000000000000

.logic_tile 18 25
000000000001000000000110000011101000100000000000000000
000000000000010000000011110000011010100000000000000010
011000000000000001100000000101011000010100000000000000
000000000000000000000011111101110000000000000000000000
010000000000000101100110110101000001000000000000000000
010000000000000000000010101101101001100000010000000000
000001000000000000000000000001101010001000000000000000
000000100000000000000000000000111011001000000000000000
000100110000000000000000000001011100000000010010000101
000001110000000000000000000000101010000000010000000111
000100110001000011100000000001101010101000000000000000
000001010000100000100000001101110000000000000000000000
000000010000000000000000000011111000000100000011100100
000000011010000000000000000000001010000100000000000111
000000011110000000000111100111100000000000000100000000
000000010000000000000000000000100000000001000000000000

.logic_tile 19 25
000000000000000000000000000000001010000100000100000000
000000000000000000010010000000000000000000000000100001
011001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010010000001100000000111100000001110000100000000000000
110001000000110001000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000101
000000000000000000000000000000100000000001000001000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010001100000000000000000000000000000000000000000
000000010000111101000000000000000000000000000000000000
000100010000000000000000000000000000000000100000000000
000000010000000000000000000000001110000000000001000000

.logic_tile 20 25
000000000000001000000000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000100000000
000001010000000000000000000001000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000010000011100000000000000100000000
000000010010000000000000000000000000000001000001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000101000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
011000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000100000010100000100
000000000000000000000000000111101000111001110000100010
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000001100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000010001001000001010110100000100000
000000000000000000010100000011101010011001100000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000011000000100000000000000
000000000100000000000000000000010000000000000000000000
000000000000000111100000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000000000000000001000011111001011100000000000
000000010000000000000000000101001110000111010001000000
000000010000001000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000010010001000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000101100000000000000000000000000000000000

.ramb_tile 25 25
100000000000001111100011101000000000000000
000000010000001011100011001011000000000000
011000100001011000000000000000000000000000
000001000000001111000000000001000000000000
010000000001010011100000001000000000000000
010000000000100000100000000101000000000000
000000000001010011100000001000000000000000
000000100010001001000000000111000000000000
000000010000000000000010000101100000000000
000000010100000000000000000001000000000000
000000010000000011100000001000000000000000
000000010000000111000010110011001001000000
000000010000000000000000000000000001000000
000000010000000000000000000101001100000000
010000010000001000000000000000000001000000
010000010000100011000010001011001111000000

.logic_tile 26 25
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000001000000000000000111011100101000110100000000
000000000000100000000010100000111000101000110000000000
010000000000000001100011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000010000000000000000001011100000000000000000000000
000000010000000000000000001001101010000110000001100000
000000110001000000000010000000000000000000000000000000
000001010000100000000010000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000011000000000000000000000100000000
110000000000000000000000000011000000000010000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000111100011100000000001000000100000000000
000001000000001111100011000000001011000000000000000000
011010000000010101000000001001111011101001110000000000
000001000000100101000010110001101111101010110000000000
010000000000000000000010111101101110000010100000000000
010000000000000000000110110001001101000001100000000000
000000000000011101100010000000000000000000000000000000
000000000000100001100011101101000000000010000000000000
000000000000000000000010000011001000001110100000000000
000000000000000000000110010000111111001110100000000000
000010100000000000000000000000001011000010000000000000
000001001100000000000000001111011011000001000000000000
000000000000000000000010110001001100110000010000000000
000000000000000111000110001111011000010000000000000000
000000000001010000000000010000011010000100000100000000
000000000000100000000010000000010000000000000000000000

.logic_tile 3 26
000100000000000000000010011001111100101001010000000000
000100000010000000000010001011100000101010100000000000
011000000000011111100111111001001111110010100000000000
000010001100001111100111100101101011110001100000000000
010000000000000000000110100000001000000100000100000000
110000000000000101000100000000010000000000000000000000
000000100000001101100111000101111000111100100000000001
000001000000001011000011100111001010111100000010000001
000000000000000001000000000000000001000000100100000000
000000000000000000100000000000001011000000000000000000
000010100000010011100000001111101110101011100000000000
000001000000100000000010000001001100101001000000000000
000000000000000001000000001111111001101001000000000000
000000000000001111000010011011011001100000000000000000
000000000000000101000000000000000000000000000100000000
000000001110001111100000001111000000000010000000000000

.logic_tile 4 26
000100000000000101000010011001011010000010100000000000
000101000000000001100011111011101010000110000000000011
011000000001011011100110110001111010100010110000000000
000000000000100111100010100101101000010000100000000000
010000000101001001100110000111000000000000000100000000
010010000000000111000000000000000000000001000000000000
000010100001000101000010100011001111000110000000000000
000001000000100111100100000011011001000010100000000000
000000100000000001000000000000000001000000100100000001
000000000000001111000000000000001000000000000000000000
000010000000001001100000001001001110100111010000000000
000001000000000101000010011111001100010010100000000000
000000000001001001000010001001111111111101010000000000
000000000000100011000000001101001110010000100000000000
000010000000000101000000010011101011111001110000000000
000001000000001111100010100101011100110100010000000000

.logic_tile 5 26
000000000000001000000110001000000001111001110010000000
000000000000000111000010110111001001110110110000000001
011000000000000000000000010011111010100010010000000000
000010000000000000000011101001101101010111100000000000
010000000000000000000011100000000001000000100100100000
110000000000000001000111100000001111000000000000000000
000010101000000011100110000001011101010101000000000000
000001001100000000100000001011101101111110000000000000
000000000000000000000011000111101010011100000000000000
000000000000000000000000000001101001000100000000000000
000010101000000000000110100000000001100000010000000000
000001000000000111000010111111001110010000100000000000
000000100000000000000000010101011101000001010000000000
000000000000000000000011000001011011101111010000000000
000000000000010001100011100000000000000000000100000000
000000001110100001000010111101000000000010000000000000

.logic_tile 6 26
000000000000000011100000000111111001101000000000000000
000001000000000000000000001011001100100100000000000000
011010000001100011100111110001101010101010100000000000
000001100000111111100110001011100000101001010000000001
010010000000000111000111101111000001000110000000000010
110000000000000000000100000011101111011111100000000001
000001001110010000000000001111111100010110100000000000
000010000001110000010010010011000000101010100000100000
000000001110100000000110011101111100110000010000000100
000001000001010000000010110111101010010000000000000000
000010101010100011000000000011111000000111010000000010
000001000000000001100000000000001000000111010000000000
000000000000000000000000011001000001111001110000000000
000000000000000000000010110011001000100000010000000000
000011000010000001000010001000000000000000000100000000
000001000000000001000000001001000000000010000000000000

.logic_tile 7 26
000000000000001000000000000001111000110100000000000000
000000000000001011000010110000101110110100000000000000
011000000100000011100011100001101000111001000000000010
000010100100001101100110110000011100111001000000000000
010000000000100000000111100000011110000100000100000000
110001000001010000000011110000010000000000000000000000
000000000110010000000010100001111010101100010000000000
000000001100000101000100000000111100101100010000000010
000000000000000011000011011011011110111101010000000010
000000000000000000000111010001000000010100000010000000
000000001010000000000000000001011110101000010000000100
000000001111010000000000000111011011101001010000000000
000101001100001101100000000101101100001101010000000000
000110000000000001100000000000011101001101010010000100
000010100000001000000010000001011010111001000000000010
000000000000001011000010010000111100111001000000000000

.ramt_tile 8 26
100100010000100011100000000000000000000000
000100010001010000000000000101000000000000
011111011001010000000111100000000000000000
000110010000001111000100001011000000000000
010000000000000011100010001000000000000000
110000000001000000100000001111000000000000
000000100001010000000000000000000000000000
000001000000000000000000000011000000000000
000000000110101001000010000001100000000000
000000000001010011000100000011100000000000
000010100000010111000111101000000001000000
000011100001010000000000001111001101000000
000000000000100001000000001000000000000000
000000000001000000000000000111001110000000
010010100001010001000110101000000000000000
010000100000000000100110010011001000000000

.logic_tile 9 26
000100000000001101000111000111101101010000000000000000
000100000000001011100100000000111010010000000000000000
000000000000111111100111101111011110100100010000000000
000010100000000001110011111111011101111001010000000000
000000000000000000000000000001011010101010100000000000
000000001010000000000011110000100000101010100000000000
000000001011001111000000001000000000100110010000000000
000010100000101011000000001111001001011001100000000000
000001100000011001100010000011111000101001010000000000
000011100000000001000100000001010000111101010000000000
000100100110001011100000000011011100010010100000000000
000111100001000101100000000011001011000000000000000000
000000000000000001000000000001001111111111010010000000
000000000000000000100011100000011001111111010001000100
000010000010001000000110111000011001110100010010000000
000000100001000111000110110001001110111000100000000000

.logic_tile 10 26
000000000000000000000110110101101000001100111010000000
000000000110000000000010100000101100110011000010110000
000001000000000111000011100101001000001100111001000000
000010000110000000000110010000101100110011000000000001
000110000000000000000111100001101001001100111000000001
000100000000000000000000000000001101110011000000000010
000000000110001000000000000111101001001100111000000000
000000000111011001000011110000101010110011000000000010
000000001000101001100000000001001000001100111000000010
000000000000000101100000000000101111110011000000000000
000000000000000000000000000001101001001100111000000000
000010100000000000000010010000101001110011000001000100
000000100000100001000111010111101000001100111000000000
000000000000010000100110100000001001110011000010100000
000100000001001000010011100111001000001100111000000000
000000001111111111000100000000001111110011000000000110

.logic_tile 11 26
000100000000000011000110110111011000101010100000000000
000100000000000000000011010000010000101010100000000000
011000000110100111000111100101111010000010000000000100
000010100101010000100011110001101001000010100000000000
010000000000000101000111110000011110101010100000000000
110000000001000000100011011011010000010101010000000000
000010000000000001100110000101011001110000100000000100
000001101000100000000010001111011000010000100000000000
000000000000010011100000010000000001000000100110000000
000000100000100000100011000000001100000000000000000000
000100000000000111000000000000011110010000000000000000
000101000000001001000000001101001100100000000000000000
000000000000000000000000010101100000000000000100000001
000000000000000001000011010000100000000001000000000000
000010100000110011100010000111101001101001110000000000
000000000000110000100010000011111100010001010000000000

.logic_tile 12 26
000101000000000011100111000101000000000000000000000000
000110100000000111100010101011001111010000100000000000
011000101010001101000110000000011001001011100000000100
000011001100000001000011111011001000000111010001000001
010001000000001000000110111001001001000101010000000000
110010100000001011000110001101011111101101010000000000
000000001011000001100010111001000000111111110000000001
000000000010100111000011000101000000000000000000000000
000000001100000101100111000011011101000001110000000000
000000000000000000100010000111011010000011110000000000
000000000000000000000110101001011111000010100000000000
000100000010000000000000001111101001001001000000000000
000001000000100101100010001001001011111110000000000000
000010100001000000000000001001111110101010000000000000
000000101000000101000110011000000000000000000100000000
000011100010000000100010101101000000000010000000000000

.logic_tile 13 26
000100000001100000000110010011101011000110000000000000
000001000001010000000011101101101001000101000000000000
011010100000001111100000010111011000010100000000000000
000000001000001111000010001111011010100100000000000000
010001100000001000000111100000011000000100000100000000
010010000000101011000100000000000000000000000000000000
000000000110000000000010011011011001011101010000000000
000000001110001101000011101101101010000110100000000000
000000000000100001100000011101011011010000110000000000
000000001001001001100010001011001001000000010000000000
000110100110111000000110001001101110110010110000000000
000100000000000001000110111111001001100010010000000000
000000000000001011000000010000000001100000010010000111
000000000000000001000010000011001011010000100011000010
000000001001000000000000000011100000000000000000000000
000000100011100000000010110011001110000110000000000000

.logic_tile 14 26
000010000001010001000111001001000001010110100000000000
000001000000100000000011101001101011000110000000000000
011100000101001101000010111101001111101000010000000000
000100001010010011100111101001011100101010110000000000
010000000000100101000111100101111001100010010000000000
000010000000000000000110110011101111010010100010000000
000000000110000001100111100101101000010100000000000000
000010100000001111000010111101011111011100000000000000
000000100001001111100111100001000000000000000100000000
000000000000010001000000000000000000000001000000000000
000011100000000101000000000001101110100000110000000000
000011101010000000000000000000111100100000110000000000
000100001000000000000011101000000000000000000110000000
000100000000000000000110010001000000000010000000000000
000000000000000101100011100111101011000011100000000000
000000000000000000000100001011011010000010000000000010

.logic_tile 15 26
000000000000000000000110010111001100101000000000000000
000000000000000000000011110000110000101000000000000000
011110000000001000000000000011111111000010000000000000
000100000000001111000000000111111110000111000000000000
010000001000001001100011100000001100000100000110000000
010000001100000001000010110000000000000000000000000000
000010100000001000000000000011111001000001010000000000
000010101000001011000010100111001010001001000000000000
000000000000000011100010010000001010010100000010000000
000000000000000000000011111111010000101000000000000100
000010100000111000000000010101001101101000110000000000
000001001100010111000010101001011011111100110000000000
000000000000001000000010010101001010111100000000000100
000001000000000111000010111101101111111101000010000000
000010101001001000000111000000000000000000000000000000
000000001101110111000100000000000000000000000000000000

.logic_tile 16 26
000000001000100111100110000111001100101001010000000000
000000000000010000100011111101010000010101010000000000
011100000001000101000000000101011111011100100000000000
000100001000001111100000000000011101011100100000000000
110000000110000011100010110001101000100010010000000000
110000100001110000100110000111011101010010100000000000
000000000000000001000011101101111001101000010000000000
000000000001010000000100001011101110000000100000000000
000000000110000101000111001101001100010010100000000010
000000001110000000000111100101101001000001000001000000
000000000000010000000111101101100000101001010000000000
000010001001000000000000000111101101100110010000000010
000000000000001001100010100000000001000000100100000000
000000001000000101000000000000001110000000000000000000
000000001000001001000110000000001010000111010000000000
000001000010000011000000000001011110001011100000000000

.logic_tile 17 26
000001001100001101000000010000001010000100000100000000
000000100001001111000010010000000000000000000000000000
011000001011011011100010101101000000100000010000100100
000000000000100111100000000001001000000000000001100010
110000000000001001100000000001011000000000000011100100
010000000000000011100011111001000000000010100010100100
000000101001010000000010111011011000011100100000000000
000001000000100000000111101001001011011100010000000000
000000000000000000000110000001011000000001010010100111
000110000000000001000110011001000000000000000010000101
000010101010000000000000001001011011001001000000000000
000000101100000000000000001101011001010111110000000000
000000000000000000000110001111111010011100100000000000
000000000010000000000000001111011000011100010000000000
000010100110101001000010100111011110100111010000000000
000001101110010101000000001011101011100001010000000000

.logic_tile 18 26
000000000110000000000010100000001110000000010011100110
000000000000000000000010100111001010000000100000100001
011000000000001101000000001111001000000000000011000101
000010100000000111000000000101010000010100000001100000
110000000000000101000000000101100000100000010011100101
010000000001000000000000001001001110000000000010000001
000010000000001111100000001001101110101000000011100111
000001000000000111000000000001000000000000000011100000
000100000000000000000000011000000000000000000100000000
000100000000000000000010000101000000000010000000100000
000000000110000000000000000111011000010000000000100011
000000000000000000000000000000001001010000000001100011
000000100000101001100000001001000000000000000001100111
000000000000010011100000000001101110001001000001100011
000000000000000000000000001001101110000001010000000000
000000000000000000000000000001000000000000000010000000

.logic_tile 19 26
000000000000000001000000000001000000000000001000000000
000000000001010000100000000000000000000000000000001000
000000000000000000000000000101101100001100111000000000
000000000000000000000010010000011011110011000000000001
000000000000100000000000000011101001001100111000000000
000000000001000000000010010000001001110011000000000001
000000000000000001000000000111101001001100111000000000
000000000000010000000000000000101100110011000000000000
000000000000001000000110100011101000001100111000000000
000000000000000101000010010000001100110011000000000000
000000000000000111100000000111001001001100111000000000
000010000000000000100000000000001100110011000000000000
000000000000000101100000000111101001001100111000000000
000000000000000000000000000000101010110011000000000000
000010100000010000000110110101101000001100111000000000
000000000000100000000010100000001101110011000000000000

.logic_tile 20 26
000000000000010000000000001101100000101001010100000000
000000000000000000000000000001001110100110010000000000
011000000000000101100110111111000001111001110100000001
000000000000001001000010100001001011010000100000000000
000000000001000001100110101111011011101010000000000000
000000000000101001000010000001011011001010100000000000
000000000000001000000110000111000001100000010100000001
000000000000000101000010010101001001110110110000000000
000000000000001000000110001011001010101010000000000000
000000000000001001000000001011101100000101010000000000
000010000000100000000000010101101011000010000000000100
000001000001010000000010000111101111000000000000000000
001000000000001011100000000000001011110100010100000000
000000000000000001100010010111011001111000100000000000
000000000000000000000000010111001010101000000100000000
000000000100000000000010001111010000111110100000000000

.logic_tile 21 26
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011110000100000101000000
010000000000000000000000000000010000000000000000000100
001000000000000000000000000011000000000000000100000100
000000000000000000000000000000000000000001000001000000
000000000000001000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 22 26
000000000100000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
011000000001010000000000000000000001000000100100000000
000000000000100000000000000000001101000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001000000000000010000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000011000011111010010100001000000
000000000000000000000010011011011010100001010000000000
011000000000000000000000001101111100000001010011100001
000000000000000000000000000011010000000011110001100000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011100111000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101100000000101100000000000000100000000
000000000000000000000010110000100000000001000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000010000000000000000000000000000
000000000100001111000011110000000000000000000000000000
010001000000001000000011000000000000000000000000000000
110000100000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010011000000000000000000000000000000000000
000000000000000001100000001000000000010110100100000000
000000000000000000000000000011000000101001010000000001
000000000001010000000000000000000000000000100000000000
000000000000000000000000000000001100000000000000000000
010000000000000000000000000001100001101001010010000001
010000001100000000000000000101101100010000100000000000

.ramt_tile 25 26
100000010000000111000111001000000000000000
000000010000000000000000001001000000000000
011000010001010000000000011000000000000000
000000010000000000000011100111000000000000
010000000000000000000010001000000000000000
110000000000000111000000001011000000000000
000010000000000111100000000000000000000000
000000000000000000100011110001000000000000
000000000000000001000000001101100000000000
000000000000000111000000000011100000000000
000000000000000000000000000000000000000000
000000000000000111000011100101001001000000
000000000000000011100000000000000000000000
000000000000001001100000000011001110000000
011000100000001000000000000000000000000000
110001000000000111000000000111001100000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000110000000000000000000000000000000
110000000000001001000100000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 2 27
000000000000001000000010100101101100011100000000000000
000000000000000101000110111011011000011101010000000000
011000000000001000000000000001011111101100010000000000
000000000000001001000000000011101010101100100000000000
010000000001000000000111100000001010000100000100000001
110000000000000000000110000000010000000000000000000000
000010000000001000000110001011111011001001000000000000
000001000000001101000000000011011110000010100000000000
000000000000000101000011111011100000011111100000000000
000000000000000000100010001011101001001001000000000000
000010000001010011100011100001011111010100110000000000
000000000000000001000110101001011100100100110000000000
000001000000000001100000000101111111111001110000000000
000010100000000000000000000111011000010100000000000000
000000000000001011100011100000011001010011100000000000
000000000000000001100110100011001101100011010000000000

.logic_tile 3 27
000000000000001011100010001101011000000110100000000000
000000000000000101000111100111111011001000000000000000
011000000000000111000110110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
010000000000000001000111100000000001000000100000000000
010000000000000000000010100000001010000000000000000000
000010100000000011000000001101001011010000110000000000
000001000000001101000010000001011011011001110010000000
000100000000001000000000001011101000111001010000000000
000100000000000001000000001001111100110101010000000010
000000000010000000000110000011100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000001000001010010100001111011000000100000000000
000000000000010000000100001111101110100000110000000000
000000000000000111000000000001001111100111010000000000
000000000000000000000000000001001001100001010000000000

.logic_tile 4 27
000000000000000001000000011101001100000010100000000000
000000000000000000000010001011100000010111110000000000
011000000000000000000000010011000000011001100000000000
000000000000000000000011000101001000010110100000000000
110000101110001001000011100111100000010110100000000000
010000000000000001100110000101001011000110000000000000
000010100000000101100010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000101000000010111011110100010110000000000
000000000000000111000011111111011001100000010000000000
000000000100000000000000010011111010010000100000000000
000000000100000000000011010001101111101000000000000000
000000000000001001000010100000000001000000100100000000
000000000000001011000010000000001011000000000000000000
000010000000001000000000010001101110110101010000000000
000001000000000101000010100011101011110100000000000000

.logic_tile 5 27
000010100000001111000000000001000001111001110000000000
000000000000000001000000001011001100010000100000000000
011000000000000000000000010101101010000010100000000000
000000000110000000010011100101011110001001010000000000
110000000000001111000110000000000001000000100100000000
110000000100001011010000000000001011000000000000000000
000000000000001101000111001001001101011100000000000000
000000000000001111100010110101001101001100000000000000
000000000000000011100000001011111010010100000000000000
000000000000000001000010001111011110100000010000000000
000000000110011001000110001111001011111100010000000000
000000100000100101100000000101001011101000100000000000
000000000000000101100011101011101100100000000000000000
000000000110000011100100000011001101110100000000000000
000000000000010000000111000000011001101001000000000000
000000001110100000000000000111011010010110000000000000

.logic_tile 6 27
000000000000000000000000000101001111000110100000000000
000000000000000000000011100101011011000101010000000000
011010100000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000001000000
010000000000000101000011100011100001111001110000000000
110000000000000101000100000011101010010000100010000000
000001000001001001100010100000000000000000000100000010
000010000000100011000110000111000000000010000000000000
000000001100001000000010000000000000000000100100000000
000000000000000001000000000000001001000000000000000000
000000000001010000000111010011101111010100000000000000
000000000110000001000110001111111011101110000000000000
000010000000000000000010111000011010000010100000000000
000001000010001011000011000011000000000001010000000000
000010100000000000000000001000011011111001000000000000
000000000000000001000000000111001101110110000000000000

.logic_tile 7 27
000000000000000000000000001111100001100000010000000100
000000000000000000000000000101101001110110110000000000
011000000000001001000000001011101100000110100000000000
000000000000000111100010110011101111000100000010000000
010000100000000000000011110001111101111001000000000000
110001000000000000000110100000001110111001000000000000
000001000000000001110110111000000000000000000100000000
000010000100000000000011110111000000000010000001000000
000000000000100000000000011111000001111001110000000000
000010000001011011000011000001001011010000100000000000
000000000000000011100000011000011010111001000000000000
000000000000000000100010111101011110110110000010000000
000000000000000000010000010111011100110100010000000000
000001000000001011000011000000001101110100010000000000
000010100000000001000000010001111110101001010000000000
000010100000000001100010111101000000010101010000000000

.ramb_tile 8 27
100100000000000001000000001000000000000000
000100010000000000100000001011000000000000
011000000000000000000000001000000000000000
000000000000001111000000001111000000000000
110001000000000000000000001000000000000000
010010100000000000000010010011000000000000
000000000000000011100000000000000000000000
000000000000000000100011101101000000000000
000000100110000000000111011101100000000000
000001000000001001000011010101100000000100
000000000000001000000010000000000001000000
000000000000001101000111100001001101000000
000001000000000000000000000000000001000000
000000100010000000000000000011001110000000
010000000000000001000000000000000001000000
010010000110000111000010001011001110000000

.logic_tile 9 27
000010101100000000010011100001101111000000100010000000
000000000000000000000010000111011001100000110000000000
011000000000000011100110011101101001111100000000000000
000000000110000000000011101001011100110100000000000000
010000000000100011100010000011001111001001000000000000
000000000001000000100000001101001001001001010010000000
000000001010000101000010100011011100101001010000000100
000000000000001111010100001011110000101010100000000000
000000100000000011100010010000000001000000100100000000
000001000000000000100111100000001111000000000001000000
000000000000000001000011101101111110010000100000000000
000110100000010000000011110101101001110000010000100000
000001100000100011000000000111011000110001010000000000
000011100001001011100010010000101110110001010001000000
000000000001110011000110101101011001000100000000000000
000000000111010000000100000001011101011100000000000000

.logic_tile 10 27
000100000000101000000111010011001001001100111000000000
000000000001000011000111010000001110110011000000010010
000000001110000000000000010001001001001100111000000000
000000000000000000000011100000001100110011000000000010
000000101000000111000000000111001001001100111001100001
000001000000000000100000000000001100110011000000000000
000001000000000001000000010001001000001100111000000000
000010000000000001000011110000101111110011000000000110
000000001000000101100000000001001001001100111000100100
000000000000000000100000000000101010110011000000000000
000000000000011101100000000111001001001100111000000010
000000000000101101100000000000001010110011000000000010
000000000000000001000000000111101000001100111000000000
000000100000000001000011110000001010110011000000000010
000000000000101111100000000001101001001100111010000000
000000000001000101100000000000101011110011000000100000

.logic_tile 11 27
000000000000001111100000011101011111010000100000000000
000000000001001111100011010011111111100000110000000000
011000000110001000000111101011111011001001000000000000
000010100000001111000010111101101001000110100000000000
010000000001101000010111101001101111011100000000000100
110000000000010001000111111001101000101000000000000000
000000000000000111000000000001001110101001000000100000
000000100000000000100010000111111010000110000000000000
000001000000100000000000010011100000100110010000000000
000010100001010000000010110000101000100110010000000000
000000000000001000000010010011000000000000000100000000
000000000000001111000010000000100000000001000000000000
000000000000000011000011100001001111100000100000000000
000000000000000111000010010111011110010000100000000000
000000000000000111000110110111101110000110000000000001
000010000000000000100010001111001000010100000000000000

.logic_tile 12 27
000010101100100001000111101011101010110100010000000000
000001000001000101100111100011111110110110000000000000
011000000000111000000000000000011000000100000110000000
000100000000010001000010110000010000000000000000000000
110100000000000000000010011001001111000010000000000000
010110101000000000000011010001001010000001010000000000
000000001001010111100011000001011100111100110000000000
000000000000100000100000001111101011100000010000000000
000000000000100000000000010011100001000000000000000000
000000000001010000000011110111101011010000100000000000
000000000000000000000011100101000000000000000101000000
000000000000000001000100000000100000000001000010000000
000000000000001111000110000111100000000000000100000000
000000000000000001000011100000000000000001000000000000
000000000000000000000000000001001110000010100000000000
000000000000000111000000001001011000000000100000000000

.logic_tile 13 27
000000000000000000000111011111111000000010100000000000
000000000000000000000011000111011101000000010000100000
011000000000000111000110010111111101000010100000000001
000000000110000000000011001101111111000000010000000000
110000000110000001000011111000011100001000000000000000
110000000000000000100010001001001011000100000000000000
000010000000000111000000010000000000000000000100000000
000010000110001111000011101001000000000010000000000000
000000000000100000000000010000000000000000000100000000
000000000000000000000011011001000000000010000000000000
000010101000000001000000011000011001001000000000000000
000001000101010000100010001101011010000100000000000000
000000000000100000000010000011111000111100110000000000
000000100001000000000100001101001010100000010000000000
000000001010011001100011101101101011110100010000000000
000000000000001011000010000101001011111001000000000000

.logic_tile 14 27
000001000000000000000110111101101011000000010000000000
000100100010000000000011010101101101001001010000000000
011000000010001000000110011001111000001001000000000000
000010101010001101000010111111011001000010100000000000
010000000001111111000011100011111010101000000000000000
110000000001011101000100001111100000111110100000000000
000000100000000011100000010000001100000100000100000000
000001000001000101100011110000010000000000000010000000
000000001100000000000010100001001110101100010000000000
000000000000000000000111100000111001101100010000000000
000000100001110101100010011011111001000000010000000000
000111000100000000010010011001101100000010110000000000
000000001100000000000010111011011011100000000000000000
000000000000000000000111101011101000110000010000000000
000000000000000000000000010000001010000100000100000000
000000000100000000000010010000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000001110010000000010010000000000000000000000000000
011001000000001000000110001111011111011100000000000000
000000000000001011000000001101111010001000000000000000
110100001100000000000111010111101010001110000000000000
010100000000001101000111110111011100001100000000000000
000000000111011000000111100000000000000000000000000000
000000100000000101000110110000000000000000000000000000
000000000000000000000000000001101011000111000000000000
000000000110000001000011101111101111000010000000000000
000100000000000000000000000000011000000100000100000000
000100000000000000000000000000000000000000000000000000
000000000000000001100010000000000000000000000100000000
000000000000000001000000001001000000000010000000000000
000000001000001000000111100101011010101001010000000000
000000000000000001000000000111110000010101010000000000

.logic_tile 16 27
000000000000000000000000000000001010000100000100100000
000100000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000001000100000000011100000000000000000000000000000
110001000000000000000000001101100001101001010000000000
100010100000001001000000001011101001100110010000000010
000000001010000000000000010000001110000100000100000000
000000000000000000000010100000000000000000000000000000
000010100000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011101111000000010000000000
000000000010100000000011110111111011000001110000000000
000000000000000011100010000000001100000100000101000000
000000000000000000100000000000010000000000000000100000
000000000000101000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000011100001011101010000110000000000
000000000000000000000010100101111110000000010000000000
011000100001000001100011111101111010111000100000000000
000111000000010000110111101001011010111101010000000000
010000000000001111000000010000011000000100000000000000
010000000000000001000011110000000000000000000010000000
000000000001000001100010101000000000000000000000000000
000000000000100101000000000101000000000010000000000000
000000001010010101000000001000000000000000000000000000
000000000000100000000000001011000000000010000000000000
000000000100000111100110111001111110000110100000000000
000000000000000000000011010011111001000000010000000000
000000000000000000000000000011001010101011110000000011
000000000000000000000000000000010000101011110010000000
000010100000000111100110000011100000000000000100000000
000000001110000000000000000000100000000001000000000000

.logic_tile 18 27
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000000000001000000110100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
110000000000000000000010000000011000000100000000000000
110000000000000000000000000000010000000000000000000000
000010100100010000000000000000000000000000000000000000
000010100000000000000010110000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000101001010010000000000000000000000000000000000000000
000000000000000000000111100101100000010000100000100000
000000000000000000000100000000101011010000100000000010
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000001001100110000011101001001100111000000000
000000000001000001000100000000101100110011000000010000
011000000010000000000000000101101001001100111000000000
000000001100001101000000000000101100110011000000000000
000011001000000000000111110011101001001100111000000000
000000000000000000000110000000101111110011000000000000
000000000000000000000011110001101001111000100100000000
000010000000000000000111101011001011010001110000000000
000000000000000001000110011011000000100000010100000000
000000001010000000000010110001001000111001110000000000
000001000000001001100010000011011000101001010100000000
000000000000000001000100000001100000010101010000000000
000000000000000000000000001001011101000010000000000000
000000000000000000000000000011101111000000000000000000
000000000100000000000110000001101010111101010100000000
000000000000000000000000001101010000010100000000000000

.logic_tile 20 27
000000001000000000000110101001111000111111000000000000
000000000000001101000011111011011110101001000000000000
011000000000000101100010110011000000000000000101000000
000000000000000101000011100000000000000001000000000000
010000000000001011100010001011111010100000000000000000
110000000000000111100010101111011111000000010000000000
000000000000001111000110101001011000000000010000000000
000000000000000101000010000111011110000000000000000000
000000000000001000000111000101101100101010000000000000
000000000000000111000010000101011101001010100000000000
000000001010000001100110001001111010100000000000000000
000000000001010000000011111011001011000000000000000000
000000000000001001000110010111001000000001010000000100
000000000000000001000010000000110000000001010011100100
000000000000001000000010100001011011101010000000000000
000000000000000001000000000101111000000101010000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
011000000000001000000000000001100001110110110000000000
000000000000000111000000000000001101110110110010000000
010010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000110000100
000000000000000000000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000011000000
011000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010110000000000000000000000000000
000001000000001000000011000000011010000100000000000000
000010000000000011000000000000010000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000010100000100001000000000111000000000000000110000100
000011100001010000000000000000000000000001000010000000
000000000000000111100110000101011010000011100000000000
000000000000000000100000000000101100000011100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000010000000110000001011111000010000000000000
000000000100100000010000001111101111000000000000000000
011000000000000101000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000001001000100000000
000000000000000000000000000001101001011111100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000

.logic_tile 24 27
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
100000000000000011100010001000000000000000
000000010000000000000100001011000000000000
011010100001000000000000001000000000000000
000000000110100111000000000011000000000000
010000000000000000000010001000000000000000
110000000000000000000100000011000000000000
000000000000011111100000001000000000000000
000000000000000011000000000101000000000000
000000000000000000000010000011000000000000
000000000000000000000000000111100000000100
000010100000001001000000010000000001000000
000000000000000011000010010001001111000000
000000000000000011100000001000000001000000
000000000000000000100000000111001000000000
010000000000000011100000010000000001000000
110000000000001001000011011001001110000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 28
000000000000001000000000001000000000000000000100000000
000000000000001111000000001101000000000010000000000000
011000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
010000000000000000000000000000001110000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000001100000000100000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000011110001100000000000100
000000000000000000000000000000011111001100000000000010
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000000000001000000100100100000
010000000000100001000000000000001101000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100100000000000010000000000000000100100000000
000000000000000000000011010000001011000000000000000010
000000000000000000000000000000000000000000000000000000
000000001010000000000010000000000000000000000000000000
000010100000000000000010100101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 4 28
000000000000000001100010110000000001000000100000000000
000000000000000000100111110000001010000000000000000000
011000000000000111100000001011101011000011100000100001
000000000000000000100000001101111010000001000000000000
010000000000100001100010000000000001000000100100000000
010000000001010000100010110000001111000000000000000000
000010000000000001000000000000000000010000100000100000
000001000000010101000010111101001000100000010000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000001010000000000000101101101111100100010000000
000000000000100000000010001001011000111100000010000000
000000000000000000000000000011001011101001010000000000
000000001010000000000000000101111010101011010010000110
000010000001010000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000

.logic_tile 5 28
000000000000001000000111010000000000000000100100000000
000000000000001111000110000000001110000000000010000000
011010100001010111000110000001000000000000000100000000
000001000000100000000010010000000000000001000000000000
110000000000000111100111110001111001101000010000000000
110000000010000000000010101101011110101000000000000000
000010100111011101000010000001111101001101000000000000
000001000100101011000000001101111010000100000000000000
000000000000000000000000010001011100000011100000000000
000000001000000000000011001001111101000001010000000000
000010100000010000000110110011111011111001000000000000
000001000000100000000110101101101000110101000000000000
000000000000000001000011101000000000000000000100000000
000000000000000000100100001101000000000010000000000000
000010100000000001000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000001111000111000001001111101110000000000000
000000000000000001100000000000111010101110000010000000
011000000000000000000111001000000000000000000110000000
000000001110000000000000001111000000000010000000000100
010000001110100111000010010001000000000110000000000000
110000000100010000000011010101001101011111100000000000
000110100000000001000111000000001010001110100000000000
000100000000000000000110001101001110001101010000000100
000000000000000000000010011000001100010001110010000000
000000000000000000000011101101011000100010110000000010
000010100100000000000000001011000000000110000000000000
000001000000000000000000001101101000011111100000000000
000000000000000000000000010001100000000000000100000000
000000000000000001010010000000100000000001000000000000
000000001010000000000000000000000000000110000000000000
000000000000000000000010001001001111001001000000000000

.logic_tile 7 28
000000000000000111100110000000011100111001000000000000
000000000000000001100000000101001000110110000010000000
011000000000011001100000010000011111101000110000000000
000000000110101111010011001001001010010100110010000000
010000100000000001100011100111001011010011100000000000
110000000000000111000110000000111100010011100000000001
000000000000011011100000000001101101110100010000000000
000010100001000001000000000000011000110100010000000000
000100000000100000000110111011000001100110010000000100
000100000001001001000110000101101000101001010000000000
000000000000000111100000000001100000000110000000000000
000000000000000111000000000001101010101111010000000000
001000000000100011100000000111011110111101010000000000
000010100101010001100010000011000000101000000000100000
000000000001010011100000000111000000000000000110000000
000000000000101101000000000000000000000001000000000010

.ramt_tile 8 28
100001010000001000010111000000000000000000
000010110000100011000000001111000000000000
011010010000010000000000000000000000000000
000000010111110000000000001011000000000000
110000001100100001000000001000000000000000
010000000000000000000010010101000000000000
000000100000000011100000011000000000000000
000001100100000000100011011011000000000000
000000000100000011100010010001000000000000
000000000000000000100011000001100000000100
000000000000001000000010001000000000000000
000000000000000011000000001111001011000000
000000000010000000000111001000000000000000
000000000000000000000100000111001010000000
110001000000000001000000001000000000000000
010000000000000000000010001101001100000000

.logic_tile 9 28
000000001110001000000000011111011100000001000000000000
000000000010001111010010001001111000010010100000000000
000000000000000000000000011001011100010000100000000000
000100000000000000000011011011101110010000010010000000
000101000000000001010000010101011110110001010000000000
000110100000000000000011110000101010110001010000000000
000000000000000000000111100011101100110100010010000000
000000000000000000000100000000011101110100010000000000
000001000000000001000011110111111110010110000000000000
000010100000001111100011010001101100000001000000000010
000000000000011001000010000101011011000010100001000000
000000000001111011100100001101011110000001100000000000
000100001110001000000010010011100001000110000000000000
000100000000001101000110000000001111000110000000000000
000000000000010000000011000000001110000010100000000000
000010000001000001000010010011010000000001010000000000

.logic_tile 10 28
000000100000001000000111100011101000001100111000000000
000000000100000101000000000000001101110011000000010110
000000001000000000000011110011001000001100110000000000
000000000001000000000011100000000000110011000000000010
000000000000000000000110111001111011100000000000000000
000000000000000000000111111001101010110100000000000100
000000000000001001000111010111011110000001010000000000
000000000010000011000110101001101100000110100000000000
000000000000000011100110001000001010100001010000000010
000000000000001111100011111101011000010010100000000000
000000000100000101100000000101011011011100000000000000
000000001010000000100010001011111011101000000010000000
000000000001010000000011100111111001110001010000000000
000000000000100000000000000000011101110001010000000000
000000000000000111100000001001111010000010100000000010
000010000000000001100000001001100000010111110000000100

.logic_tile 11 28
000000000000000111100000010101100001101001010000000000
000000100000001111000011010011001010100000010000000100
011000000000011000000010000000011001111000000010000000
000001000000101101000100001011001101110100000000000000
110000001110000000000011101101111111000000110010000000
110000000000000000000000001011001110100000110000000000
000000000001111101000000000000000000000000100100000001
000010100010111101100000000000001000000000000000000000
000000000000000000000010000011011100010000100000000000
000000000001000111000100001001111011100000110000000000
000000001000000000000111011001011110010000110000000000
000000000000000000000111111001011111000000100000000000
000010000000000001000111000111011111010100000000000000
000001000000000111000111101001011010101100000000000000
000000001001011011100011100000001110000100000100000000
000000000000100001000010000000000000000000000010000000

.logic_tile 12 28
000000000000001111000111011111101000100000100000000000
000000000000001011000111111101011100010000100000000000
011000000000000111100110101111111000010000100000000000
000000000000010111100100000001101111010000000000000000
010001001100000001100000000011100001000110000000000000
010000100000001001000010100000001010000110000000100000
000001000000000101100110100111001100111110100010000010
000000001010000001000000000000010000111110100000000110
000010001111001000000000011011111011001100000000000000
000000000000100011000011100011101110011100000000000010
000010100000001011100010100001011011001001000000000000
000011000000000111100100001101001001000110100001000000
000000000100100001000000010101011010010110100010000010
000000000001000000000010110101000000111110100010100011
000000100000011101100111100000000000000000100110000000
000000000000000101000000000000001000000000000000000000

.logic_tile 13 28
000001000000000000000111100000000000000000000100000000
000000100000000011000010110101000000000010000000000000
011001000001010000000110111011100001100110010000000000
000000000000100000000010101011101111101001010000000000
110000000000100111100111100111001010110000010000000000
010000000001010000100111000000111000110000010000000000
000000100001000011100111100000011000000100000100000000
000001000000100111000000000000010000000000000000000000
000000000000001000000000001000011000001011100000000000
000010100000000001000010001101011011000111010000000000
000000000000000000000110010101111100000001010000000000
000000000100011111000011101101001111001001010000000000
000100000000000000000000010000001000010111000000000000
000100000000000000000011001001011100101011000000000000
000000000001000000000000000011001001000110110000000000
000000000001000000000011100000011010000110110000000000

.logic_tile 14 28
000010100000001101000010110111001110101000000000000000
000001000000010001100110000111010000101001010000000000
011000000100000111100000000011000001000110000010000000
000000000001010000000000001001101010000000000000000000
010010100000000101100010011001011101000010100000000000
110001001100000101000010101111001010000010010000000000
000000000000000011100111000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000011100011000101011000101010000000000000
000000000000000000000010100101001001010110000000000000
000000000001001001000000000000000000000000000100000000
000000000000100111000000001011000000000010000000000000
000000000000000111100000010101001101110011110000000011
000000000010001001100011100001101011100011110011000001
000000000000000000000010100000011100000100000100000000
000000000000010000000000000000000000000000000000100010

.logic_tile 15 28
000000000000011000000110001001100000111001110000000000
000000001100101011000000001011101111100000010000000000
011010100000101001100111110101101010000010100000000000
000001000000010001000011000111001111000010010000000000
110000000000000001000000010000000000000000000100000000
010000000000000000100010000001000000000010000000000010
000000000000000101100111101001101110101000010000000000
000000000001010000000000001011001100111101110000000000
000000000000001001100000000111011001111110000000000000
000000001000000111000010011111101001101010000000000000
000000000110000000000010010101101010010101000000000000
000000000000000000000011111111101011111110000000000000
000000000000001001100011111000001111111001000000000000
000000000000100101100111110101001101110110000000000000
000000001000010000000011111111101100000010000000000100
000000000000100000000011101111101001000011100000000000

.logic_tile 16 28
000000000000000000010000000111000000000000000100000000
000000000000000000000010000000000000000001000000000000
011000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000011100000000000000100000000
000010001000000111000000000000000000000001000000000000
000000000001000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000100000000000010000001000000000000000000000000000
000001000000000000000000001101000000000010000000000000

.logic_tile 17 28
000000001010000111000111000001000000000000000100000000
000000001110000000100100000000100000000001000010000000
011000000000000000000111101000000000000000000100000000
000001001000000000000000001001000000000010000010000000
010000000000000011000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000011100000000000010000000101000000000000000100000000
000010100000000000000000000000000000000001000010000000
000010100000000000000000000000011110000100000100000000
000001000000000000000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000100000000
000000000001010000000010010001000000000010000001000000

.logic_tile 18 28
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001001100000010000100100000000
000100000000001111000000001101001100010110100000100000
000000000010100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001010111000000010000000000000000000000000000
000000000001010000000011110000000000000000000000000000
000000000000000001100000001000000000000000000110000000
000000000000000000000000000101000000000010000000100001
000010000000000000000000000000000000000000000000000000
000010000000000000000010010000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000000100011000000000000001011000000000010000000000000
000000000000000000000000000000000000000000100110100011
000000000000000000000000000000001001000000000011100010

.logic_tile 19 28
000000000010000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011010100000000000000000010111000000000000000100000001
000001000000100000000010000000000000000001000000000000
110000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000100001000000000000000001100000100000100000001
000000000000000111000010100000000000000000000000000000
000000000000000101100000010101101001001010000000000000
000000000000000111000010010000011110001010000000000010
000000000110000101100000001001100000100000010000000000
000000000000000000000000001101101111000000000000000000
000000000000000111000110100011101100000010000000000000
000000000000000000100010001111001011000000000000000000
010000000010000001100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000110100001001100100010100000000000
000000000000000000000000001111101110010100010000000000
011000000000100001100000001101001010111101010100100000
000000000000010000000000000101100000101000000000000000
000000000000000101100111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001011100000000101100001101001010100100000
000000000000000101100000001001001010100110010000000000
000000000000000101100000000001011000110011000000000000
000000000000000000000000000111101010100001000000100000
000000000000000000000000001111100001011001100100000000
000000000000000000000000000001001010101001010000100000
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000011000000000000011110000100000100100001
000000000001010000100000000000010000000000000000000000
011000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000100000
010001000000100011100110000000000000000000000100100000
110010000000010000000100000101000000000010000000000000
000000000000000000000000010000001100000100000100100000
000000000000000000000011110000010000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001000000000011000000000000000000000000000000
000000100000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000000001000000000000000000100000000
000000000000000000000011111101000000000010000000000110

.logic_tile 22 28
000000000000001000000000001111111010101001010100000000
000000000000001111000000000111010000010101010000000000
011000001110000001100000011001000001100000010100000000
000000000000000000000011101101001111111001110000000000
000000000000000001100111100001111100000010000000000000
000000000000000000000000000011011010000000000000000000
000000000000000111100111101000011010110100010100000000
000000000000000000100010101101001111111000100000000000
000000000000001000000110100101100000100000010100000000
000000000000000001000000001101101110110110110000000000
000000000000001000000110101011111000111101010100000000
000000000000000101000000001101010000101000000000000000
000001000000000101100000010000000000000000000000000000
000010100001000000000010100000000000000000000000000000
000000000000001101100000010101100001101001010100000000
000000000000000111000010101011101011011001100000000000

.logic_tile 23 28
000000000000000101100110100000000000000000001000000000
000000000000000000000000000000001011000000000000001000
011000000000001101100011100001101011001100111000000000
000000000000000101000000000000011110110011000000000000
000000000100001000000010100001001001001100111000000000
000000000100000101000000000000101100110011000000000000
000000001100000000000110100101101001001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000000011101000001100111000000000
000010000000001011000000000000001010110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000001000000110011111101001101001100100000000
000000000000001011000010011001101111100110100000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011010000100000100000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000011010000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.ramt_tile 25 28
100000010000000000000000001000000000000000
000000010000000111000000000101000000000000
011000110000000000000111100000000000000000
000001010000000111000111100011000000000000
110000000000000011100000001000000000000000
110000000000001111100000001001000000000000
000000000000000111100000001000000000000000
000000000000000000100000001001000000000000
000000000000000001000010001101000000000000
000000000000000000000100000001000000000100
000000000000000000000000001000000000000000
000000000000001111000000000111001111000000
000000000000000000000011110000000000000000
000000000000000001000011000001001010000000
110010000000001000000000000000000000000000
010100000000001011000000000111001101000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000001000000000000000000100000000
000000000000000000000011100101000000000010000000000000
011000000000000101000000010101011001100100010000000000
000000000000000000100010000101111110110100110000000000
010000000000001000000111000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000000000000000111100000011011000001111001110000000000
000000000000000000100010000001001011010000100000000000
000000000000000101100000000011011000111001010000000000
000000000000001001000000001111001011100110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000010000000001000000000000000000000000000000000000000
000001000000000001000010000000000000000000000000000000

.logic_tile 2 29
000000000000001111100110101111101110001001000000000000
000000000000000101000011100101111100010111110000000000
011000000000000111100000000000001110000100000100000000
000000000000001101100000000000010000000000000000000000
010000000000001111100011110011011001000010000000000000
010000000000000001100010000101001000000011100000000000
000000000000001111100111101001011010110010110000000000
000000000000000111100000001111011010010001100000000000
000000000000001101100000000101101110000110000000000000
000000000000001001000000001101001000000001010000000001
000000000001000000000110001101101010000001000000000000
000000000000100000000010001011001001101001000000000000
000000000000001001100010001111101011001011000000000000
000000000000001001000010000111011101001001000000000001
000000000000000001100000010000001111111001000000000000
000000001100001101000011000001001111110110000000000000

.logic_tile 3 29
000000000000000000000000000011100000000000000100000000
000000000000001101000000000000100000000001000000000000
011000000000000111000010001111100001101001010000000000
000000000000000000000100000101101001100110010000000000
110000000000001000000000000101111000000010100000000000
010000000000001001000010110011101110000010010000000000
000000000000000000000111000001011010000010000010000001
000000000000001111000111110101011011000000000000000000
000000000000001000000000011001101110011100000000000000
000000000000000001000011101011101100011101010010000000
000000000000000000000110100001011010000010100001000000
000000001110000000000110111101010000000000000000000000
000000000000001111000000000101111111100000000000000000
000000000000000111100000000111001111111000000000000000
000000000000000000000110101000000000000000000100000000
000000000000000001000010011111000000000010000000000100

.logic_tile 4 29
000000000000001000000000011101111100100000000000000000
000000000000001011000010101101111000110000100000000000
011000000000001111100010111111111000100010010000000000
000000000000001001100111110001111010010111100000000000
010000000000000101000011101001111100000001110000000000
110000000000001001100011110111101110000000010000000000
000010000001010000000110011001101011101001000000000000
000000000000001101000111010011001111010100000000000000
000000000000100000000000011101001010000011000000000000
000000000001010000000010100111101101000011010000000000
000000000000010101100010000000000001000000100100000000
000000000000010000100010010000001110000000000000000100
000000000000000001100000000111011010111101010000000000
000000000000000001000000000001001001111000100000000000
000000000000000111100110100000011100000100000100000000
000000000000000111000010110000010000000000000000000000

.logic_tile 5 29
000000000000001111000000001101101100001101000000000000
000000000000001011110000001001101110001111000000000000
011000000100100111000000010000011000000000110000100100
000010100000011101100010000000001110000000110000000000
010000000000001001000011100101011000001001010000000000
110000000000001011000000000101001100101001010000000000
000000001000000101000000001101111110111101010000000000
000000001010001001100010110111000000101000000000000000
000001000000000001000010101111011101110000110011000000
000010100000000111100000000001001111110001110000000001
000010100000100101100000001000000000000000000100000100
000001000000000000100010010101000000000010000000000000
000000000000001011100110000001001100101000000000000000
000000000000000001000000000001011111010000100000000000
000100001011011001100110100000011100000100000110000000
000010000000001101000100000000010000000000000000000000

.logic_tile 6 29
000000000000001111000000010101100001000110000000000000
000000000000000001000011000000001110000110000000000000
011000000000010011100111000001011010110100010000000000
000000000000100000000110110000111100110100010000000000
010000000000000000000111010001111100010100000000000001
110000000000000001000010001001001000101110000000000000
000000000000001101000010100000011100000100000110000000
000000000000001111000100000000000000000000000000100000
000000001010000001000000001000011000110001010001000000
000000000000000000000000001001011110110010100010000000
000000000000000001100000001000011010111000100000000000
000000000000000001000000000101001010110100010000000000
000000001110000001100000000001101010101000000000000000
000000000000000000000000000111110000111110100000000010
000000001010000101100000000000000000000000100100000000
000000100000000000100000000000001000000000000001000010

.logic_tile 7 29
000000000000000001000000001011001100101001010000000000
000000000000100111100011101011100000010101010000000000
011000001010000000000000011101111010111101010000000000
000000000000000000000011000011100000101000000000000000
010001000001000111000000000000000000000000100111000000
010010000000000000000011110000001010000000000000000000
000000001010000111000110010000000000000000100100000001
000000000000000000000011100000001000000000000000000000
000000000000000111100110001000011111000111010000000000
000000000000000000000100001111001110001011100000000100
000000000000000001000010010111011100010000100000000001
000000000000000011000110001101001111010000010000000000
000001000000001001100011010101111100010111110000000000
000010100000000001000010111111110000000010100000000000
000000000000000001000011100001011000110100010000000000
000000000000000101100100000000011110110100010000000000

.ramb_tile 8 29
100000000000000000000111010000000000000000
000000010000000111000011010001000000000000
011000000000101000000000000000000000000000
000000000000001011000000000101000000000000
010000000000001000000000000000000000000000
010000000000100111000010000011000000000000
000110000000000001000000000000000000000000
000000000000000111000000001101000000000000
000000000000001000000010001111100000000000
000000001000001101000000001011000000000000
000000000000000000000000010000000000000000
000000000000000000000011011011001110000000
000000000100100000000000001000000001000000
000000000000010001000000000101001110000000
010010000000001001000000000000000001000000
010000000000001011100000001001001010000000

.logic_tile 9 29
000000000000000000000010001011100000100000010010000000
000000000001010000000100000011101110111001110000000000
000001001000001000000110100011000000101111010000000010
000010000001010111000100000111001010000110000000000000
000000001100001111000000010001001111000110110000000000
000000000000000011000011100000111111000110110000000001
000000000111001000000111101011101010000010100000000000
000000000001100101000110000101100000101011110000000010
000000000000000111100000000001111011101000110000000000
000000000000000011000000000000111000101000110001000000
000000001111000000000010010011101110111101010010000000
000000000110100001000010111101000000010100000000000000
000000000000001101100000011101111110111101010000000000
000000000000000101000011111101110000010100000000100000
000000000000000111100111101001111110010000110000000000
000010000000000000100110011101001100000000100000100000

.logic_tile 10 29
000001000000001111100111011101101000010110100000000000
000010100000000001100011110101010000101010100000000000
000000100001010000000111110111111100010011100000000000
000001000001000000000011110011111111000011000000000000
000000000000000101100011000000011001000111010000000000
000000000000000000000000000111011001001011100000000000
000000000000000001000011100101011010010111110000000001
000000100000000001000010101001110000000010100000000000
000000000001000011100000000101100001000110000000000001
000000000000000000000000000111001010011111100000000000
000010000000000000000000010101011100000001010010000000
000000000000000000000010001111010000101011110000000000
000000001101010111000000000001011010101110000000000000
000000000000100000000011010000011001101110000000000000
000000000000000000000110000001000000010110100000000000
000000000000000000000000000001000000000000000000000000

.logic_tile 11 29
000000000000000000000111111000000001000110000000000000
000000000000000000000011111001001100001001000000000000
011000000000000101100111100011011001000101010000000000
000010100000000111000111111001001011000110100001000000
010010000000000000000110000101011000111101010000000000
010001000000000000000110110111100000101000000001000000
000000000000100111100111011111000000000110000000000100
000000000000011101000010001001101111011111100010000000
000000000000001000000111000000000000000000100100000000
000000000110000001000000000000001011000000000000000000
000000000000000000000010000101111110010000110000000000
000000001111011111000000001011001110000000010000000000
000000000000000011000111101011111001100000010000000000
000001000000000001000011111111111100100000100000000000
000000000000000011100010001101111110101000010000000000
000000000000000000100000000101101110011101100000000001

.logic_tile 12 29
000000000000100000000111010000000001000000100100000000
000000000000010000000011100000001000000000000000000000
011000000000001000010110000111101100010110100000000000
000000000000100011010000001001010000101010100000000100
010000001110000001100000001001000000010110100000000000
010000000000001111000011110111101101100110010000000000
000000000000000111000000001101001111000101010010000000
000000000000000000100000001011001001001001010000000000
000001000000000000000000010000001111110001010000000000
000010100000000000000011101111011010110010100000000000
000000001010100000000110100101101110010111110000000100
000000000000000000000000001111010000000010100001000000
000000000000000111100010010101001010000110110000000000
000000000000000000100011100000101101000110110010000000
000000000000000011100000000011000000101001010000000000
000000000000000000000000001101100000000000000000000000

.logic_tile 13 29
000000001100000001100111100011111011000111000000000000
000000000000000000000110111011011001000010000000000000
011000000100000101000000010111101100010110100000000000
000000000000000000100011001101101110010100100000000000
010001000000000001100000000001000000000000000100000000
000010100000000000000010110000100000000001000000000000
000000000001110000000000001001001110000000110010000001
000000001000011101000010100001101000000000010001000000
000000000000101011000000001000000000111001110000000000
000000000001000001000010010011001111110110110000000010
000000000000001101100000001000001010110100000000000000
000010100000000101000010110001001011111000000000000010
000000000000001011100011000011011011101001110010000000
000000000000001001000000000111001101101001010000000010
000001000000100000000111000011101111001101000000000000
000000000000000000000011100000011111001101000000000000

.logic_tile 14 29
000000000000001000000110000001111010111000100000000110
000000000000000111000011110000001010111000100010100001
011000000000001111100000001000000000000000000100000000
000000000001000111110010101111000000000010000000000000
010000000000000101000000000000000000000000000000000000
010000000000001101100000000000000000000000000000000000
000000000000000000000000000001101111001101000000000000
000000000000000101000000000101001101000100000000000000
000000000000000001100000011111101000000010000010000000
000100000000000000000010101011011101000000000000000000
000000001010000000000111000001011110000111010000000000
000000000000000000000010000000011100000111010000000000
000000000000000101100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000110100000011000000100000100000000
000000000000000001000010000000010000000000000000000000

.logic_tile 15 29
000100000000000111100111000111011010000010000010000000
000100000000000000000011101101001111000011010000000000
011001000000001001100000000011111001110110000000000000
000000100001010001100000001101101110110101000000000000
010000000000000101000110000111101101000000100000000000
010000000000000000100010110101111110010000100000000000
000000000000000101000111001101101100110010100000000000
000000000000000001100011100011001000110000000000000000
000000000000000000000110101111111001000001010000000000
000000000000000001000010001101001111011111100000000000
000010100000000101100000001011111100000010100000000000
000001000000000001000010000001101111000010010000000100
000000000000001101100111000001011110100000000000000000
000000000000000111000010010111101101110100000000000000
000001000000000001000010110000000001000000100100000000
000000000000000001000010000000001011000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
011000000000001000000111100111001101101001010000000000
000000000000001011000000001111011001011001010000000000
110000000000000011100000000111100000010110100010000000
110000000000000000000000000001101010000110000000000000
000000000000000000000111001101111111010110100000000000
000000000000010000000100000011101110000100000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000101100000000001101010100000000000000000
000000000000001001000000001011001111110100000000000000
000000000000000111100010010000000000000000000000000000
000000001110000000000010100000000000000000000000000000
000000000010000101000000010011100000000000000100000000
000000000110000111000010100000000000000001000000100000

.logic_tile 17 29
000100000000000011100000000000000000000000000000000000
000100000000000000110000000000000000000000000000000000
011000000000100101000000000000000000000000000000000000
000000000001000000100000000000000000000000000000000000
010000000000000000000111101000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001000000000000111111011001001010000000000
000000001110001011000000000001111110010110100000000000
000000000000000000000000001111111000000100000000000000
000000000001010000000000000111001011101000010000000000
000000000010000011100110000000000000000000000000000000
000000000000000101100100000000000000000000000000000000

.logic_tile 18 29
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000
010101000000100000000111100011100000000000000100000000
110110100001000000000100000000000000000001000001000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000010001100000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000001
010001000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000101000000000101011010100010110100000000
000000000000000000100000000000111011100010110010000000
011001000000100000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000110001000000010010000000000000000000000000000
000000000000001111000111110000000000000000000000000000
000000000000000000000010110000000001000000100100000000
000000000000000001000110000000001001000000000000000000
000000000000000000000000000001111011111100000000000000
000000000000000000000000001111101011111100100000000000
000001000000000000000000000000000000010110100000000000
000000000000000000000000000001000000101001010000000000
000000000000001000000110000101001111010001110000000000
000000000000000001000000000000001111010001110000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000011100000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000

.logic_tile 21 29
000000000000001001100010100001000001111001110100000000
000000000000000111000000000001101110100000010010000000
011000000100001101000111100001000001010110100100000000
000000000000000111000100000001001000100000010010000000
000000000000000101000000000101011110111101010100000000
000000000000000000000010100001100000101000000010000000
000000000000000111100000000001011010101000000100000000
000000000000000000000000000011000000111110100010000000
000000000000000101100110100001101110111101010101000000
000000000000000000000000000001110000101000000000000000
000000000000001000000010000001011100101000000000000001
000000000000000111000000000000000000101000000011000001
000000000000000000000000010011100001001001000000000000
000000000000000000000010100000101100001001000010100000
010000000000001101100000000001001010111000100100000000
010000000000000101000000000000001101111000100010000000

.logic_tile 22 29
000000000000001000000110100000000000000000001000000000
000000000000000101010000000000001010000000000000001000
000000000000001000000000000011101010001100111000000000
000000000000000101000000000000101001110011000000000000
000000001100000101100000010111101001001100111000000000
000000000000000000000010100000101000110011000000000000
000000000000000000000110100101101001001100111000000000
000000000000000000000000000000101111110011000000000000
000010100000100000000110100101001001001100111000000000
000001000001010000000000000000101101110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000010100000001111110011000000000000
000100000000000000000000000111101001001100111000000000
000100000000000000000000000000101111110011000000000000
000000001100000000000110100011101000001100111000000000
000000000000000000000010100000101101110011000000000000

.logic_tile 23 29
000000000000000000000000001101111100101000000000000000
000000100000000000000000000001110000000000000001000000
011000000000001000000110010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000001111100110110101101010111001000100000000
000000000000001101100010000000101010111001000000000000
000000001110000000000000000001111110000010000000000000
000000000000001111000011110011101111000000000000000000
000000000000001000000010100000000000000000000000000000
000000000000000111000111110000000000000000000000000000
000010000000000000000110000101111111000010000000000000
000000001110000000000000001011011101000000000000000000
110000000000000000000000010001111010101000000100000000
010000000000001111000011100101100000111101010000000000

.logic_tile 24 29
000000000000000001100000000111101010010111000000000100
000000000000000000000010100000011100010111000000000000
011000000000000000000000001011101000010100000000000000
000000000000000000000000000011110000111101010000000000
000000000000000000000000010000000000000000000000000000
000000000110000000000011110000000000000000000000000000
000000000000000111100000000011111110010011100000000000
000000000000000000000000000000001011010011100000000010
000000000000100000000000000000000000000000100000000000
000000000000001001000000000000001111000000000000000000
000000000000000001100111110000011011110110000100000000
000000000000000101000111000001001101111001000000000100
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000

.ramb_tile 25 29
100001000000001000000000001000000000000000
000010110000000011000000000001000000000000
011000000000011000000111001000000000000000
000000000000000101000100001101000000000000
010000000000000000000010001000000000000000
110000000000000000000010000111000000000000
000000000000000111100011010000000000000000
000000000000000000100010111111000000000000
000000000000000011100000001011100000000000
000000000000000000000000001101000000000000
000000000001000001000000000000000001000000
000000001010100111000000000011001001000000
000000000000000000000000010000000001000000
000001000000000000000011000001001100000000
010010000000000101000000000000000001000000
110001001000000001100000001101001110000000

.logic_tile 26 29
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010001000000000000000000000000000
000000000000000000000010010101000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000001000000000000000011011011111011000001110000000000
000010100000000000000011110001111011000000010000000000
011000000000001111000000010000000000000000000000000000
000000000000001111000010010000000000000000000000000000
010100000000000001000111100101111010010010100000000000
110100000000000000000100001111101001000010000000000000
000000000000000011100111110000001010000100000100000000
000000000000001111000111000000000000000000000000000010
000000000000001001100000000011111001101000110000000000
000000000000000001100000000000101011101000110000000000
000000000000000000000110001001101100110100010000000000
000000000000000000000000001111101100111001110000000000
000000000000000000000110000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000100000000000000000000101100000000000000100000000
000001000000000000000011110000000000000001000000000000

.logic_tile 3 30
000000000000001101000010010101101100001101000000000000
000000000000001001100111101111011010001000000000000000
011000000000001101100010110101100000000000000100000000
000000000000001001000110100000100000000001000000000000
010000000000000011000010001001011110000000110000000000
010000000000000000000110000001011010000000010000000000
000010100000000111100111111101111000001001100000000000
000001000000001101000011111011011001101001110000000000
000000000000000111000110000001011100110100010000000000
000000000000000101100110110001101100110110110000000000
000000000000001001100010001011001110001000000000000000
000000001110000001000010001101101011001101000000000000
000000000000000001100010001111011000010000000000000000
000000000000000000000010111011111110100001010000000000
000000000000000000000000010101011101010000100000000001
000000000000000000000010100011101000101000000000000000

.logic_tile 4 30
000000000000000111100110100001100000000000000100000000
000000000000000111100010110000100000000001000000000000
011000000000000001100011010001101001010000000000000000
000000000000000111000011111111011100110000010000000000
010000000000001101000010010011001110000001010000000000
110000000000000111100011111011101010001001000000000010
000000000000000101000010000001111110101001010000000000
000000000000000000000000000011101000100110100000000010
000000000000011001000111100101001000110110000000000000
000000000000000001100010000001111101111010000000000000
000000000000000001000000001011011010010001100000000000
000000100000000000000000000011001010110010110000000000
000000000000001000000010101011101010100001010000000000
000000000000000001000110111101001111100000000000000000
000000000000000001000000001001001011100110110000000000
000000000000000000000000000011001000010000110000000000

.logic_tile 5 30
000000000001000000010111101111011010010100000000000000
000000000000001101000110111101111111011000000000000000
011000000100000011000111111111101111101011100000000000
000000000000000000000111101011111001101001000000000000
010000000000001001100111011011000000100000010000000000
110000000000000001000110001101101101110110110000000000
000000000000000111100111100101001100101101010000000000
000000000000001101100010000101001001101110010000000000
000000000000000000000110110001111010000001000000000000
000000000000000001000110100001001001000001010000000000
000001001010000001100111000000001110000100000100000000
000010000000000101000000000000000000000000000000000000
000000000000001001000010011111001011010000000000000000
000000000000000101000010100101011001101001000000000000
000000001010000000000110001011101111010100110000000000
000010000000000000000000000011011011011000110000000000

.logic_tile 6 30
000000000000000001000110001101011110101000000000000000
000000000000000111000100000011010000111110100000000000
011000000000000101000010111001100000101001010000000000
000000001110010000000110001001101011100110010010000000
010000000000000000010111110000001100000100000100000000
110001000010000111000111000000010000000000000000000000
000000100011000011110111010001000001100000010000000000
000001000000101101000111011001001010110110110000000000
000000000000000000000011001011111111000010000000000000
000000000000000000000000001011101010001011000000100000
000010000000001000000011000000001110110010100000000000
000000000000000101000010100001001111110001010000000000
000000000000000011100000011000011001111000100000000000
000000000000000000000010111101001110110100010000000000
000000000000001001100000000111000001110110110000000000
000000000000010101000010100001001011100000010000000000

.logic_tile 7 30
000000000000000000000110000101101010101000000000000000
000000000000000000010011110000000000101000000001000000
011000000100001000000000000011011000101110000000000100
000000001100000011000010010000011001101110000000000000
010000000000000000000010000000001110101100010000000100
010000000000000001000000001011011100011100100000000000
000000001000010000000000001101011111010100100000000000
000000000100101101000000001111101010111101110000000000
000000000000000000000011000000000001000000100100000000
000000000000000001000011100000001111000000000000000000
000000000010001000000000000000011000000100000110000000
000000000000001011000000000000000000000000000000000000
001101000000001000000000011011001111010100100000000010
000100100000000001000011010011101110111101110000000000
000000000110100011100010000011011100011101000000000010
000010000000010000000010110000001001011101000010000000

.ramt_tile 8 30
100000010000100011100000011000000000000000
000000011001010000100011000101000000000000
011010010000000000000000000000000000000000
000000010111011111000000001011000000000000
010000000000000000000000001000000000000000
010000001000000000000010001111000000000000
000000000000000011100000000000000000000000
000000101100000000000000000011000000000000
000000000000100001000010000111100000000000
000000000001001001000100001111000000000000
000001000001110000000000000000000000000000
000000000000010000000000001111001011000000
000000000000100000000111001000000000000000
000000000000000000000010010111001100000000
010010000100000001010011011000000000000000
010000000000000111100111011111001000000000

.logic_tile 9 30
000000000000000001000000000000001100000100000100000000
000000000000000000100000000000000000000000000001100000
011000000000010111110010110101111011001000000000000000
000100000000000000100111110111011001001001010010000000
010100000000000001000000001011000001101001010000000100
000100000100000000100000001001101011100110010000000000
000000000001000101100111101101100000111001110000000000
000000100000100000100010111001101110010000100000000010
000000000000010111100010000001111011000010000000000000
000000000000100000000100000111011010001011000000000010
000000000000000000000000000101000001101001010000000010
000010100000000000000000000001001000011001100000100000
000000000000000011100000000001111011000000100000000000
000000000000000001000000000111011010100000110000000010
000000100000000000000000001000011010110001010000000010
000011100001000111000000000111011110110010100000000010

.logic_tile 10 30
000000000001000011100010101101111100101001010000000000
000000000000000000000010100011110000010101010000000000
011000000001000000000000000000001101111000100000000000
000000000100101001000011110001011010110100010000100000
010000000000100000000010001011000001100000010000000000
110000000000010000000000001111001001110110110000000000
000000000000001001000010111000011010101100010000000001
000000000100000001100111000101011000011100100000100000
000000000000000011000000011011001110101000000000000000
000000000000000000110010001011000000111110100000000000
000000001010000000000111010101100000000000000100000000
000000000000000001000010000000000000000001000010000000
000000000000001000000000010011101001101110000000000100
000000000000000001000010010000111000101110000000000000
000000000000010000000110000000001001111001000000000000
000000000000000000000000001111011101110110000000000000

.logic_tile 11 30
000000000000001011100000010011101110000010100000000000
000000000000001111100010100101101000001001000000100000
011000000100000000000000001000001000100010110000000100
000000000000000000000000001111011101010001110000000000
110000001100001011000110000001000000111001110010000000
110000000000000101000110101101001100010000100000000000
000000001011110000000000000111100000100110010000000000
000000000000010000000000000101001000101001010000000000
000000000000001000000110000011101010101001000000000000
000000000000001011000000000001111010111001100000000000
000000001000000000000111101001001010000100000000000000
000100000000000000000010001011001110011100000000000010
000100001100000000000111000011101010000110000000000001
000100000000000111000100000101111000000001010000000010
000100000000000101100000010011100000000000000100000000
000000000000000000000010110000100000000001000000000000

.logic_tile 12 30
000000000000001011100000000101001011101001110000000000
000000000000000001000010101011101100101000100000000000
011000001000000000000111110111001101010000100000000000
000000000000100101000111010001111110010100000000000000
010001000000001000000111111011101011111001010000000000
110000100000000011000110000101101011100010100000000000
000001001010001111110110101000000000000000000100000000
000000000000010111100010100101000000000010000000000010
000001000000000000000111010000000001000000100100000000
000010100000001101000111100000001001000000000000000000
000000000000001000000010000111011001101110000000000000
000010100000001001000000000000001001101110000000000000
001000000000000001000011000111001100000110000000000000
000000000000000000100010000001111100000110100000000000
000000000000001000000000000111001001111000100010000000
000000000000001001000000000000011011111000100000000000

.logic_tile 13 30
000000000000110000000111100000011011000000110000000110
000000000001110000000100000000001001000000110000000000
011100001010000000000000010101011011000111000000000000
000100000000000000000010100111111110000001000000000000
110000000000000101000111001000000000000000000000000000
110000000000001101100100000101000000000010000000000000
000000000000001101100111010000000000000000000000000000
000000100000000001100011100000000000000000000000000000
000000000000100111000000000101111111001101000000000000
000000000001000000100000000101111010000100000000000000
000000000000001000000000010011111100111001010000000000
000000001010000101000010000101011001111001100000000000
000000000000101000000010001111011011000010100000000000
000000000001001001000000001101011111000010010000000000
000000000110101000000010000000000000000000000100000000
000000001100001101000010110011000000000010000000000000

.logic_tile 14 30
000000000000000101100000011111011111110010110000000000
000010000000000000000011000001111011010001100000000000
011000000000001000000110110101001010010100000000000000
000000000000001011000011110111011000101110000000000000
110000000000000101000110001000000000000000000100000000
010100000000001101100000000101000000000010000000000000
000000000000000001000010100001111111101000100000000000
000000000000001111000110111011111001111100100000000000
000000000000000000000010100101000001111001110000000000
000000000000000001000010001111001101100000010000000000
000000000000000000000000010000001100000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000100000000011110001111011000110110000000000
000000000001011111000110000000101000000110110000000000
000000000000000000000110001001011001100001010000000000
000000000001010000000010100101111011110101010000000000

.logic_tile 15 30
000000000000000000000000011011000000010110100000000000
000000000000000000000010000101001100000110000000000000
011010000011001111000111011011111111000010000000000000
000000000001110011000110001111101101000011010000000000
110000000000100011000000000001100000000000000100000000
010000000001000000000000000000000000000001000000000000
000000000000001111100010000101011101100000010000000001
000000000000000001000010111011001110101000010000000000
000000001010001101100010111101101110101010000000000000
000000000000000111000010101001101001010111100000000000
000001000100001101000110011011011001000000100000000000
000000000111010101100111101111001101010100100000000000
000000000000101000000010101111011101010000110000000000
000000000001000111000111111111101000011001110000000000
000000100000000001000110101111011011111001010000000000
000000000000001101000010100101111001111010100000100000

.logic_tile 16 30
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000001010000000000011000111101010000000100000000000
000010000000000000000000000111101100010100100000000000
110000000000001011100000010001000000000000000000000000
010000000000001111000011000000100000000001000000000000
000000000000000111100111011101111010101000010000000000
000000000000000000000111111011101100100000010000000000
000000000000000101100000000111001010000011000000000000
000000000000000000000010000111011111000011100000000000
000000000000000000000010001000000000000000000000000000
000000000001010000000000001001000000000010000000000000
000000000000000011100110000101100000000000000110000000
000000000000000101100000000000100000000001000000000000
000000001110000000000111100000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000100000000000000000000000000000000000000100000000
000001000000000000000000000101000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000111000000000000000001000000100100000000
000100000000000000100000000000001100000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000000000000001000000000000000000000000000
100000000000000000000000000001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000001100000010011100000000000001000000000
000000001110000000000010100000000000000000000000001000
011000000001001000000000000101111110011110111100000000
000010000000101011000000000011001011111011010000000000
010001000000000000000000001101001001011110111100000000
010010100000000000000010000001101100111011010000000000
000000000000000101000000000111001000001000010100000000
000000000000100000000000000011100000010010000000000000
000000000000000001000000010000000000001111000000000000
000000000000000000000010000000001101001111000000000000
000000000000001001100000000000000001001111000000000000
000010100000000001000000000000001111001111000000000000
000000000000000000000110000011011110000001010100000000
000000000000000000000000000000010000000001010000000000
000000000000000001100000011111001100000010000000000000
000000000000000000000010001111111000000000000000100000

.logic_tile 20 30
000000000001000111100010100101100000000000001000000000
000000000000000000000000000000000000000000000000001000
011001000000000000000000000101011000110011001100000000
000010000000001001000000000000001001001100110000000001
110000001110000111100000000001001001110011001100000000
010000000000000000000000000000001100001100110000000000
000010100000000000000000000011001000110011001100000000
000001000001011001000000000000001000001100110000000000
000000000000001000000000000001001000110011001100000000
000000000000000101000010010000001111001100110000000000
000000000000001101100110100101001001110011001100000000
000000000000000101000000000000001101001100110000000000
000000000000000000000110100011101000110011001100000000
000000000000000000000000000000001010001100110000000000
000010000000000000000000010101001001110011001100000000
000001000000000000000010100000001111001100110000000000

.logic_tile 21 30
000100001101000000000000000000000000010110100000000000
000100000000000000000000001101000000101001010000000000
011000000000000000000110111000000000000000000100000100
000000000000000000000010101111000000000010000001000000
110000000000000000000110111101101010100000000000000000
110000000000000000000010100101011011000000000000000100
000000000000001101100000000000000001001111000000000000
000000000000000101000000000000001010001111000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000011100001100000010110100000000000
000000000000000000000100000000100000010110100000000000
010000000000000000000000010101100000010110100000000000
000000000000000000000011000000000000010110100000000000

.logic_tile 22 30
000001001100001000000011100111101001001100111000000000
000010100000001001000000000000101110110011000000010000
011000000000001000000111000011101001001100111000000000
000000000000000111000000000000101010110011000000000000
000000000000000000000110000101101001001100111000000000
000000000000000000000000000000101101110011000000000000
000000000000001001000000010001001000100010110100000000
000000000000000001000010001011001001110100010000000000
001000000000000000000110010111100000111001110100000000
000000000000000000000010000001001110100000010000000000
000000000000000000000000010001011010111000100100000000
000000000000000000000010100000001110111000100000000000
000000000110001001100000000000011000111000100100000000
000000000000000001000000000001011101110100010000000000
010000000000000001100000011111101011000010000000000000
010000000000001111000010100101011011000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
110000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000011100110
000000000000000000000011010000000000000000000001100111
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000001
010010100000000000000000001000000000000000000100000000
010001000000000000000000001101000000000010000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000011000000000001000000100000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000000010000000000000000000100000100
000000000000001101000011100011000000000010000000000000
010000000000000000000000000000000001000000100100000000
000000000000000000000010000000001111000000000000000000

.ramt_tile 25 30
100000010000000000000000001000000000000000
000000010000000000000000000011000000000000
011000110000000000000111011000000000000000
000001010000001111000110010111000000000000
010000001000000000000011111000000000000000
110000000000000000000011000101000000000000
000000000000001101100000001000000000000000
000000001000001011000010001001000000000000
000000000000001000000010001101100000000000
000000000000000011000000001001100000000000
000000000000001000000010001000000000000000
000000000000001001010100000101001011000000
000000000000000000000000001000000000000000
000000000000000000000000000111001100000000
010000100000001111000000001000000000000000
010000000000000111000000001011001101000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000011001101111111000100000000000000
000000000000000000000100001001001000011100000000000000
011000000000000111100000001011111000000001000000000000
000000000000001101100011110111011111010110000000000000
110000000000000000000000000000000001000000100100000000
010000000000000000000010100000001101000000000000000000
000000000000001111100011000101100000000110000000000000
000000000000000101100000000111001011000000000000000000
000100000000001001100000010001011011001001000000000000
000100000000001011000011010011101100010111110000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010010000000000000000000000000000
000000000000001001000110000011011000001011000000000000
000000000000000001000010000111001111001111000000000000
000000000000000000000000000101100000000000000100000000
000000000000000111000000000000100000000001000000000000

.logic_tile 3 31
000000000000000000000000001101011000010100000000000000
000000000000001011000000000111111010100000010000000000
011000000000001000000110110101011001010110000000000000
000000000000000101000010110011011001000001000000000000
010000000000000101000111010111100000000000000100000000
110000000000000001100011110000100000000001000000000000
000000000000000001000000010001000000000000000100000000
000000000000001011100010100000000000000001000000000000
000000000000000001000000001101101011101111010000000000
000000000000000000000000000001001100000010100000000000
000000000000000101100000001011100001011111100001000000
000000000000001101000010001101101100001001000010000000
000000000000000000000000001011111011010010100000000010
000000000000000000000000000101011101000001000000100001
000000000000000001000000010000011000000100000000000000
000000000000000000000011010000010000000000000000000000

.logic_tile 4 31
000000000000001000000110010111011100100010110000000000
000000000000000101000010100000011001100010110000000000
011000000000000111000000000001100000000000000100000000
000000000000000111000010010000000000000001000000000000
110000000001000000000110100111101010000011100000000000
010000000000001101000000000011101110010011110000000000
000000000000000111000000011101011100000010100000000000
000000000000000000000011110001110000000011110000000000
000010100000000000000010001011011111110000010000000000
000001000000000001000010001001101110100000000000000000
000000000000001001000110010001011100100010110000000000
000000000000000001000010000111001001010000100000000000
000000000000001001000000001101111101001101000000000000
000000000000001011000000001001101010001000000000000000
000000000000000001000000000001100001011111100000000000
000000000000000001000010000101101111001001000000000000

.logic_tile 5 31
000000000000001000000011101101101001111001010000000000
000000000000001011000010001111011001100110000000000000
011000000000000101000111111111001011000010100000100000
000100000000000000100111100011111000001001000000000000
010000000000000000000010101011001110000011110000000000
010000000010000111000000001001100000000010100000000000
000000000000001001100111000001011010000011100000000000
000000000000001111000110110000001010000011100000000000
000000000000000000000110001111011101101000000000000000
000000000000000000000000001001011110001001000000000000
000010100000000011000010101000000000000000000100000000
000001000001010000100010011001000000000010000000000000
000000000000001000000111001101101001000100000000000000
000000000000001101000100001101011101101000010000000000
000000000000000101100110001001011000100011110000000000
000000000000000000000000001101011010100011100000000000

.logic_tile 6 31
000000000000001111100110010101001001101011010000000000
000000000000101101100011111101111010000010000000000000
011010100000001000000010101011111100101000010000000000
000000001110000011000000000111011101000100000000000000
110000000000001000000011100000001010001100000000000000
110000000000001011000011110000001000001100000000000000
000100000000000111000111000101101000010100000000000000
000100000000000000000000000000110000010100000000000000
000000000000000000000011110000000001000000100100000000
000000000000000000000010000000001000000000000000000000
000011100111010000000000000011111101000011100000000000
000001000000000101000011000001011111010011110000000000
000001000000000000000011000111001011110110100000000000
000000000000000001000100001001011011010010100000000000
000100000000000000000000001101101100100010010000000000
000000000000000011000010001001011011010010100000000000

.logic_tile 7 31
000000001100001000000000000011101110010000000010000000
000000000000000101000000000001011100110000010000000000
011000000000000001100111011001001100000000100000000000
000100000000000000000110100011001111000010110011000000
110100001100000000000000001001111011011101100000000000
110100000000000001000000000101001011101101010000000000
000000000000001011100111100001111110001101010010000000
000000000000001011000000000000101111001101010000000000
000000000000000000000000001000011000101000000000000000
000010100000000011000010001101000000010100000000000000
000000000000000001000000000111100000000000000000000000
000000000000000000100000000101100000101001010000000000
000000000000000000010011110000000000000000100100000000
000000000000000000000110000000001101000000000000000000
000000000000100001000011100001011111110001010010000000
000000000000010000100100000000001001110001010010000000

.ramb_tile 8 31
100000000000000111100000001000000000000000
000000010000000000100000000011000000000000
011000000000001001000010001000000000000000
000010100000001111100111111111000000000000
110000000000000000000000001000000000000000
010000000000000000010000001001000000000000
000000000000000011100000001000000000000000
000010100000000000100000000001000000000000
000000000000000000000111001001000000000001
000000000000001001000010000101000000000000
000000000000001000000010001000000001000000
000000000000001011000100001001001101000000
000000000000000000000000000000000001000000
000000000000000000000000000011001110000000
010000000100000001000000000000000001000000
010000100100000111000010001011001110000000

.logic_tile 9 31
000100000000000000000000001001111000001001100000000000
000100000000000000000010001111101001000110100000000000
011000000000000111100010100101100000000000000100000000
000010100000000000000111110000000000000001000010000000
010000100000000000000010000011001111000001000000100000
110000000000000000000000000011011100010111100000000000
000000000010000111100000000011100000010110100000100000
000000100000000000100000000111100000000000000000000000
000000000000001111000000001011011110010100000000000010
000010100000000001100000001001000000010110100000000000
000000000010001000000010010011011100100010010000000010
000000000000000101000110100111011100100001010010000000
000001000000001101000000000001111000000010100000000000
000010000000001111000011110000100000000010100000000000
000000000000001000000010001111000001101001010000000000
000000000001000101000010101111001101011001100000000000

.logic_tile 10 31
000001000000000000000010101111011110101001010000000010
000010000000000000000100000111100000010101010000000000
011000000000001000000010100101111110101001010000000000
000000000000011111000010111001110000101010100000000011
010000100001010101000011101111111010111101010000000000
110000000000100000100100000001100000010100000000000000
000000000110000000000110001001101101000001000000100000
000000000000001101000010110111001010010110000000000000
000001000000001000000010101111101001000000010000000000
000010000000000011000110101001111111001001010000000000
000000000110001000000000000000000000000000000100000000
000000000000001011000011000111000000000010000000000000
000000000000001000000000011111111010000110000000000000
000000000000000111000010000011111010000010100000000000
000000000000001101100111010011101101100010110000000000
000000000000000111000111001011111001100000010000000000

.logic_tile 11 31
000000000000000101100000001011001011010000100000000000
000000000001010111000000001001111101010000110000000000
011000000000000101100000010001101011010010100000100000
000000000000001111000010000001011101000010000000000000
110000000110000000000111100000000000000000000110000000
110000000000001101000110000001000000000010000000000000
000000000000001111100111001001100001100000010000000100
000000000000000111000100000011001110110110110000000000
000000000000000000000110100001011100101000110000000000
000000001110000000000000000000011011101000110000000000
001000000000100001100010000101100001101001010000000000
000000000000010000000111010101001101011001100000000000
000000000000000001000011101001100001100000010000000000
000000000000000000000100001101001111111001110000000000
000000000000001000000010101111101111101000000000000000
000000100000000001000100000001101010100100000000000000

.logic_tile 12 31
000000000000000101000000010000000000000000100100000000
000000000000000000000010100000001011000000000010000000
011001000000000001000110100001011001011001110000000000
000010101010000101100011101101101011000110100000000000
110001000000000111000010011111011101000010000000000000
110000100000000000000011000001001111000011010000000000
000000000110000101100000000001100000100000010000000000
000000000000000000100011101101101101101001010000000000
000000000000100001100010100001111101010100000000000000
000000000001010000000000000101011010100000010000000000
000001000010000001000110010101000001000110000000000000
000100000000010000000110111011001110001111000000000000
000100000000000101000011100011011011101011100000000000
000100000000000011100100000111011111101001000000000000
000000000001011001100111100111111101101010000000000000
000000100000000001000000000001011001101001000000000000

.logic_tile 13 31
000000000000000000010111011101011000000001000000000000
000000000000101101000110101011101010100001010000000000
011000000000000001100110111011001010101010000000000000
000000000000000000100011011011001110010111100000000000
110000000000000001000000011111111111010000110000000000
010000000000000111000010111001011110100110110000000000
000011000010000111100111011001001000111001010000000000
000010000000000000100111100011011001110110010000000000
000000000000000000000010101101011000000110000000000010
000000000000001101000011101101011111000001010000000010
000010000000000001100110000011111000110010100000000000
000000000000000001000010100111011111110010010000000000
000000001110000000000110010000011010000100000100000000
000000000000000001000010000000010000000000000000000000
000000000000101001000000011101011010011100000000000000
000000000000011111000010001111001101011101010000000000

.logic_tile 14 31
000000000000001000000000000111100000000110000000000000
000000000000001011000010100101101111011111100000000000
011000000010000111000000001001011011001001000000000000
000000000000000000000000000111001011000001010000000000
010000000000000011100011101000000000000000000100000000
110000000000000000000100000011000000000010000000100000
000001001000000101000010101101101001000001000000000000
000010000000000000000110110001111110010010100000000000
000000000000100000000000000111011100000001010000000000
000100000001000001000000000101011110010000100000000000
000000000000001001100010100011000000000000000100000000
000000000000001101000100000000000000000001000000000000
000001000000101101100110100000001110000100000100000000
000110100000010111000010010000010000000000000000000000
000000001000000000000000010101101011000101010000000000
000000000000001101000010000111101100011110100000000000

.logic_tile 15 31
000000000000001000000000000000001110000100000100000000
000000000000001011000010110000010000000000000001000000
011000000000000001100110000001111011000111000000000000
000000000000000000100011101101101100101111000000000000
010000000000100000000000000000011000000100000100000000
100000000000010101000010110000000000000000000001000000
000000000000101011100000001000000000000000000100000000
000000000000011111100000001011000000000010000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000010010000000000000000000000000100
000000000000000111100111000111101101101010000000000000
000000000000000000000110000101011001010110000000100000
000000000000000000000000010000000000000000100100000000
000000000000000000000011100000001000000000000000000000
000001000000000101100000001001011101111000000000000000
000010000000000111000000000101111100100000000000000000

.logic_tile 16 31
000000001100000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
011000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000011000000011000000000000000000100000000
010000000000000000000010000101000000000010000000000000
000000000000001001000111001101011010000000010000000000
000000000000001111000000000101011011000010110000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000001000000000001011001001101000000000000
000000000000000001000000000111101100001000000000000000
000000000000001000000000000000000001000000100100000000
000000000000000111000000000000001100000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000111100001100000000000000100000000
000000000000000000000100000000000000000001000000000000
011001100000001011100000000000000000000000000000000000
000001000001010111000011100000000000000000000000000000
110000000000100000000000001000000000000000000110000000
100000000001000000000000000001000000000010000000000000
000000000000010000000000000000000000000000100101000000
000000000000001011000000000000001001000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001010000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000100
000000000000000000000000000000010000000000000000000000

.logic_tile 18 31
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000010000000110100000000000000000100100000000
000000000000100000000100000000001000000000000001000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000011110000011110000000000
000000000000000000000011100000010000000011110000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000001000000000010110100000000000
010000000000100000000000000011000000101001010000000000
000000000000000000000111000000000000000000000000000000
000000000000000000010100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000000000000000000000000000000000001000000100100100000
000000000000000000000000000000001011000000000010000000
010000000000000000000000010000001100000011110000000000
000000000000000000000010100000010000000011110000000000

.logic_tile 20 31
000000000000000000000111110001001000110011001100000000
000000000000000000000110100000101110001100110000010000
011000000000001000000000000001101001110011001100000000
000000000000000111000000000000001100001100110000000000
010000000000001000000010000001001001110011001100000000
110001000000000101000000000000101011001100110000000000
000000000000000000000110100001101000110011001100000000
000000000000000000000000000000001101001100110000000000
000000000000000000000110110001001000110011001100000000
000000000000000000000010100000101001001100110000000000
000000000000000101100000000001101000110011001100000000
000001000000000000000000000000001110001100110000000000
000000000000001101100000000101001001110011001100000000
000000000000000101000000000000001000001100110000000000
000000000000000000000000000011001000110011001100000000
000000000000000000000000000000101001001100110000000000

.logic_tile 21 31
000000000000000101100110100000000001001111000000000000
000000000000000000000000000000001010001111000000000000
000000000000001000000110100000000000010110100000000000
000000000000000101000000000101000000101001010000000000
000110100000001000000000010001100000010110100000000000
000100000000000101000010100000100000010110100000000000
000000000000000101100000000000000000001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000001001001011100000000000000000
000000000000000000000000001011001111000000000000000000
000000000000000000000000010000000000001111000000000000
000000000000000000000010010000001000001111000000000000
000000000000000000000000001101001001100000000000000000
000000000000000000000000000001111010000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000011010000100000100100000
000000000000000000000000000000000000000000000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000010101111010000111010100000000
000000000000000000000010000011101010000110000000000000
011000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100101100000010000100000000000
000000000000000000000000001111101011111001110000000000
000000000000001000000000000011001001100011010100000000
000000000000001111000010000000011010100011010001000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000001000000010101101010010100000000000000
000000000000000000100011000101110000111101010000000000
011000000000000000000000000111000000100110010100000000
000000000000000000000000000101101000101001010000000000
000000000000001001100000001101101100000001010000000000
000000000000000001000010101101110000010111110000000000
000000000000000000000010110000001000101110000100000000
000000000000000000000011000001011111011101000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramb_tile 25 31
100000000000000000000000000000000000000000
000000010000000000000000001111000000000000
011000000000000011100000001000000000000000
000000000000000000000000000111000000000000
110000000000001000000000001000000000000000
010000000000000011000010010111000000000000
000000000000000011100000000000000000000000
000000001010000000100000000101000000000000
000000000000001000000000010011100000000000
000000000000001011000011000111100000000100
000000000000100011100010001000000001000000
000000000001000111100000000001001100000000
000000000000000011100110000000000001000000
000000000000000000100100000011001010000000
111000000000000001100000000000000001000000
010000000000000001100010011101001111000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000001
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000010000000000101001010000000000
000000000000000000000011010111000000010110100000000000
011000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
011000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
011000000000000000000000001101011011000100000000000000
000000000000000000000010101111001011010100100000000000
110000000000000111000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000000101011001000011100000000000
000000000000000000000010010000011101000011100000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000110100101001110100010010000000000
000000000000000000100000000001101101100001010000000000
000000000001000001100010000000011100000100000100000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 6 32
000000000000001000000110001111001111000000100000000000
000000000000000001000000000101101110000110100000000000
011000000000001000000010100101111110110110100000000000
000000000000000001000000001111001110010010100000000000
110000000000000011100000000011101001010000100000000000
010000000000000000000000000001011000010001110010000000
000000000000000001000000000101111111001001010000000000
000000000000000000000000001111001111000100000000000000
000000000001000000000000001011101110100110100000000000
000000000000000000000011000101111010101001010000000000
000000000000000011100011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110000011111000101110000000000100
000000000000000011000011100001011111101000000010000000
000000000000000111000110100000011110000100000100000000
000000000000000000000111010000010000000000000000000000

.logic_tile 7 32
000000000000000011100010000001001010111110100010000000
000000000000000000000100000111010000010100000000000000
011000000000001000000000000101101010110110000000000000
000000000000000101000000000000001001110110000000100001
010000000000000101100000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000011100000000001101010101100010000000001
000000000000000000000000000000001001101100010000000010
000000000000001000000000001000000000000000000100000000
000000000000000001000000001111000000000010000000000000
000000000000000000000000000101101100110110000000000000
000000000000000000000000000000001001110110000000100000
000000000000000011100000001001001010111110100000000000
000000000000000000000000000101100000101000000000100000
000000000000001000000010001000000000000000000110000000
000000000000000011000100000111000000000010000000000000

.ramt_tile 8 32
100000010000001000000000000000000000000000
000000010000000011000010010111000000000000
011001010000000001000000000000000000000000
000010010000000000100000001011000000000000
010000001100000000000000000000000000000000
010000000000000000000000001111000000000000
000000000000000000000000010000000000000000
000000000000000111000011010111000000000000
000010100000000011100010000101100000000000
000001000000000001100000000001000000000100
000000000000001000000000000000000001000000
000000000000000011000000001111001000000000
000000001110000011100011001000000000000000
000000000000000001000110000111001100000000
110000000000000001000000001000000000000000
010000000000000000000000001101001100000000

.logic_tile 9 32
000000000000000000000000001011000000111001110000000000
000000001100000000010010001011101100010000100000000010
000000000000000000000111100111000001101111010000000000
000000000000001001000100001101101001000110000001000000
000000000000000000000000010111101100111001000010000000
000000000000000001000011110000001001111001000000100000
000000000000000000000111101000001110000001010000000000
000000000000000000000100001001010000000010100001000000
000000000000001101100010000111001011101110000010000000
000000000000000101000100001111101011001111000000000000
000000000000000011000000010011001000101001010000000000
000000000000000000000010000111010000101010100000000010
000000000000001001100110100111011100111000100000000000
000000000000001111000110000000101110111000100000000000
000000000000001000000000001001101110010010100000000000
000000000000000001000000000011001111000010000000000000

.logic_tile 10 32
000000001110001000000110111011011100101010100000000000
000000000000000011000010000011100000101001010000000000
011000000000000001100111001011111101110110100000000000
000000000000000111000000001001011100010110000000000000
010000000000000000000110100001100001001001000000000000
000000000000000000000000000000101101001001000000000000
000000000000000001000000011001101000101011010000000000
000000000000000000010010000011011001000001000000000000
000000000000000000000110110101111110110001010000000000
000000000000000000000010100000101111110001010000000000
000000000000000011000000011001000000000000000000000000
000000000000001111000010111001000000010110100000000000
000000000000000000000110000011111000000010000000000000
000000001110000000000000001011001011001011000000000000
000000000000001000000000000000011010000100000100000000
000000000000000011000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000011100001111001110000000000
000000000000000000000011101011101101100000010000100000
011000000000001000000000001000000000000000000110000000
000000000000000111000000001111000000000010000000000000
010000000000000000000111100000000001010000100000000000
110000000000000000000100001001001000100000010000000000
000000000000000000000000000011111000101010100000000000
000000000000000000000000000011000000101001010000000000
000000000000000001000000010000001101100011010000000000
000000000000000000000010110111001000010011100000100000
000000000000000011100010011011001111000001000000000000
000000000000001001000010000111111100100001010000000001
000000000000000101100110000011111110111000100000000000
000000000000000000100000000000001111111000100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010010000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000001110000000000000000101001100000000010000000000
000000000000000000000000000011011011000110100000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000111000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000111000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000110110000000000000000000000000000
000000000000001101000011011101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000001
000000000000000000000000000000100000000001000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000001110000000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000000111000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000001101000000000000001110000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000001001000000000000000000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 17 32
000000000000000001100110010101100000000000001000000000
000000000000000000000010000000100000000000000000001000
011000000000000000000000010000011001001100111000000000
000000000000000000000010000000011101110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000010011101000000001010100000000
000000000000000001000010001001001101111000100000000000
000000000000000000000110101101101100100000010100000000
000000000000000000000100000011011001111000100000000000
000000000000000000000110000001111100100000000000000000
000000000000000001000000000000101001100000000000000010
000000000000000000000000001000001101011001000100000000
000000000000000000000000000011011001100110000000000000
000000000000000000000110000011111110100000010100000000
000000000000000000000000001011011000110100010000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000001000000000000000000000000000000000000
000010000000000000100000000000000000000000000000000000
010000000000000000000111100000011000000100000100000000
110000000000000000000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000011000000010110100000000000
000000000000000000000000000000100000010110100000000000
010000000000000000000000000000000000000000100110000000
100000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000010000000000001001111000000000000
000000000000000000000100000000001100001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000101100000000111001000110011001100000000
000000000000000000000010000000001110001100110000010000
011000000000000001100000010111001001110011001100000000
000000000000000000000010100000001110001100110000000000
010000000000000000000000000001001000110011001100000000
010000000000000000000000000000001110001100110000000000
000010000000001000000000000111001001110011001100000000
000001000000000001000000000000001101001100110000000000
000000000000000000000111010011001001110011001100000000
000000000000000000000010000000101001001100110000000000
000000000000000000000110001000001000000011110100000000
000000000000000000000000000001000000111100000000000000
000000000000001011100110000101111000100000000000000000
000000000000000101100000001011001111000000000000000000
000000000000001000000000000111000000010110100000000000
000000000000000101000000000000100000010110100000000000

.logic_tile 21 32
000000000000000000000111010101000000010110100000000000
000000000000000000000111100000000000010110100000000000
011000000000001000000000010000000000000000000000000000
000000000000001011000010100000000000000000000000000000
010000000000001101100000000000000000010110100000100000
010000000000000101000000001111000000101001010000000000
000000000000000000000110000011000000000000000100000000
000000000000000101000010100000100000000001000000000000
000000000000000000000110010000000000010110100000000000
000000000000000000000010000101000000101001010000000000
000000000000000000000000010001111100011111110001000100
000000000000000000000010001001011101111111110010100100
000000000000000000000110001101111011100000000000000000
000000000000000000000000001001011011000000000000000000
000000000000000000000110010101011111100000000000000000
000000000000000000000110010101011111000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000001111101110101110010100000000
000000000000000000000000000011001011011110100000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000000000000000000010110100001000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 24 32
000001000000000101000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
011000000000000000000000000000011101001101010000000000
000000000000000111000000001011001110001110100000000000
000000000000000001100000011000011011010001110000000000
000000000000000000000010000011011000100010110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000011011110110000100000000
000000000000000000000000000101011111111001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000100000000000000001001011100011010100000000
000000000001010000000000000000011111100011010000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.ramt_tile 25 32
100000010000001001000000001000000000000000
000000010000000011000011101001000000000000
011000010000000111100000010000000000000000
000000010000000111000011110001000000000000
010000000000000000000010000000000000000000
110000000000000000000100001001000000000000
000000000000000111000000001000000000000000
000000000000000001000000000001000000000000
000000000000000111000010001101100000000000
000000000000000000000100000001000000000100
000000000000001000000010000000000000000000
000000000000000011000000000011001110000000
000000000000001000000000001000000000000000
000000000000000011000000000101001000000000
110000000000000000000000001000000000000000
010000000000000000000000001011001101000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000100000000000000000010110000000000000000000000000000
000000000000000000000000000000001100000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000001110000000010
000100001000000000
000000000000000000
000000000000100001
000010000000010010
000010110000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 33
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000001011000000000
000001110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 14 33
000000000000000000
000000000000000000
000100000000000000
000000000000000000
001100000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
001000000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010011010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000010
000011110000000000
000000000001100000
000000000000000001
000000111000000110
000000001000010100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 33
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000011110
000000000000111100
001010000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100010
000001010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000100000000000000
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 29 33
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
000010000000000000
000100110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 30 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 8 31
000a1012000d0007011f00010007000c101c101f10191117001b001c1016101d
000502031011110f1015121a101f101b1417101a10161015101e1014111f101d
01110019121f1018181710171a07000001050002121b00050010000100021117
001f01050007100a191f1017001c001f00111009111910171012020b101d1819
08000206080100021806151718110a1618000805100119151011140600060005
101710131012181318111813191118161c16181319151a171814181710131011
00160c1600140815061600170013001508100817021209110010081300020101
001300150810081600130c160017081400170c150015081700170c1402170815
1002120710011002100118071a02100318011003100318061007180310051007
1c06100318061001180710071407100310031a03180618051807120618021004
0002080400060802000000010407000600030004000700070006000210120006
0003010300000006040502020406080704070804030300000d04000602060105
0203000104040806000600000406000000060006000600060002000100010406
0000000700070103000400020001020700060007000700050207000500010002
080c080b080d080d080b0809080b080808030003000600060006000600050007
080d0a0e00050909040e0202000e080c0804000f0a0b01030808080e0a0e080f
.ram_data 8 29
407100620859009900f100d11839405b00c1009248fd4058107100e880f84cbc
40f280d810fa006840f04058007900b15078c4ec08fd0099404d44d5005110b2
002e10dc0040081c0068101840ed003d001d005508f910fdc0e8007b4079006a
0cef12d600ef089c04af58fd042d42fe0ccc10f100a008f8002250f2016700df
00cd00b420ac00cc008c02ae0060006c007a00f90223005210760aeb80b5025f
00d4088c006420b4007e00bc00c90406008720ff0015009320bd004100da00de
004500f2006d005900bd00da004480cc00cb00d800dd009600dc20ae009c0076
00e300e408cd006680f5207600f7009600f730348096202a80020808006000ed
00ed00fa083902f200ef00ea00a308fe01f30adf00e30083086902d300f088db
20b102eb00512cfd007b00c021a902fb0c9d80d400dd00ed002508cc00ff0076
00d8002c000a80be089e013d028620390079003d084980f50059006f0067287a
206a006f0052083d02da003100dd00bd888900a7003b001820e608b8226e2075
0adf00d422ba01af40f5084ca0a400fa03a7089c20fe00f3005da0a808f900d0
0063081b808912d322fb002a08d80111a0e800e8008228ba00ab008520e800bd
00fc01c1a4ad0078088c206600f8006820a008c804d720ea80e4884d2066003f
01e50818000400ac00102c6d80bd00d500cd40f808cc20e084ed024a00d429f9
.ram_data 8 23
0d0d1307050d17061509050007070f0f0d1d0f1b091e0117111d0c0c05120d1d
0101030307041f0f01120a1e0e1f0b190716041c051507170e1e05150f1f091f
01010100071301110f1707111706151d0d050202170e15150506050515040717
03081b070301130e19091f1f051f07170107120d01170f170115131b111d1813
18120307190302061d07150719170b030d030d0714031f07151307150f030107
131413131315191d191f1b1619171f131d1519121d171b161c161a1711171116
12071d0f14031c0716071401110110070c1708170217091700060b0712161103
1010141218121e1a11111e1d1617181215151d1710121d1d10131c1e16131d16
04070706030202030d0e0c0f0a0206070d0e0202070408080704080406050100
0e0e07060e000107090f07070705030307070f0e0c000d0a0c0b060608090406
04040c0a06020808000301070f0f0203090d05070d0d05050a0b02051a0e0606
02020301000200020507030706070d0004060c0f030304060c0e04060a0a0507
0207080f04070c0d0207080f06070006040702070e0f00070e0f080e080e0707
080b07070e0e03010c0e0003090a0f0e0a09090c080b0c0e0b0e080f0106080e
020a030f070f030b020c010b020b000a0a0302030e0f02030e0c0a0f080a0e0e
060d020e010609070c0e0a030404040e0802010f02020307000e040e060f070f
.ram_data 8 21
c0ef626e98df809f40d740ed9abfc0cf014c9090eaffc0c8f0f34046a0e6ac7e
407f88dfdade482fc84f485e007f00277874ccc4a86f889bc84fc4d7805f129e
062e941f406b1c7fa8ab185b456c85ef85ff053e0bab9d7fc8eb236a637f206e
ed0fd25ae14998de872dd9ff0d2e5affcccf51b7208dd87e022ff2514765d5dc
ad4bd437ec7ec80f0cdfeace22932cd9406959fd0377408530d7ab4fa1cdc3db
d495a80c402724b74c7d903fc90b260e079fa7bf010fc3433fbf01108a08d89f
c5d1d2d0cb8fcbda999d4ada84c48afe4b784838ddf9a6804e1be6a5ce8b4677
43826422c99e045ac5d9e4a645e4840897f5b47c90df223102490a5b4243e9fd
498cc2c0292dc292c157e2a803918a4cc3d39b4e03418387c99dc3174056db9b
61f5ea6fc3937fff417540c6a9af23b31d9f90944555c55f2523cccac5c57470
889b404bc0c980918edd617502c6397d1119b5f70d4d81b7111724290421eaf8
2064656992d1091c528281948d4fd5c3898fa0244145901ca6e4c8582262e0e5
db9e44e6e2f321add472480fe6e3eaeb4327cc9e62e6e3b2494ea0a6499e9047
c2a7db9ec084d276eabe8005c89d8127e0a700df8017b8bc41e78116e8be55f2
d4d741c3acae0035888b2027c0c2406fa0a7c849c5b66abbc0f04d1866721f1e
a167181b8487ccfe0113edafc1e3c19649cad0f348e960a3c4c7424fc4a769bf
.ram_data 25 21
0a030211051c0010031b051409110007080f0f00080003010109001407010900
051003130b10050104050a0a0f030a020406020c03000c03040605040f090901
01010110030f0009060b01000612001005190202031e05000114011403140715
000c050f070001120319000904190218010102000109040d0203021205190018
0000030200010200051005150003021704010004041401110505061706010100
1310131310111211111012121111121215161011151113131014131110101110
0600040504000400060601030001010100040100020201010000030002000101
0200040100000604000304040400040005060405010001030004040406020100
0000060201000200000400010202000500050300010604000102020302010707
0606030704000000050003020504030001060306060601010001060202020400
0000040406000100000001000604020001010100050101020600020000020604
0103010300000000050502020404050005050000030300040404000006020101
0202000004040000040400000404000006000402000206000200010001000406
0000020607070101040000000100070602000000000101040207000001000000
0402010204010103030000000300000002000000020602020000000001040302
0706020200040109040c0202000c000800080008070b01010000040006060504
.ram_data 25 23
c0c0600098090110a010c000193ac2410000948049c84240349048408881ac0c
c0608080d092006040e04140281800007050e4e4a8098010c040cc4581001210
0606309800001c082000141048600400850c011148081590c0c02a0061702008
cd6c5256c3099808848c79d9252452e26c0cf0118080f8280200f6d261211dc1
2001f040e4e06840280cb6c200606860462838002323024018746a4b8180436e
54042a88604030204a7830a068c826048701b32131109f01b5e641001c309a88
04c05280498100d2000c0c004000c4808b0008c8d5c1a600085066a8d8c24630
c38060400d0c466494a0a674c58084109b01a0209282202a020008081002a900
0900528028288242440020608301ce48c1d1df0a01400282094883924000cd89
20707a8301407fad025040002921a2029d1c80804510054025004ca895106024
8890000cc008c4801e8825210382393030401120480885d01100652004406b68
606025009200190d164280108d1154c0888921a041109080a62468092222a560
da1e50412232a345d440480ca0a2e8904307d808f0a0a2500954a0a009595080
4342d909c1c0d212aa22a000ca488101b0a020408000b8aa41800080a8205481
1040c101ada400108c08202061800040a0200a080406ea2084804a4960673a00
014118088000c8800010ed2cd08041804cd040404ec82060c58402428040a969
.ram_data 25 19
03020411140d10111b0b14141007070610071001120111011108050511001009
001417061014110113041703130610031604140a100210031400140011011201
110108001e0f19001a0910011e0f180011091a001e0610101715140010041501
1401151f00001c02190318011f14181116011c0117091c0517001a03180d1a11
1a081a001a190c0018081d051c0b1f081a0d0a0d1a05190f1e01171418090a09
18181a131d101c191e191e131f191a191c16191a1b1d1b181b1d19181c111e10
09040d0d0b000a040f0c080708030a010b0408010e000f010e000c000c080b01
080308010a00080c0b020d0c08000a000e070f040a010a090c060e040a000a00
09000a00080009080e0509000a000d040e010c050c02080c0a020e0308010b05
0e060c0308000c0008040a020d0408000c030a0408070b0408040a000d060e04
08000a00080008000a000e000e0609000d000a010d040a0109000d000e020c06
0b0009030a0008020f040e010d0408000d040b000b010e040e0408000a000f05
0e000a000f0409000d000f000d040e0009000b020f04090409000e000e000e06
0b000a000d0609030a0009020a000a040900080109000a010a050a000e000c00
08060c0309060a010c030a0008000a00080008000b060b04080409000a040a02
08020e04060403090c0c0b0808040a040a0408010b0001010e0008000f000c00
.ram_data 25 17
dec06d012c2854508e987d005d7a54030080c949e85c71a5d8980b019ea06e1c
457087d09e124760566046081e1156405470c4a73a086674d3d0461506105d51
1616165003007f08331073304522532567043710188897b0c3c0112041701511
3c7cdfd300041a0c94145bd98684d3425f9c1eb80da05f29191052522521d14d
1a5453007b2113d848084ae2c06099603948084077039540b5500e6ad8a44672
10801898000027b045189380961c8c841a8120290211010328f01000001819c8
d1643181b81041d83988098154d0b981300be88808d040c0491429e089400172
b19003011e6d5c048bc221730080223000066020da863b6a5910490821000800
3011a8822d086353b8856048380a2848e1131b4a7090c6403cc886d223019888
64308f432ce8bded4d50323027218f922f3c9181081472481a188b892b107141
13c00f2c03088980880a292142126530400c6b302868c3901e4034384e482cee
3870024c292a09290a12001002119a019e98a2008c90940838ba08192a066020
2a3ae2842b7221495a4c3b38a1a429904b4b28aca8a060102071eee04d391740
5a9f1ec8bcf0365226228d800d182501afa007881d0a3ca89c90b22032a00885
5f401715a6840910292821048e8446482d28898866463b20988c782920605840
3b191e0d16101e802e3d2c0c88800280e6205dc43dd865a48ec4430a6e48afe9
.ram_data 25 31
000e000e040f021e001e100f1017000e101c101f101e000e000d000f101c101f
080f081d0105101e101f101d101f101f101b101b111a1415141f101b101e101f
0006000d101d10161013181400110016041a1807181d181b080c181b081b181c
081e000a080700070816080f001c080e00071017101e1a1f10140010101b080d
081701100a03000308070012080708140a060807020408160205000200060809
08030001000608070c0206030c04090600030802080608050e01080700070007
001608130112001709100017001300160a110817001402140015001308070002
0817001508170c17001508120017081702120811001708170013001301140e15
10061c01100718071a041c031004100712011802100018071106180714031007
1003110218031007100618031003100710071001180711071004100110071807
00070007020500020804000708030007080700070a0700050807000608070003
0006000600050003000300040002000700020403080400070003000308040000
0004080100030003040700070002040600070205030401060103080709070103
0005000200070006000700060003000500070006000700060005040300000003
080f080e080f080d0809080f080e080f00060003000702050006000600070005
090e080d0403080e08030004080f080c080f080e08090002080f080d080c080f
.ram_data 25 29
10b940b70174045904bf04fe8061111980fb0259003300bd0029007b107a0070
00be405700ef00fe103e009801f300fb00aa003811f700ff021403b006d380eb
02fc808e009f10e1205f00e381b5142f01be025d80f706e90237186b02bb00ff
209300e520ff00a701fb002700fb0085009000e300fb00f700fa002a02bc46b5
00dd02fa8ac50ade408c80ac00ee08f312eb09fb006d003d200700f1106620dd
00fe00540428005f2cf720df40dd00c900e740db00d780f308df00fe289b003d
01ff02cf605f097e01df0079047f0c7308ee20db009f02d98c7300cf0c7e20dc
00df40ef00f310e7007f00df017d00f702f700d6007e001900b700a720cf89ee
807f409d00f700fd019d00ef00ef845320de0175007c04eb84e5047900db0073
009a007501f90013007b00fd00cc417801f2005f001e00df00f900e700df00fd
40ce21be41ab211c02b600fe807c00de00fb80bd00f6007f01fb00fd00ef0056
08d904eb80fc00d7407120db01be61fc007700af20b5007a40dd01f7408d805f
00f500d908d500ee803f00f7044b08fd00ac007308de00ff02bc004b0275807e
05fb04e3087704ed04dd046b04b100dc0807c0e902f914d64cb700ff00cd04fd
02f702fe004b00ff007704cb02f002e800d900e500fb00ce007b00f5008e02ff
00bc01f5825f4aef02fd4083007702bd0079003c00f101cc007000ed00dc00d4
.ram_data 25 25
0d0d1b1f071b0d0906120e1a1715070f07190f1b0f1b0a0c070a0f1b0d1c0f1f
07000505070604180d18051c0e1b0f1d0b1a071c0f1e021300180b1a021e0f1f
0602061c011d031d0f1f0f13051507140400061e0c04010b1504070707161614
011b06000f010611021a0f0b05050f0f03050515061e0b190715011105130d0d
0f16051409000102091400120f0309110f050d0507110a120101131101030309
0c14131113131f111b0105110a120a1613030d130e160d141d00081707131516
11021a011102130318001101140411070f180d1b04150014040505031f130416
1c1917141e191b131511181017171b1811101b1b13121d151412131110101c18
06060d0805020d060d0d0a0a0501040706050d0f07060c0506060e0e06020504
0b0b07040b08070504020d0d0303070507050d0c0d0a05060703050404030d0e
0507090a07050c0c0c0d06030a0b02000d0907060d0d07050a0804020f0f0702
0f0f06020f0e04060b09040008080506030301020c0805070b08050709090604
01010b0c01000d0f000101070b0a060002040104020407040606080f0b0e0000
0e0e02020f0f06060f0e04060b080908090c0d0f0a08090b0c0d0c0b01010c0b
0109030a070f030f030a010b070e070d03030203070401010e0e0a0c0e0d0d0c
070c050d0403040e000100080d070f0c0d0e030e09090006010b020d040c050f
.ram_data 25 27
068102b3b6f282db42bbd67ac1600608837e93d882b3b03d808bc8f52069a0f0
2dbe4712cfe9ca7c820d8e1e8576165baa2a08302064aafd800482b084590063
f45cc60d8f3dc3439d1ee362813491a9461c0d1c95344be8043499a3a3bf252e
e1c3e141c95a81e7d370a381eb5991001290e9086c52c123d374820ba21cd1a0
9f59ca68474575940c9b6c4cac9da501d3ebd37629095b3ae346219178044959
cebbd494042b411d41526191fc1cc180dea68b99e79f432093138cacc140da3e
e6eafdc9f794e7b4fecaebfa1b5a430366c44b1bcffcd9994232c78482f0cf08
d39d2128e3a0ade76572075987ee416fd5b4569c4465938b93b5413627c8a436
fe784f8d67b0e5ed1a92e7efa725c751d61ce070364ea36bd141a5f9f15f6330
c6dcdcf5ea3ac1d1c5f153ff4acac9b8e072031dc28055dd7171e7a1cdc2e7bb
9d0cf358e02a0a1ea2f5a650a4389e1c13f9b91d02d40109b3b0367b25a34450
9b07c728a464a751f121539ce97c990c7321c54b8313a23897958664c501865c
95b1529a8d9044ac0410b432040bc6f34c08e1b2cac0c6b8ecfc0d49c590a278
de3ae20317526508c888cd28c1b1e41a40400538422194c258b0c528cf0d48ba
cff0d47c4a48483ec275000bceb4c0e9c4d244e0c0abd0064b6ad4a0415a48b4
f234f13496598925dc3c83004136e29cdcb988be70d0408a4131416cc09140c4
.ram_data 8 1
0a000a1002140c0200190d10011a000000020e000e000a130710031403020b00
0f190d1205190601000004020f040a00080402000801000c0206000406010f00
06110710050a0408020000080012051902150218051202040d18031808180e11
020c020d040003100019071800100618050005000201050e04020016071c0118
031002030404010002100215031002120000050004100211051400140400001c
1700050602000200100010020211031112040400100103021504050000101700
0404020406040704020604000100000004040600060204010000050003000201
0600070005000504040200040700050005060204010000000405020406030404
0600030603000000040001040602020000000000000100000001020001040700
0304020105040400040501020304070001000302050002010500030200000200
0000070405020001000007000004010001000300010205020400050000000704
0000040106000500010402030004010000040704060300000104030007020001
0302010000040100050406000104010106000402040202000000020006010007
0200020506000201040004000504070200000400030003000202000400000200
0500010004000000050002000300060006000104000201020301020000000003
0601070201040609010c020a0108010803080001020e00010700070006020500
.ram_data 8 7
60402800b909a32020401a00799a60e328803026ab4c51c6301442000c80ae0d
e04064e8d112e600c8c0e46103091e80b45167c7a1092000a460e44d21201990
94035ef0810060081680b31442ca84040c80658092c9511044c0400ce2402c00
052cb3124a208108fc04935805248662142c31700200e808d00212f4e843454e
dd24500024a0f8088c20a8b306006104c204b20095a259007238250a00804922
f8005c2b10d4faa0412851243a409134c601a962f30031ce1364ae40592c5880
b004c10214404a08c40020044b8004849c0b0a04cd00d1220484f6320204a422
420039542c0d6200278074224e01c200710ab021008263649c0029088a10a6c0
6b811d42690870028145f11026000b8c8201788a1480ba10098a2302d900788c
202050022d853d2c430050007a310e467c0c01a08664d50061003d189600b300
88706020b6540ee0380a2421f0833e2054045ca06a08048090017600b310ecab
932012153282ad2830c612207c8199613c8856300360b601b5620c09317617a0
9d4ad105a662135190c47c0832b4950078132a0cf0218600fa0139b0a928b080
7b81ab883180c1122a229810a94a510160b082c0700228291040400039600805
d00071017db40840dc8833349041f0107120b81ac40425200a84c80b64219302
7141080811a085401801bd7c4480a04059003840080a3430168432120000bc29
.ram_data 8 3
030f001b1e0b160d1f161e0f0a050d0f1205180f140d071c0d1f0d0b170d150f
0d161f0d0d16190e150d13011d0b110f170b180f110e1d031e09140b11061c0d
011608071e0d150718071c0f1e15111e150208071a15150313051d0f1d1f151e
140b150200071c0b1d161c0f1f0514070201180b1900160113011e191c131205
180d1b041f090c03180f1d121c011f0d0a0d0a051a0519161601170308071609
08071e011f031c031c110e091d181b1e1c1b191f0d041b1d1f19191719130901
0d020c030d080c010f000c07080708050f08080f0a090b000a0909030a030904
080f0e0708050c030b050f020c0709050e010d010c050a070d0204010b040e09
09060f01080708060a050d030b0509070e050c0f0d060e070b060a030c030e07
0e0309060c030b030f020b050e020b070c0f0a050807090409070a050c060c05
08070c010a050b060a0508010e030e060f030c050f050e050a061a0202030c03
0b070906080508070c010f000d0208070d030c000b0408050f0108070e050f04
0e010a050e0008060e0208000e020f000d060f040f0409060b06080109000f00
09040f02090709060c0509060c010b05080609070d070d050b050d010e010403
0807090309070b07090309050a0708050a070c030a040e040b0609060c050f04
09060a0504010d0c0c03030c080702050c05090607010106080108070f040d07
.ram_data 8 5
d6a1c493bdf2e6d9ecb98782de60f708807ffed9cc97e62d7cab00f591614dd0
43bae91093e1c9f8d029719809f0e06951aac7381bc4e6fdfb94cfb0a6d9d463
93fdf00144bc1c80b45c3ca0cb30d6a9d314c259ed2616e8ef341ce642bc31f3
bed3dfe5a0d699e5d5f2d8a5a4d9fb84ff90fe8885f29da17bf4f40b43b8dea1
36d0cfe8fb459ff4609bb745087f0c6236e839f6e209886abc460af0d92667d5
68eb3bd5d42ba0586cd264c8d5bcbec1b9e4e69904fdfe31ec9171ae6dd3a56e
e5ea33cdf09649f471ca45f3fc7bed436bc474db40f67fd9ed7273ccedf063dc
f4ded7a97fe0d8c7ca5663d951fe24fd0af4359f8225748ad0b648b630ccc936
9d5ef2958cf283dded8292ef98ceef53e1decb64f15ed4ebff4146f961dd8c62
61da9af1bd7aacc3cef2b1fdfdc8c7b0adf0a56f6db263cd5ef9bfe568d4c1eb
fb8c73dc55a8f1168af5a9d6933c299a54fba21439f6c27c0fe010fb18e9bf54
78d755e8fb7c28d3ce3121df8b7ce3849a70b1cde89381eafe9d8df67e81e05f
eab1f5d8ea94d18ace2939f0b44848d6dbe86cf3f9d640dfebf8f6416ed1c768
dd7adc60ff7357c9eed994e2ceb0a5dabd40c5380ee83dc05cb3a3ed6a8d15f2
cee097fcfe4941b6a87634cacfb4d6e9ecdadae4c5dbf8c4de6bfbe461d84ae5
db9c2fe4b259daa12ffc7c83987752bdfef945a61fd075ce8c7153ecaed9abd0
.ram_data 25 11
040c020202120010011100100012000800020404000803020010001802020000
011302120111010c00000202040200080401000000000000020a010301030000
0111001002020008000000000202011901180010020a00110000001100110101
0008011904040008011900180010021a001000080109040e0002020a04180018
0000020200100000010105110010021200100000000001110410041400180008
1010101210101212101010101111111114101010111016161410101010101011
0404040504000404060200000000040404000000030301000000000100020101
0000000404040404000004000303040404000404000004040404040502020404
0000020301010000000000000202000000000000000000030004000002020001
0400000106020001040400000400000000000303000000000000020200000000
0000040400010406040400000400000200020000000000000404000000100404
0000010100040000040402020404010004040400030300000400000102020101
0303040404040000040600000404000002020000000002020404000000010404
0000000000040101000400040000020200000000000400000206000101010000
0101000000000000000000010103000001010202000000000000020200000005
0001020200000101040c0202000000080001040c020a01010000000002020001
.ram_data 25 9
400002020981088800200082189048c8444400004840480810b0000080c00c04
4000c0c011110040c98940400101010158d8c4c50d0d0080404044c400801090
00005050040408080404109040400484000000008e8e1010c4a4000042020080
0c0c12124040696906065858040442420c0c303000000888444451d101014545
04040898202008089393a2e20a4a0000020200200282080830300a0a80800202
096908080040a0a00000000000080404002020e1084800302020002089d900a0
000040500000082800100040282884c4084800802020090904242222002020a0
004420808c8c828284842000206008184050303080902020020218980000a080
0101000008080202010100000000090901010a0a000000000808028204448888
2000222201012c0c202041c161c122220ccc8080040400000020080880808080
000020708084809819193139828220002024000808888000000800002060a808
24242020024228a80242809100000101880800000040004020406ce8220a2020
0a0a010122100101c1c10888a0a0004003830848204080b08080a0a028288080
010188988202121322e0000008c80181a0a08000000028080040004120404242
008041c1e5e5000088c820200000000022220808040420008202080830900202
45c52828000020200040aca8c0c0040400004242080820208404020201812929
.ram_data 25 1
040c020202061000100110001200000010001606100813010010000012001000
1203020211010100100012001602100814041000100014001600170310011000
10000000180a1800100010000802181910011000180210101000101010001001
10041000040418001800180018101a1210000808100018041000180608140800
08001a121c00080019011c0418081a0a18180808180018081c0410041818080c
18101c1818101a1a18181810181918181c18181819191e1e1c18181818101810
0c040d090c000c000a06080808000c04080408000b0308000800080008000808
080008000c040c000a020c040a020c040c04080008000c04090009090a030c04
08000a0008000800080008080a0008000808080008000901080008000a020901
080409010a060800080408000800080008000b000800090008080a0008000800
080008040f070c04080008000c040800080008000a000a000c04080008000c00
080009010c04080008000a01080008000c04080409030800080409010a000901
09030c040c0408000c0408000c0408000a020a020a020a020c04080009000c05
080008010c040900080008000901080208000800080008000802080009010800
0800080008000800080008000901080009010a020a020a0208000a0208000801
09000804000009000c0c08080800080001010c04080001000000080008000800
.ram_data 25 3
51106262490900000000505008185050c5c400006d2c94148190080858d8282c
00008040410040009191400001011191c8c844c5393900004000444401010090
0101404004001818a4a08080c1011414008000801e9a00008400151502028080
0d0800024040797807034848040010520c002121000010104404014101011555
0504080020a00808939363634a420000121201018202181020200b0b90100202
1911090910502424040410100100141400006020484840002060004089881010
0101404040002929010100002c0404040808808020200902040432320000a0a2
010150408c8c808085850020000008085040313100006020020298980000c140
0101080809090202090910000000890801019b33800010200888818004041818
00002a2801011c14282841405141492b4d4590904c4c00002100180889899090
4040202094c00020090131310202000024200080888080801010040074608880
2c2c04300282a8a00a4a80a08000193988000010086850500040686072622020
4a0201052a4a2171519588808014282803110804280880808080289828201090
018180088a081212022008180008010188288000000018100848404000004a4a
1c1c6160657108284048203008080010022200180004080882a0000890901a1a
0140301804040c4c4040e4ec48e8400004045a1a040c00300c88202205050129
.ram_data 25 15
040c120202160000010010101200000010121616101811120000101002021010
0212020011100100101010101212101014101011101014141412131310111010
011118100a001810101010100208011900100000181a00000000000010000001
04100d1d040400001908080000000a0a001000001111141410120408040c1008
00010200041000000101140508000a0208100800000019000404141008000c00
1010181610101a1218101010181019111814181019101e161814181010101010
00140d1100140c10041008100010041404100010011309100010081000000800
001008100c1400140212041002120c14041008100010041400100d1501120010
1800120018001000180018001a00100018001000190111011101180012021101
140010011e021000140410001800100010001903180010011800100210001000
0000040007070404000008000c04000008000000080000020c04000008000400
0000000104040000000001030400000004040004030208000004010108000101
03010404000000000404080000040101020202020a0202020c04000008010500
0000000504040101000000000501020200000000000000000002000401010000
0808080808080808080808080909080809090202000200020001020200000100
09090a0a00000000040c02020000080801010d0c02020000080008080a0a0808
.ram_data 25 13
58117a124109381800005010820aba7a44e52000284518dc8190080058902820
0040c0e0105010501149406001491181d8d892d6350100002000046409610800
404250441010180ca020908050571404008080049a0a10141050100102438080
090c02104140786807024959143052200c082130101018000406518111175505
050c0000a08808089393e26a42420008121a0108808010102030090090100000
1111080080d880a400041010010004140000204048c841012048414088881090
0108604261480928210030080004848c0809808021280200040c0a220008a2a0
010850588484a684a5042008202008084142103280220a2a022290b800208148
0102080a01020a08090810000104808009089bb8008c10000002a3a804041130
21222b2b858538382928484060710d0e494c98100c0c00200120001089889890
50442c0c80e020000921313302a0200024240080888a808010302420646028a8
082c10100200a08a884a88800000191980881810286850724020686222822802
40000901280e30615181808018a0282c13030000080888848081bc2824089cb0
81812a0808880a120222180848280800a8a88080002010302868484000646e4e
1c08696161654848c8d02c2068680010023208200c040a08040408089a903a2a
4500108804206c204040f4d8c8c80c0004001a4a0c0008008898303205010921
.ram_data 25 7
04041202161300180811100a0204000000140617081802100000101008000010
1302001011100104001002100212081004140010001a00100710071a01110010
0011181008020018001000110208011000190010021014000000000000100000
001801020404080a0910100810001a0b0010080c091802180010020300000808
0006101404040100010001101800081008140801000008141000101410000001
10141e1410101a1218111010191219101c12181219121e1418101c1010101010
1000190115001c0a1506180310021407051004100016081c0204080811101905
141218191c1a14101214101412121c1c14101a1c101214151412191713101410
080800000808000008080c00080a000008010000080a01010504080902020101
000401020f0b00040c0800000c08000000020b08080a090e08000202080a0002
0000040007050404030108080c0c0100080800010a0800010d0d0101080c0002
0000080a0604080a0604080804040808040008080301080a000401010a080200
03010604060508090001080c0000080902020000080802020c0c0000080c0200
0a08040004060003020000060301000608080808080808080a0e080a03010809
000e000a000e0008000a000a01090009010902060808000009080a0e08080b08
010a0008040000020000080a0000000801030d040208010008020008020a0008
.ram_data 25 5
584138004b401a10420210509e1856487145200061211050c2821600d244262a
0050c00050405006d90f0066c9c41511dc981183790c00104020205028290810
4040c413102a9c82200090809d44140081008c845b1205011000190106108282
044502127040702c020251493004324040043011124050088404c1011c815f01
0c080000282008409391e84842430c401a880a800281105020401a4910840000
138140080e88246604001002400a051040404029484903014820c00088001000
0808604008090c200282082884008c00080081802a0900008c0030100800a280
08094028858884a6008528282120480840413232a0a14a0e202290a020088900
220028000a012802680000102005a8080900a83a8908300800028a890400a009
0a12290381001c640820404041700a04484c00104d00000000011010a88180b0
1004ac0ca424a08039701012aa02200084a6a05082c088800070202050702228
212580808400ca80ab20a0cc21204900282c7040280462446220436231022020
420a010840326021111188808038202012010c8a01208088808094b82408a428
8000a00800000618262244082c08054884a04410240051404020404800b0664a
1000604871550024d84224386020000110033809000c04010000000091b83220
6505121860496921c140ac3660e02c00000010d2010003389444371000002228
.ram_data 8 19
0f0706020d0d04140e1a040400000d0702020f070000060609190c1907070501
0606040504140d040d0601000b03030b04030a080b0205050e06060201000c04
001300180408050900000105000c001c040c0004040e00110317070705140415
0418070904040404061d0418071f071f04100404050c060c0707011500080008
0414010707070404000001140614071506160303000206140216031300100703
1014161217171216171516121416121010101011141415111316111115111013
0501010100020404010005010101060103040101050202070002050506020507
0101040502020404070707010606070406060505040607050505010102020202
0105050700000004040600010300000507070004050407070606030307070707
0602010107060505040601030206010304040103040405050500010304050006
0004040607050606030202000206070707050707070506050606060106160404
0301010104060000040406040505000001010406020506040604010100060106
0203000607060001060405070702060606030701070203030707060206040600
0503060005050401040005050604050500000001040504030504020107000501
0505000501050303040100030300030302030206070406020607030706040600
010100020406010000080103050c060c0503000c030905040000000007010504
.ram_data 8 17
9f568c0e9d07b4b1a097118f080473534e2910a089101000f0e2020c92e21c3d
0b0fc5738684ab4118a654309e5eb3a99aec236517660281e8a287e2a612041c
c240529448129c69a3839b902133d2027351f83e2a3a06922b2311216601a080
aec0dc9a44d070e8878313d190829943cfcbd7d30f931088292d50d08998d1c1
070cd545da60c7458011c6cc52d24850babbbf2ff3a3c1d4f5c10d5bdd097561
b0c2080091c16453555042908bc39494f880cdc0454eb191acec61412040b595
c5c57262a0a05545f0b060084444e0d03343d4d5a2ead2c2fd81415129c9d3d3
e5a8e0baddcfcc46404140207153050c42023c78903a1e0a4c61d9f021213b19
0d45fa7a8063c842ad258bd21090464e69a06b616565f4307379f4c26066b030
4760c907100444ccce694ecefea0ecf259d39e840c0469736626889aedecd852
99926d2a1408b932aad3ba1842a85951d408aa22c1c0d0d22c72282e7060527a
0862ec3493d7a0a80a5af5f50903f2220882e99968a6cdf086a249cb0c3ec8a8
8a14b74c8da438d59597898b948d1c64c2c0ccccb8c9f0949840ec9a7232c523
4000586a89c959712ae2818181e0e24b09a34b511021702868e8d159aa80744e
dfda6bcb6911657948510838aa82db41e232c879c9c87da610604848a9c07840
42c21b0bcfafdef25040083ed86816360ec083920500784a4e526d56a703828b
.ram_data 8 25
07061303180911151e19100411010b0613031e07110112070809081b17031a0a
1206140710040c01150011031b0210041305180e100212021a02160010011d05
001108141d071b0a130314010d0b1802140910031c1e12031416150415111005
1501101904041c1418051d0d1f131e07011109011009190b13011813190b1901
180818171a1a0c04181818051d09190f0f0f080d1b171c0d1f03130409190809
181419111b121b171c1117151c1d1a18181c19191c19181a1f19191818111911
090009050801080808060d01080008000e0d080808020a0b0a0208090a000801
08000c04080c0c000c0509050a030c080d03080d09010e01090409050802080a
08010c03080108000f05090000020d040e050d010d000d030e000b090a060f05
080409040e0e090108020a0108060a010d000c0608080905080409030c000c00
08000c000d050e040c00080008040c000e0509050e010e040e000a0008000800
0a0008010d04080009040806080500010804080408030c040a0409010c020e03
08070a0208040800080408000a060c030e050d000f070b070e00080008000800
0c040e000d050c010c000c0109010c06080009000d010d000d0609010a040801
0c05080108010b00080109000800080100010a0008000c000a030b070c000c00
09050902040408090904080b080008000501080c090300010800080009070d01
.ram_data 8 27
96101214920a949424240681003c12540210108080cc0044e05040805080000c
032040c002902959908018d0181029a1a8f230cc130b028a0248814584820414
434e80d04090140820c888980140322b52571251222aa49838ab1420220880a0
a0ac4cfa40d0b0a8034781d9004d184a418d409690b390ac010082d090a151c0
46c44147483ec5c4004845c642604860dafa594301cb0040a070102a18a80047
60e281884848406004408080c0c180cca08404e44454b1b14879297970b060c9
ccc9fae8a082e0c530b8e0e0040702a0414090f85046124274b780e4e94393c8
a420028287d8441500c8584091dc05100004171206820a0a4004808a20240806
0d07b0610008c4daada5e5c61486064c7ea1414a6c28c285317cd85a20e000c8
190089434042814c5e5cc0408c81405240dd0ee40c12626620a28688b8a80808
1f862e2c002530b100181819a0a209804051a022c1db5ada0e20202060601018
48e0440041d0a3aa587ae1f93a32e0a222c8098138a1e0e20404c0da0c2a486a
808eb0c488b240c30741848c00ac8cc00483008cd8e8cc8448444286203fc301
4002302848c9011b48e30002c058e8c109a100000040108888c8c94b888044c0
cecc48cb09a7d040404800e08880424280a080c880ce48d040c0001cc0c10800
80c1034b0a0818925042002c58c890b08e4401c084c9c8a148c40082a4c0026b
.ram_data 8 13
00000008101200000111000a1018100010101010101401090004001010101010
0808020a001811111010121210101010141c1010101010181010101011111010
01010010121a181c1018181002121000191108180a1210001018080800080901
18180111080008100111000000001818180018101111181018100e0608101818
081012120c1400000810051500101a12180000000010011118100c1410080000
081014141010101000100810091108100c14181001111a120810101000101010
00100414081000100e16001000100010081008100a1201110810001008000101
081000120010081000100c1400100011001004140010081008100c1402120810
1000120210001800180010001203180010001800100018001000100010001000
1c04100010001802100110001404100018001a021801180010001a0210001000
0000080000000801000000000404000000000000000000000000000008000000
08000101080000000c0402020c0400000c040000030300000c05000002020101
0202000004040000000000000c04010100000000000000000000000000000404
0000000000000101000000000404020200000000000000000202000000000800
0808080808080808080808080808080800000404000000000101000000000000
08080a0a00000105040c0a0200000000000800000a060901080808080a0a0808
.ram_data 8 9
404000810828206000080000185860600000206d48484063101c000180810d4d
4040a0a8101100c040406061000000405151c7c7080800646070444c20201051
0090103000040808001410344242000000008080080c1010c0c4000040400011
0c1c12130000080904545858040442420c3c1018000008090050505401410000
00300008202100100020021200080000000400008282000810180a0a80800202
0008083a909020200000004000141434000020200000000c2020000000050000
0020000100100000004000050038808100000404000000290000303000000000
0010101108280080808220210000002000082030808064640090080800100000
0010000008880203000010100008080901010a0a001010100a0a02020001888c
20200212042c2c2c00800031317106060c2c8081000000000058183900000081
00200010141480c008080181021320200404000008388080000000101018282d
2030101000280808020600000000000088981010000001012038080c32322020
0a2a00002222111140480838b0b00000131b08282121000000a0b0b008080000
0018080880b2121222221010080a0101a0b00000000829290010002020200000
00000115b4f4000008283030000510902068181a04042020808a08aa20200000
0119082c20300000002c3c3c8080000000304044081a30348484121200082929
.ram_data 8 15
0f0f0f0f0f1f0f0f0f1f0f1f1f0f1f0f0f1f0f1f0f1f1f1f1f1f0f0f0f1f0f1f
070707170f1f0f1f0f1f0f1f0f1f0f1f0f1f0f1f0f1f0f1f0f1f0f1f0f1f0f1f
1717070707170717071f0717070707071f071707070707071717071717171707
1f0f0f1f0f070f070f0f07170717071f1f070f17071707170f171f07071f0717
0f0717070f1707070f07070707070f171f070707070707071f070f17170f1f1f
0f0f07070707070707070f070f070f070f070f0707070f070f07070707070707
170717071f0717071f0f1707170717070f170f170f1707170f0707071f1f0707
1f17171717171f1f17171f1f171717171717171717171f1f1f1f1f1717171f17
07070f0f07070f0f0f0f0f0f07070f0f07070f0707070f0f0707070707070707
0f0f070707070f0f07070f0f070707070f070f0f0f0f0f0f07070f0f07070f0f
07070f0f07070f0f0f0f0707070707070707070707070707070707070f070707
0f0f07070f0f07070f0f07070f0f07070f0f07070f0f07070f0f070707070707
07070f0f070707070f0f07070f0f070707070f0f07070f0f07070f0f0f0f0707
070707070f0f07070f0f07070f0f0f0f0f0f07070f0f0f0f0707070707070f07
070f070f070f070f070f070f070f070f07070f0f07070f0f0f0f07070f0f0f0f
070f070f0707070f07070f0f070f0f0f0707070707070f07070f070f070f070f
.ram_data 8 11
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
.sym 1 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 2 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 3 reset_$glb_sr
.sym 4 sys1.cpu.regs[0]_SB_DFFE_Q_E_$glb_ce
.sym 5 clk_$glb_clk
.sym 6 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 7 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_$glb_sr
.sym 8 sys1.cpu.regs[10]_SB_DFFE_Q_E_$glb_ce
.sym 47 sys1.uart0.divrx[3]
.sym 57 sys1.uart0.cntbit[1]
.sym 67 sys1.uart0.thr[6]
.sym 178 sys1.uart0.divrx_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 179 sys1.uart0.divrx_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 180 sys1.uart0.divrx_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 181 sys1.uart0.divrx_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 182 sys1.uart0.divrx_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 183 sys1.uart0.divrx_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 184 sys1.uart0.divrx_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 259 $PACKER_GND_NET
.sym 291 sys1.uart0.divrx_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 292 sys1.uart0.divrx_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 293 sys1.uart0.divrx_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 294 sys1.uart0.divrx[11]
.sym 295 sys1.uart0.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 296 sys1.uart0.rrxd_SB_LUT4_I1_I3
.sym 297 sys1.uart0.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 298 sys1.uart0.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 300 ICE_LED1_SB_DFFESR_Q_D
.sym 319 sys1.uart0.divider[4]
.sym 410 sys1.uart0.divrx[10]
.sym 411 sys1.uart0.divrx[9]
.sym 412 $PACKER_VCC_NET
.sym 415 sys1.control_ICE[10]
.sym 447 sys1.uart0.divider[11]
.sym 453 sys1.uart0.divrx[0]
.sym 497 $PACKER_GND_NET
.sym 517 $PACKER_GND_NET
.sym 519 sys1.uart0.thr[4]
.sym 520 sys1.uart0.thr[0]
.sym 521 sys1.uart0.thr[3]
.sym 522 sys1.uart0.thr[1]
.sym 523 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 524 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 525 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 526 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 527 sys1.uart0.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 528 sys1.control_ICE[10]
.sym 539 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I2
.sym 556 sys1.uart0.divider[10]
.sym 561 sys1.uart0.divider[9]
.sym 634 sys1.uart0.rxst_SB_LUT4_O_I3
.sym 635 sys1.uart0.rxst_SB_LUT4_O_I2
.sym 636 sys1.uart0.rxst_SB_LUT4_O_I0
.sym 637 sys1.uart0.rxst
.sym 638 sys1.uart0.cbrx[0]
.sym 639 sys1.uart0.cbrx[1]
.sym 640 sys1.uart0.rxst_SB_LUT4_O_I1
.sym 642 sys1.uart0.divtx[7]
.sym 644 sys1.uart0.divtx[8]
.sym 658 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 660 sys1.uart0.divtx[6]
.sym 661 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 662 sys1.uart0.thr[4]
.sym 670 $PACKER_GND_NET
.sym 685 sys1.uart0.thr[1]
.sym 709 sys1.uwrtx0
.sym 747 sys1.uart0.cbrx[2]
.sym 748 sys1.uart0.divtx[2]
.sym 749 sys1.uart0.rrxd[0]
.sym 750 sys1.uart0.divtx[3]
.sym 751 sys1.uart0.divtx[0]
.sym 752 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 753 sys1.uart0.divtx[1]
.sym 754 sys1.uart0.rxst_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 755 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 802 sys1.cpu.PC0[20]
.sym 870 sys1.cpu.addr_SB_LUT4_O_I3
.sym 878 sys1.uart0.divider[0]
.sym 888 sys1.uart0.rrxd[1]
.sym 906 sys1.uart0_do[0]
.sym 939 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 983 sys1.ove1
.sym 984 sys1.cpu.Bimm[8]
.sym 1001 LORA_CS_SB_LUT4_O_I2
.sym 1018 EN_1V4_M4$SB_IO_OUT
.sym 1058 EN_1V4_M4$SB_IO_OUT
.sym 1090 sys1.cpu.regs[9][4]
.sym 1097 sys1.cpu.aluAdder_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 1098 sys1.cpu.regs[1][4]
.sym 1101 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 1106 sys1.cpu.regs[3][4]
.sym 1165 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 1176 $PACKER_GND_NET
.sym 1181 M2_ON_OFF$SB_IO_OUT
.sym 1198 $PACKER_GND_NET
.sym 1199 M2_ON_OFF$SB_IO_OUT
.sym 1207 sys1.cpu.regs[3][6]
.sym 1210 sys1.uart0.thr[0]
.sym 1211 sys1.cpu.regs[13][7]
.sym 1212 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 1228 sys1.cpu.regsD[8]
.sym 1229 M2_ON_OFF$SB_IO_OUT
.sym 1230 sys1.cpu.IR[23]
.sym 1234 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 1261 sys1.cpu.regsD[4]
.sym 1264 $PACKER_GND_NET
.sym 1290 EN_1V4_M4$SB_IO_OUT
.sym 1316 EN_1V4_M4$SB_IO_OUT
.sym 1319 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 1324 sys1.cpu.regs[7][6]
.sym 1325 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 1330 sys1.cpu.aluIn1[4]
.sym 1337 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 1342 sys1.cpu.regs[0][4]
.sym 1348 sys1.cpu.regsD[6]
.sym 1352 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 1359 sys1.cpu.regsQ1[6]
.sym 1433 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 1434 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 1435 sys1.cpu.regs[9][5]
.sym 1440 EN_5V_M4_SB_DFFESR_Q_D
.sym 1443 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 1445 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 1456 sys1.cpu.regs[2][6]
.sym 1460 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 1461 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 1474 sys1.cpu.regsD[6]
.sym 1512 sys1.cpu.regs[0]_SB_DFFE_Q_E
.sym 1513 CLKIN$SB_IO_IN
.sym 1547 sys1.cpu.regs[4][5]
.sym 1549 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 1554 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 1557 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 1571 $PACKER_GND_NET
.sym 1572 sys1.cdo[5]
.sym 1574 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 1575 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 1577 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 1620 sys1.cpu.regsQ1[4]
.sym 1659 sys1.cpu.regs[6][5]
.sym 1662 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 1663 sys1.cpu.regs[6][3]
.sym 1666 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 1688 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 1714 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 1736 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 1739 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 1742 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 1745 EN_5V_M4$SB_IO_OUT
.sym 1748 CLKIN$SB_IO_IN
.sym 1761 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 1762 EN_5V_M4$SB_IO_OUT
.sym 1772 sys1.tcount[1]
.sym 1773 sys1.tcount[2]
.sym 1774 sys1.tcount[4]
.sym 1776 sys1.tcount[8]
.sym 1777 sys1.tcount[0]
.sym 1778 sys1.tcount[3]
.sym 1779 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 1780 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 1781 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 1782 sys1.cpu.IR[15]
.sym 1797 sys1.cpu.regs[2][3]
.sym 1799 sys1.cpu.rdata_SB_LUT4_O_8_I1
.sym 1802 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 1804 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 1805 TXD$SB_IO_OUT
.sym 1813 sys1.cpu.regsD[5]
.sym 1828 EN_5V_M4$SB_IO_OUT
.sym 1852 TXD$SB_IO_OUT
.sym 1856 sys1.cpu.regs[0]_SB_DFFE_Q_E
.sym 1859 EN_5V_UP$SB_IO_OUT
.sym 1871 sys1.cpu.regs[0]_SB_DFFE_Q_E
.sym 1874 EN_5V_UP$SB_IO_OUT
.sym 1886 sys1.tcount[9]
.sym 1887 sys1.tcount[13]
.sym 1888 sys1.tcount[6]
.sym 1889 sys1.tcount[14]
.sym 1890 sys1.tcount[23]
.sym 1891 sys1.tcount[28]
.sym 1892 sys1.tcount[5]
.sym 1893 sys1.tcount[7]
.sym 1895 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 1912 sys1.cpu.rdata_SB_LUT4_O_20_I2
.sym 1918 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 1919 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 1922 EN_5V_UP$SB_IO_OUT
.sym 1923 sys1.tcount[8]
.sym 1927 sys1.tcount[3]
.sym 1932 sys1.tcount[1]
.sym 1934 sys1.tcount[2]
.sym 1966 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 1967 sys1.cpu.regs[0]_SB_DFFE_Q_E
.sym 1968 CLKIN$SB_IO_IN
.sym 2001 sys1.tcount_SB_DFFSR_Q_30_D
.sym 2002 sys1.tcount_SB_DFFSR_Q_29_D
.sym 2003 sys1.tcount_SB_DFFSR_Q_28_D
.sym 2004 sys1.tcount_SB_DFFSR_Q_27_D
.sym 2005 sys1.tcount_SB_DFFSR_Q_26_D
.sym 2006 sys1.tcount_SB_DFFSR_Q_25_D
.sym 2007 sys1.tcount_SB_DFFSR_Q_24_D
.sym 2014 sys1.mc_flag_SB_DFFE_Q_D
.sym 2015 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 2028 sys1.dout_spi_LORA[3]
.sym 2037 sys1.tcount[23]
.sym 2046 sys1.tcount[9]
.sym 2077 sys1.tcount[13]
.sym 2079 sys1.tcount[6]
.sym 2114 sys1.tcount_SB_DFFSR_Q_23_D
.sym 2115 sys1.tcount_SB_DFFSR_Q_22_D
.sym 2116 sys1.tcount_SB_DFFSR_Q_21_D
.sym 2117 sys1.tcount_SB_DFFSR_Q_20_D
.sym 2118 sys1.tcount_SB_DFFSR_Q_19_D
.sym 2119 sys1.tcount_SB_DFFSR_Q_18_D
.sym 2120 sys1.tcount_SB_DFFSR_Q_17_D
.sym 2121 sys1.tcount_SB_DFFSR_Q_16_D
.sym 2122 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 2123 sys1.cpu.regs[14][3]
.sym 2134 sys1.tcount[15]
.sym 2142 ICE_LED1$SB_IO_OUT
.sym 2145 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 2153 sys1.tcount_SB_DFFSR_Q_26_D
.sym 2191 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 2195 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 2228 sys1.tcount_SB_DFFSR_Q_15_D
.sym 2229 sys1.tcount_SB_DFFSR_Q_14_D
.sym 2230 sys1.tcount_SB_DFFSR_Q_13_D
.sym 2231 sys1.tcount_SB_DFFSR_Q_12_D
.sym 2232 sys1.tcount_SB_DFFSR_Q_11_D
.sym 2233 sys1.tcount_SB_DFFSR_Q_10_D
.sym 2234 sys1.tcount_SB_DFFSR_Q_9_D
.sym 2235 sys1.tcount_SB_DFFSR_Q_8_D
.sym 2238 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 2258 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 2261 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 2265 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 2275 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 2276 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 2278 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 2304 sys1.cpu.regs[6][23]
.sym 2306 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 2308 TXD$SB_IO_OUT
.sym 2342 sys1.tcount_SB_DFFSR_Q_7_D
.sym 2343 sys1.tcount_SB_DFFSR_Q_6_D
.sym 2344 sys1.tcount_SB_DFFSR_Q_5_D
.sym 2345 sys1.tcount_SB_DFFSR_Q_4_D
.sym 2346 sys1.tcount_SB_DFFSR_Q_3_D
.sym 2347 sys1.tcount_SB_DFFSR_Q_2_D
.sym 2348 sys1.tcount_SB_DFFSR_Q_1_D
.sym 2349 sys1.tcount_SB_DFFSR_Q_D
.sym 2375 sys1.tcount_SB_DFFSR_Q_9_D
.sym 2378 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_I1
.sym 2392 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 2423 sys1.cpu.regs[0]_SB_DFFE_Q_E
.sym 2424 CLKIN$SB_IO_IN
.sym 2456 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 2457 sys1.tcount[29]
.sym 2458 sys1.tcount[11]
.sym 2459 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_O
.sym 2460 sys1.tcount[31]
.sym 2461 sys1.tcount[27]
.sym 2462 sys1.tcount[25]
.sym 2463 sys1.tcount[12]
.sym 2465 sys1.cdo[17]
.sym 2476 sys1.cdo[7]
.sym 2493 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 2570 sys1.tcount[30]
.sym 2571 sys1.tcount[18]
.sym 2574 sys1.tcount_SB_DFFSR_Q_15_D_SB_LUT4_I2_O
.sym 2575 sys1.tcount[22]
.sym 2576 sys1.tcount[16]
.sym 2577 sys1.tcount[24]
.sym 2596 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_I1
.sym 2603 sys1.tcount[25]
.sym 2617 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 2627 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 2648 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 2649 sys1.tcount[11]
.sym 2686 sys1.uart0.rrxd[0]
.sym 2687 sys1.cpu.regs[10][21]
.sym 2688 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 2689 sys1.cpu.PCci[2]
.sym 2690 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 2691 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 2692 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 2693 sys1.cpu.PCci[16]
.sym 2698 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 2717 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 2730 sys1.tcount[30]
.sym 2739 sys1.tcount[24]
.sym 2761 sys1.tcount[18]
.sym 2764 TXD$SB_IO_OUT
.sym 2774 RXD$SB_IO_IN
.sym 2800 sys1.cpu.regs[9][21]
.sym 2801 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 2808 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 2809 sys1.cpu.regs[0]_SB_DFFE_Q_E
.sym 2810 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 2824 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 2836 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 2875 sys1.cpu.regs[0]_SB_DFFE_Q_E
.sym 2877 sys1.cpu.regs[5][21]
.sym 2880 CLKIN$SB_IO_IN
.sym 2912 sys1.cpu.regs[4][20]
.sym 2915 sys1.cpu.regs[4][21]
.sym 2921 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 2932 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 2940 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 2942 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 2949 sys1.cpu.regsD[21]
.sym 2999 TXD$SB_IO_OUT
.sym 3014 TXD$SB_IO_OUT
.sym 3026 sys1.cpu.regs[7][2]
.sym 3027 sys1.cpu.regs[7][21]
.sym 3034 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 3054 sys1.cpu.aluIn1_SB_LUT4_O_6_I0
.sym 3068 sys1.cpu.regsD[20]
.sym 3103 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 3140 sys1.cpu.regs[3][2]
.sym 3141 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 3143 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 3144 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 3146 sys1.cpu.regs[3][19]
.sym 3169 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 3196 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 3215 sys1.cpu.regsD[21]
.sym 3258 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 3259 sys1.cpu.regs[7][19]
.sym 3332 sys1.cpu.regsD[2]
.sym 3336 CLKIN$SB_IO_IN
.sym 3372 sys1.cpu.regs[4][2]
.sym 3388 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 3397 sys1.cpu.regsD[18]
.sym 3444 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 3486 sys1.cpu.regs[6][2]
.sym 3491 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 3493 sys1.cpu.regsD[2]
.sym 3497 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 3514 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 3710 sys1.uart0.thr[6]
.sym 3714 $PACKER_VCC_NET
.sym 3720 sys1.uart0.rrxd_SB_LUT4_I1_I3
.sym 3724 sys1.cdo[9]
.sym 3765 sys1.cdo[9]
.sym 3771 sys1.uart0.divrx[0]
.sym 3888 sys1.uart0.divider[1]
.sym 3889 sys1.uart0.divider[3]
.sym 3890 sys1.uart0.divider[2]
.sym 3893 sys1.uart0.divider[5]
.sym 3901 sys1.uart0.cntbit_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 3906 EN_5V_M4_SB_DFFESR_Q_D
.sym 3930 ICE_LED1_SB_DFFESR_Q_D
.sym 3944 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 3948 sys1.uart0.divrx[6]
.sym 3950 sys1.uart0.divrx[3]
.sym 3952 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 3953 sys1.uart0.divider[1]
.sym 3963 EN_5V_M4_SB_DFFESR_Q_D
.sym 3976 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 3979 sys1.uart0.divrx_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 4002 sys1.uart0.divider[3]
.sym 4009 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 4010 sys1.uart0.divrx_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 4012 sys1.uart0.divider[3]
.sym 4056 clk_$glb_clk
.sym 4058 sys1.uart0.divrx[1]
.sym 4059 sys1.uart0.divrx[6]
.sym 4060 sys1.uart0.divrx[5]
.sym 4061 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 4062 sys1.uart0.rxst_SB_LUT4_I3_I1
.sym 4063 sys1.uart0.divrx[4]
.sym 4064 sys1.uart0.divrx[7]
.sym 4065 sys1.uart0.divrx[2]
.sym 4073 $PACKER_VCC_NET
.sym 4082 sys1.uart0.divider[3]
.sym 4083 sys1.uart0.divider[6]
.sym 4084 sys1.uart0.divider[2]
.sym 4087 sys1.uart0.divrx[7]
.sym 4088 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 4104 $PACKER_VCC_NET
.sym 4117 sys1.uart0.divrx[0]
.sym 4119 sys1.uart0.divrx[3]
.sym 4122 sys1.uart0.divrx[2]
.sym 4125 sys1.uart0.divrx[0]
.sym 4128 sys1.uart0.divrx[6]
.sym 4129 sys1.uart0.divrx[5]
.sym 4133 sys1.uart0.divrx[7]
.sym 4134 $PACKER_VCC_NET
.sym 4135 sys1.uart0.divrx[1]
.sym 4140 sys1.uart0.divrx[4]
.sym 4142 $PACKER_VCC_NET
.sym 4143 $nextpnr_ICESTORM_LC_61$O
.sym 4145 sys1.uart0.divrx[0]
.sym 4149 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 4151 $PACKER_VCC_NET
.sym 4152 sys1.uart0.divrx[1]
.sym 4153 sys1.uart0.divrx[0]
.sym 4155 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 4157 $PACKER_VCC_NET
.sym 4158 sys1.uart0.divrx[2]
.sym 4159 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 4161 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 4163 $PACKER_VCC_NET
.sym 4164 sys1.uart0.divrx[3]
.sym 4165 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 4167 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 4169 $PACKER_VCC_NET
.sym 4170 sys1.uart0.divrx[4]
.sym 4171 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 4173 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 4175 sys1.uart0.divrx[5]
.sym 4176 $PACKER_VCC_NET
.sym 4177 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 4179 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 4181 sys1.uart0.divrx[6]
.sym 4182 $PACKER_VCC_NET
.sym 4183 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 4185 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 4187 sys1.uart0.divrx[7]
.sym 4188 $PACKER_VCC_NET
.sym 4189 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 4193 sys1.uart0.rxst_SB_LUT4_I3_O
.sym 4194 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 4195 sys1.uart0.rxst_SB_LUT4_I3_I2
.sym 4196 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 4197 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 4198 sys1.uart0.rxst_SB_LUT4_I3_I0
.sym 4199 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 4200 sys1.uart0.divrx[8]
.sym 4203 sys1.uart0.thr[0]
.sym 4204 sys1.uart0.rrxd[0]
.sym 4205 sys1.mc_flag
.sym 4206 sys1.uart0.divider[6]
.sym 4210 sys1.uart0.divrx[2]
.sym 4215 sys1.cdo[9]
.sym 4216 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 4219 sys1.uart0.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 4220 EN_1V4_M4_SB_DFFESR_Q_D
.sym 4222 sys1.uart0.divtx[6]
.sym 4226 sys1.uart0.divtx[7]
.sym 4236 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 4241 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 4246 sys1.uart0.divrx[1]
.sym 4247 sys1.uart0.divrx[6]
.sym 4248 sys1.uart0.divrx[5]
.sym 4249 sys1.uart0.divrx[11]
.sym 4251 sys1.uart0.divrx[10]
.sym 4252 sys1.uart0.divrx[9]
.sym 4253 sys1.uart0.divrx[2]
.sym 4258 sys1.uart0.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 4259 sys1.uart0.divrx[4]
.sym 4261 sys1.uart0.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 4263 sys1.uart0.divrx[3]
.sym 4264 sys1.uart0.divrx[0]
.sym 4265 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 4266 $PACKER_VCC_NET
.sym 4268 sys1.uart0.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 4269 sys1.uart0.divrx[8]
.sym 4271 sys1.uart0.divrx[7]
.sym 4274 $PACKER_VCC_NET
.sym 4277 sys1.uart0.divider[11]
.sym 4278 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 4280 sys1.uart0.divrx[8]
.sym 4281 $PACKER_VCC_NET
.sym 4282 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 4284 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 4286 sys1.uart0.divrx[9]
.sym 4287 $PACKER_VCC_NET
.sym 4288 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 4290 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 4292 sys1.uart0.divrx[10]
.sym 4293 $PACKER_VCC_NET
.sym 4294 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 4297 sys1.uart0.divrx[11]
.sym 4298 sys1.uart0.divider[11]
.sym 4299 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 4300 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 4303 sys1.uart0.divrx[0]
.sym 4304 sys1.uart0.divrx[2]
.sym 4305 sys1.uart0.divrx[1]
.sym 4306 sys1.uart0.divrx[11]
.sym 4310 sys1.uart0.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 4311 sys1.uart0.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 4312 sys1.uart0.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 4315 sys1.uart0.divrx[7]
.sym 4316 sys1.uart0.divrx[10]
.sym 4317 sys1.uart0.divrx[9]
.sym 4318 sys1.uart0.divrx[8]
.sym 4321 sys1.uart0.divrx[3]
.sym 4322 sys1.uart0.divrx[5]
.sym 4323 sys1.uart0.divrx[6]
.sym 4324 sys1.uart0.divrx[4]
.sym 4326 clk_$glb_clk
.sym 4329 sys1.uart0.divtx_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 4330 sys1.uart0.divtx_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 4331 sys1.uart0.divtx_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 4332 sys1.uart0.divtx_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 4333 sys1.uart0.divtx_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 4334 sys1.uart0.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 4335 sys1.uart0.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 4341 sys1.cdo[10]
.sym 4342 $PACKER_VCC_NET
.sym 4343 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 4345 sys1.uart0.divider[4]
.sym 4348 sys1.dout_spi_ICE[12]
.sym 4352 sys1.uart0.divider[11]
.sym 4353 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 4354 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 4359 sys1.uart0.shrx[3]
.sym 4360 sys1.uart0.rxst
.sym 4361 ICE_LED1_SB_DFFESR_Q_D
.sym 4363 ICE_LED4_SB_DFFESR_Q_D
.sym 4365 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 4367 sys1.uart0.divtx[2]
.sym 4368 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 4369 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 4370 sys1.uart0.divrx[0]
.sym 4373 sys1.uart0.divtx[0]
.sym 4375 $PACKER_VCC_NET
.sym 4390 sys1.uart0.divrx_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 4391 sys1.uart0.divrx_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 4397 sys1.uart0.divider[10]
.sym 4404 $PACKER_VCC_NET
.sym 4411 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 4412 sys1.uart0.divider[9]
.sym 4444 sys1.uart0.divrx_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 4445 sys1.uart0.divider[10]
.sym 4446 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 4450 sys1.uart0.divrx_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 4451 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 4452 sys1.uart0.divider[9]
.sym 4458 $PACKER_VCC_NET
.sym 4461 clk_$glb_clk
.sym 4463 sys1.uart0.divtx_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 4464 sys1.uart0.divtx_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 4465 sys1.uart0.divtx_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 4466 sys1.uart0.divtx[11]
.sym 4467 sys1.uart0.divtx[5]
.sym 4468 sys1.uart0.divtx[4]
.sym 4469 sys1.uart0.divtx[10]
.sym 4470 sys1.uart0.divtx[9]
.sym 4471 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 4474 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 4487 sys1.uart0.divtx_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 4488 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 4489 sys1.uart0.divtx_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 4492 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 4493 sys1.uart0.divtx[3]
.sym 4494 sys1.uart0.divider[1]
.sym 4495 sys1.uart0.divtx[0]
.sym 4497 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 4501 sys1.uart0.rxst_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 4502 EN_5V_M4_SB_DFFESR_Q_D
.sym 4519 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 4520 sys1.uart0.divtx[8]
.sym 4522 sys1.uart0.divtx[6]
.sym 4523 sys1.uart0.divtx[3]
.sym 4525 sys1.uart0.divtx[1]
.sym 4526 sys1.uart0.divtx[7]
.sym 4527 sys1.uwrtx0
.sym 4528 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 4529 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 4531 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 4532 sys1.uart0.divtx[0]
.sym 4536 sys1.uart0.divtx[5]
.sym 4537 sys1.uart0.divtx[4]
.sym 4539 sys1.uart0.divtx[9]
.sym 4542 sys1.uart0.divtx[2]
.sym 4543 sys1.uart0.divtx[11]
.sym 4544 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 4545 ICE_LED1_SB_DFFESR_Q_D
.sym 4546 sys1.uart0.divtx[10]
.sym 4547 ICE_LED4_SB_DFFESR_Q_D
.sym 4552 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 4556 ICE_LED4_SB_DFFESR_Q_D
.sym 4562 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 4568 ICE_LED1_SB_DFFESR_Q_D
.sym 4573 sys1.uart0.divtx[5]
.sym 4574 sys1.uart0.divtx[7]
.sym 4575 sys1.uart0.divtx[6]
.sym 4576 sys1.uart0.divtx[4]
.sym 4579 sys1.uart0.divtx[3]
.sym 4580 sys1.uart0.divtx[0]
.sym 4581 sys1.uart0.divtx[2]
.sym 4582 sys1.uart0.divtx[1]
.sym 4585 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 4587 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 4588 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 4591 sys1.uart0.divtx[10]
.sym 4592 sys1.uart0.divtx[11]
.sym 4593 sys1.uart0.divtx[9]
.sym 4594 sys1.uart0.divtx[8]
.sym 4595 sys1.uwrtx0
.sym 4596 clk_$glb_clk
.sym 4597 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 4598 sys1.uart0.shrx[5]
.sym 4599 sys1.uart0.shrx[0]
.sym 4600 sys1.uart0.shrx[6]
.sym 4601 sys1.uart0.shrx[1]
.sym 4602 sys1.uart0.shrx[8]
.sym 4603 sys1.uart0.shrx[2]
.sym 4605 sys1.uart0.shrx[7]
.sym 4606 $PACKER_VCC_NET
.sym 4607 LORA_CS_SB_LUT4_O_I3
.sym 4609 $PACKER_VCC_NET
.sym 4611 $PACKER_VCC_NET
.sym 4616 sys1.uart0.thr[3]
.sym 4620 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 4621 sys1.uart0.divtx[1]
.sym 4623 sys1.uart0.divtx[1]
.sym 4624 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 4629 sys1.uart0.divtx[2]
.sym 4630 sys1.uart0.divider[3]
.sym 4631 sys1.uart0.divtx_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 4632 sys1.uart0.divider[2]
.sym 4639 sys1.uart0.divtx[1]
.sym 4643 $PACKER_VCC_NET
.sym 4651 sys1.uart0.cbrx[2]
.sym 4653 sys1.uart0.rxst_SB_LUT4_O_I2
.sym 4654 sys1.uart0.rxst_SB_LUT4_O_I0
.sym 4657 sys1.uart0.cbrx[1]
.sym 4658 sys1.uart0.rxst_SB_LUT4_O_I1
.sym 4659 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 4662 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 4664 sys1.uart0.cbrx[0]
.sym 4674 $PACKER_VCC_NET
.sym 4676 sys1.uart0.rxst_SB_LUT4_O_I3
.sym 4678 sys1.uart0.rxst_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 4683 $nextpnr_ICESTORM_LC_63$O
.sym 4686 sys1.uart0.cbrx[0]
.sym 4689 sys1.uart0.rxst_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 4690 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 4691 sys1.uart0.cbrx[1]
.sym 4692 $PACKER_VCC_NET
.sym 4693 sys1.uart0.cbrx[0]
.sym 4695 sys1.uart0.rxst_SB_LUT4_O_I0_SB_LUT4_I1_I3[3]
.sym 4696 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 4697 $PACKER_VCC_NET
.sym 4698 sys1.uart0.cbrx[2]
.sym 4699 sys1.uart0.rxst_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 4703 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 4704 sys1.uart0.rxst_SB_LUT4_O_I0
.sym 4705 sys1.uart0.rxst_SB_LUT4_O_I0_SB_LUT4_I1_I3[3]
.sym 4708 sys1.uart0.rxst_SB_LUT4_O_I3
.sym 4709 sys1.uart0.rxst_SB_LUT4_O_I1
.sym 4710 sys1.uart0.rxst_SB_LUT4_O_I2
.sym 4711 sys1.uart0.rxst_SB_LUT4_O_I0
.sym 4714 sys1.uart0.rxst_SB_LUT4_O_I1
.sym 4720 sys1.uart0.rxst_SB_LUT4_O_I3
.sym 4726 sys1.uart0.rxst_SB_LUT4_O_I1
.sym 4729 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 4730 sys1.uart0.rxst_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 4731 clk_$glb_clk
.sym 4733 sys1.uart0_do[6]
.sym 4735 sys1.uart0_do[5]
.sym 4736 sys1.uart0_do[2]
.sym 4737 sys1.uart0_do[3]
.sym 4738 sys1.uart0.stopb
.sym 4739 sys1.uart0_do[0]
.sym 4740 sys1.uart0_do[7]
.sym 4742 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 4744 sys1.tcount[4]
.sym 4745 sys1.cpu.PC0[19]
.sym 4747 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 4748 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I3
.sym 4751 sys1.cpu.PC0[18]
.sym 4755 sys1.uart0.rxst
.sym 4766 sys1.uart0.thr[1]
.sym 4767 EN_1V4_M4_SB_DFFESR_Q_D
.sym 4771 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 4778 sys1.tcount[4]
.sym 4780 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 4788 sys1.uart0.rxst_SB_LUT4_O_I2
.sym 4790 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 4791 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 4792 sys1.uart0.rrxd[1]
.sym 4795 sys1.uart0.divtx_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 4796 sys1.uart0.divider[0]
.sym 4797 sys1.uart0.divtx_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 4798 sys1.uart0.rxst
.sym 4799 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 4800 sys1.uart0.divider[1]
.sym 4804 sys1.uart0.rrxd_SB_LUT4_I1_I3
.sym 4806 sys1.uart0.divtx[0]
.sym 4809 sys1.uart0.rrxd[0]
.sym 4814 sys1.uart0.divider[3]
.sym 4815 sys1.uart0.divtx_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 4816 sys1.uart0.divider[2]
.sym 4817 sys1.uart0.rrxd[0]
.sym 4821 sys1.uart0.rxst_SB_LUT4_O_I2
.sym 4825 sys1.uart0.divider[2]
.sym 4826 sys1.uart0.divtx_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 4828 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 4834 sys1.uart0.rrxd[0]
.sym 4838 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 4839 sys1.uart0.divider[3]
.sym 4840 sys1.uart0.divtx_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 4843 sys1.uart0.divtx[0]
.sym 4844 sys1.uart0.divider[0]
.sym 4845 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 4850 sys1.uart0.rrxd_SB_LUT4_I1_I3
.sym 4851 sys1.uart0.rrxd[0]
.sym 4852 sys1.uart0.rrxd[1]
.sym 4855 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 4857 sys1.uart0.divtx_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 4858 sys1.uart0.divider[1]
.sym 4861 sys1.uart0.rxst
.sym 4862 sys1.uart0.rrxd[0]
.sym 4863 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 4864 sys1.uart0.rrxd[1]
.sym 4866 clk_$glb_clk
.sym 4867 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 4868 sys1.irqvect[7][3]
.sym 4877 sys1.cpu.rdata_SB_LUT4_O_28_I3
.sym 4880 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 4882 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 4884 sys1.uart0.divrx[0]
.sym 4886 sys1.uart0.rrxd[0]
.sym 4888 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 4894 sys1.uart0.shrx[3]
.sym 4895 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 5003 sys1.uart0.shrx[4]
.sym 5010 sys1.uart0.shrx[3]
.sym 5011 LORA_CS_SB_LUT4_O_I1
.sym 5018 sys1.cpu.PCci[2]
.sym 5020 sys1.ove1
.sym 5022 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 5027 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 5034 sys1.cpu.regs[9][4]
.sym 5035 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 5036 sys1.uart0.shrx[4]
.sym 5046 sys1.cpu.PCci[2]
.sym 5049 EN_5V_M4_SB_DFFESR_Q_D
.sym 5139 sys1.cpu.regsQ2_SB_LUT4_O_4_I2
.sym 5142 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5143 sys1.cpu.regs[14][4]
.sym 5144 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 5147 sys1.cpu.IR[13]
.sym 5152 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 5154 EN_5V_M4_SB_LUT4_I3_O
.sym 5164 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 5167 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 5168 sys1.cdo[3]
.sym 5169 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 5170 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5177 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 5179 $PACKER_VCC_NET
.sym 5180 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 5209 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 5220 sys1.cpu.regsD[4]
.sym 5231 sys1.cpu.regsD[4]
.sym 5270 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 5271 clk_$glb_clk
.sym 5273 sys1.cpu.regs[13][4]
.sym 5274 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5275 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 5276 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 5278 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I2
.sym 5279 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.sym 5280 sys1.cpu.regsQ1_SB_LUT4_O_29_I2
.sym 5282 sys1.cdo[15]
.sym 5283 sys1.tcount[28]
.sym 5284 sys1.cdo[9]
.sym 5287 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 5289 sys1.tcount[4]
.sym 5293 sys1.cdo[4]
.sym 5298 sys1.cpu.regsD[5]
.sym 5300 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 5302 sys1.uart0.thr[1]
.sym 5303 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 5305 sys1.cpu.regs[9][5]
.sym 5306 EN_1V4_M4_SB_DFFESR_Q_D
.sym 5307 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 5308 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 5320 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 5328 sys1.cpu.regsD[6]
.sym 5344 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 5348 sys1.uart0.thr[0]
.sym 5385 sys1.cpu.regsD[6]
.sym 5402 sys1.uart0.thr[0]
.sym 5405 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 5406 clk_$glb_clk
.sym 5408 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 5409 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O
.sym 5410 sys1.cpu.regs[8][4]
.sym 5411 sys1.cpu.regs[8][6]
.sym 5414 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 5416 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I1
.sym 5424 sys1.cpu.regs[0][6]
.sym 5431 sys1.tcount[5]
.sym 5432 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 5433 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 5434 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 5435 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 5436 $PACKER_GND_NET
.sym 5438 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 5441 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 5443 sys1.cpu.PC[20]
.sym 5447 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 5449 sys1.tcount[5]
.sym 5464 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 5472 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 5483 sys1.cpu.regsD[6]
.sym 5509 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 5539 sys1.cpu.regsD[6]
.sym 5540 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 5541 clk_$glb_clk
.sym 5543 $PACKER_GND_NET
.sym 5544 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 5546 sys1.cpu.regs[8][5]
.sym 5547 EN_1V4_M4_SB_DFFESR_Q_D
.sym 5548 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 5549 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 5554 sys1.tcount[1]
.sym 5556 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 5558 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 5563 EN_5V_M4_SB_DFFESR_Q_D
.sym 5565 sys1.cpu.opvalid
.sym 5570 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 5571 sys1.cpu.regs[5][5]
.sym 5574 EN_5V_M4$SB_IO_OUT
.sym 5576 $PACKER_GND_NET
.sym 5577 sys1.cpu.regsD[5]
.sym 5578 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 5586 sys1.cpu.PCci[2]
.sym 5596 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 5603 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 5604 sys1.cpu.regsD[5]
.sym 5607 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 5644 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 5648 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 5656 sys1.cpu.regsD[5]
.sym 5675 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 5676 clk_$glb_clk
.sym 5678 sys1.cpu.regs[3][3]
.sym 5679 sys1.cpu.regs[3][5]
.sym 5680 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 5682 sys1.cpu.regsQ1_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 5683 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5684 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.sym 5685 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 5686 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I1
.sym 5687 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 5688 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 5689 sys1.tcount_SB_DFFSR_Q_3_D
.sym 5695 sys1.dout_spi_ICE[23]
.sym 5696 $PACKER_VCC_NET
.sym 5699 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 5701 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 5704 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 5708 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 5709 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 5710 sys1.tcount[8]
.sym 5711 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 5712 sys1.cdo[3]
.sym 5713 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 5716 sys1.tcount_SB_DFFSR_Q_8_D
.sym 5734 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 5758 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 5761 sys1.cpu.regsD[5]
.sym 5779 sys1.cpu.regsD[5]
.sym 5791 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 5810 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 5811 clk_$glb_clk
.sym 5813 sys1.cpu.regsQ2_SB_LUT4_O_5_I2
.sym 5814 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 5815 sys1.cpu.regs[7][5]
.sym 5816 sys1.cdo[3]
.sym 5817 sys1.cpu.regsQ2_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 5818 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 5819 sys1.cpu.regs[7][3]
.sym 5820 sys1.cpu.regsQ2_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 5822 sys1.cpu.PCci[19]
.sym 5824 sys1.uart0.rrxd[0]
.sym 5825 sys1.cpu.regs[11][5]
.sym 5827 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 5834 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 5837 sys1.tcount_SB_DFFSR_Q_17_D
.sym 5838 sys1.tcount[3]
.sym 5839 sys1.tcount[13]
.sym 5840 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 5841 sys1.tcount[6]
.sym 5842 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 5843 sys1.cpu.regsD[3]
.sym 5844 sys1.tcount[2]
.sym 5845 sys1.tcount[23]
.sym 5846 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 5847 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 5848 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 5852 sys1.tcount_SB_DFFSR_Q_30_D
.sym 5854 sys1.tcount_SB_DFFSR_Q_29_D
.sym 5856 sys1.tcount_SB_DFFSR_Q_28_D
.sym 5858 sys1.tcount_SB_DFFSR_Q_27_D
.sym 5860 sys1.tcount[2]
.sym 5868 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 5873 sys1.cpu.regsD[3]
.sym 5877 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 5886 sys1.cpu.regsD[5]
.sym 5906 sys1.cpu.regsD[5]
.sym 5925 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 5929 sys1.cpu.regsD[3]
.sym 5945 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 5946 clk_$glb_clk
.sym 5948 sys1.cpu.regsQ1_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 5949 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 5950 sys1.cpu.regsQ2_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 5952 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 5953 sys1.cpu.regs[4][3]
.sym 5954 sys1.cpu.regsQ2_SB_LUT4_O_5_I3
.sym 5955 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 5956 TXD$SB_IO_OUT
.sym 5957 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 5960 sys1.tcount[23]
.sym 5963 sys1.cdo[3]
.sym 5964 $PACKER_VCC_NET
.sym 5965 sys1.cpu.regs[12][5]
.sym 5968 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 5971 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 5973 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 5974 sys1.tcount[0]
.sym 5975 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 5976 sys1.tcount[3]
.sym 5978 sys1.tcount[27]
.sym 5979 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 5980 sys1.tcount[26]
.sym 5982 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 5983 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 5984 sys1.tcount[4]
.sym 5985 sys1.tcount[23]
.sym 5987 sys1.tcount_SB_DFFSR_Q_22_D
.sym 5989 sys1.tcount[5]
.sym 5990 sys1.tcount[0]
.sym 5991 sys1.tcount[7]
.sym 5992 $PACKER_VCC_NET
.sym 5993 sys1.tcount[9]
.sym 5995 sys1.tcount_SB_DFFSR_Q_18_D
.sym 6011 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 6019 sys1.tcount_SB_DFFSR_Q_30_D
.sym 6021 sys1.tcount_SB_DFFSR_Q_23_D
.sym 6022 sys1.tcount[0]
.sym 6023 sys1.tcount_SB_DFFSR_Q_28_D
.sym 6025 sys1.tcount_SB_DFFSR_Q_27_D
.sym 6029 sys1.tcount_SB_DFFSR_Q_29_D
.sym 6036 sys1.tcount_SB_DFFSR_Q_30_D
.sym 6040 sys1.tcount_SB_DFFSR_Q_29_D
.sym 6049 sys1.tcount_SB_DFFSR_Q_27_D
.sym 6060 sys1.tcount_SB_DFFSR_Q_23_D
.sym 6066 sys1.tcount[0]
.sym 6070 sys1.tcount_SB_DFFSR_Q_28_D
.sym 6078 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 6081 clk_$glb_clk
.sym 6082 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_$glb_sr
.sym 6083 sys1.tcount[0]
.sym 6084 sys1.cpu.regs[4][23]
.sym 6085 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_O
.sym 6086 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q_SB_LUT4_I2_O
.sym 6087 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_O
.sym 6088 sys1.mc_flag_SB_DFFE_Q_D
.sym 6089 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_O
.sym 6090 sys1.mc_flag_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 6091 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 6092 LORA_DIO1_SB_LUT4_I1_O
.sym 6097 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 6098 sys1.cpu.PCci[2]
.sym 6100 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 6101 sys1.tcount[7]
.sym 6102 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 6104 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 6106 sys1.tcount[12]
.sym 6107 sys1.tcount_SB_DFFSR_Q_23_D
.sym 6108 sys1.tcount[4]
.sym 6109 sys1.tcount[28]
.sym 6111 sys1.tcount[5]
.sym 6112 sys1.tcount[8]
.sym 6113 sys1.tcount[7]
.sym 6114 sys1.tcount[18]
.sym 6116 sys1.cpu.regsD[23]
.sym 6117 sys1.tcount[13]
.sym 6119 sys1.tcount_SB_DFFSR_Q_17_D
.sym 6122 sys1.tcount[12]
.sym 6123 sys1.tcount[23]
.sym 6126 sys1.cpu.PCci[2]
.sym 6127 sys1.tcount[12]
.sym 6129 sys1.tcount[7]
.sym 6141 sys1.tcount_SB_DFFSR_Q_26_D
.sym 6143 sys1.tcount_SB_DFFSR_Q_24_D
.sym 6147 sys1.tcount_SB_DFFSR_Q_8_D
.sym 6150 sys1.tcount_SB_DFFSR_Q_25_D
.sym 6152 sys1.tcount_SB_DFFSR_Q_3_D
.sym 6154 sys1.tcount_SB_DFFSR_Q_18_D
.sym 6162 sys1.tcount_SB_DFFSR_Q_22_D
.sym 6164 sys1.tcount_SB_DFFSR_Q_17_D
.sym 6172 sys1.tcount_SB_DFFSR_Q_22_D
.sym 6176 sys1.tcount_SB_DFFSR_Q_18_D
.sym 6184 sys1.tcount_SB_DFFSR_Q_25_D
.sym 6187 sys1.tcount_SB_DFFSR_Q_17_D
.sym 6193 sys1.tcount_SB_DFFSR_Q_8_D
.sym 6200 sys1.tcount_SB_DFFSR_Q_3_D
.sym 6206 sys1.tcount_SB_DFFSR_Q_26_D
.sym 6213 sys1.tcount_SB_DFFSR_Q_24_D
.sym 6216 clk_$glb_clk
.sym 6217 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_$glb_sr
.sym 6218 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 6219 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 6220 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O
.sym 6221 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 6222 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_O
.sym 6223 sys1.tcount[10]
.sym 6224 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_O
.sym 6225 sys1.tcount[15]
.sym 6226 $PACKER_VCC_NET
.sym 6229 $PACKER_VCC_NET
.sym 6230 sys1.tcount[9]
.sym 6235 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 6238 sys1.tcount[14]
.sym 6240 $PACKER_VCC_NET
.sym 6242 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 6243 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 6244 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 6245 sys1.tcount[14]
.sym 6247 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 6248 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 6249 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 6250 sys1.tcount[8]
.sym 6251 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 6252 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 6253 sys1.tcount_SB_DFFSR_Q_20_D
.sym 6256 sys1.tcount_SB_DFFSR_Q_8_D
.sym 6263 $PACKER_VCC_NET
.sym 6273 sys1.tcount[2]
.sym 6275 sys1.tcount[4]
.sym 6278 sys1.tcount[7]
.sym 6281 sys1.tcount[6]
.sym 6282 sys1.tcount[0]
.sym 6284 sys1.tcount[3]
.sym 6285 sys1.tcount[5]
.sym 6291 sys1.tcount[1]
.sym 6303 $nextpnr_ICESTORM_LC_59$O
.sym 6306 sys1.tcount[0]
.sym 6309 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 6311 sys1.tcount[1]
.sym 6313 sys1.tcount[0]
.sym 6315 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 6318 sys1.tcount[2]
.sym 6319 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 6321 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 6323 sys1.tcount[3]
.sym 6325 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 6327 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 6330 sys1.tcount[4]
.sym 6331 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 6333 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 6336 sys1.tcount[5]
.sym 6337 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 6339 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 6341 sys1.tcount[6]
.sym 6343 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 6345 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 6348 sys1.tcount[7]
.sym 6349 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 6353 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I0
.sym 6354 sys1.tcount_SB_DFFSR_Q_30_D_SB_LUT4_I2_O
.sym 6355 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 6356 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 6357 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 6358 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_I0
.sym 6359 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 6360 sys1.cpu.regs[6][23]
.sym 6361 L_TX$SB_IO_OUT
.sym 6369 sys1.tcount[29]
.sym 6374 sys1.tcount[29]
.sym 6378 sys1.tcount_SB_DFFSR_Q_29_D
.sym 6379 LORA_RESET_SB_LUT4_I0_I3
.sym 6380 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 6381 sys1.tcount_SB_DFFSR_Q_17_D
.sym 6383 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 6384 sys1.tcount[13]
.sym 6385 sys1.tcount[30]
.sym 6386 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 6388 sys1.tcount[20]
.sym 6392 sys1.tcount[29]
.sym 6393 sys1.tcount_SB_DFFSR_Q_19_D
.sym 6394 sys1.tcount[11]
.sym 6401 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 6406 sys1.tcount[9]
.sym 6413 sys1.tcount[12]
.sym 6418 sys1.tcount[8]
.sym 6419 sys1.tcount[10]
.sym 6421 sys1.tcount[15]
.sym 6425 sys1.tcount[13]
.sym 6429 sys1.tcount[14]
.sym 6431 sys1.tcount[11]
.sym 6438 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 6440 sys1.tcount[8]
.sym 6442 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 6444 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 6446 sys1.tcount[9]
.sym 6448 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 6450 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 6453 sys1.tcount[10]
.sym 6454 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 6456 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 6458 sys1.tcount[11]
.sym 6460 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 6462 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 6464 sys1.tcount[12]
.sym 6466 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 6468 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 6471 sys1.tcount[13]
.sym 6472 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 6474 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 6476 sys1.tcount[14]
.sym 6478 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 6480 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 6482 sys1.tcount[15]
.sym 6484 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 6488 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_O
.sym 6489 sys1.tcount_SB_DFFSR_Q_14_D_SB_LUT4_I2_O
.sym 6490 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 6491 sys1.cpu.regs[8][23]
.sym 6492 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 6493 sys1.tcount_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 6494 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_O
.sym 6495 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 6497 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 6500 sys1.tcount[7]
.sym 6501 sys1.tcount[0]
.sym 6505 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 6507 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 6508 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 6511 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6512 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 6513 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 6514 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 6515 sys1.tcount_SB_DFFSR_Q_20_D
.sym 6519 sys1.tcount[26]
.sym 6520 sys1.tcount[31]
.sym 6521 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 6522 sys1.tcount[27]
.sym 6523 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 6524 sys1.tcount_SB_DFFSR_Q_13_D
.sym 6525 sys1.tcount[30]
.sym 6529 sys1.tcount_SB_DFFSR_Q_1_D
.sym 6531 $PACKER_VCC_NET
.sym 6532 sys1.tcount_SB_DFFSR_Q_9_D
.sym 6533 sys1.tcount_SB_DFFSR_Q_7_D
.sym 6535 sys1.tcount[22]
.sym 6536 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 6550 sys1.tcount[16]
.sym 6554 sys1.tcount[23]
.sym 6559 sys1.tcount[17]
.sym 6563 sys1.tcount[18]
.sym 6564 sys1.tcount[22]
.sym 6567 sys1.tcount[21]
.sym 6570 sys1.tcount[20]
.sym 6572 sys1.tcount[19]
.sym 6573 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 6576 sys1.tcount[16]
.sym 6577 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 6579 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 6581 sys1.tcount[17]
.sym 6583 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 6585 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 6588 sys1.tcount[18]
.sym 6589 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 6591 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 6593 sys1.tcount[19]
.sym 6595 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 6597 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 6600 sys1.tcount[20]
.sym 6601 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 6603 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 6606 sys1.tcount[21]
.sym 6607 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 6609 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 6611 sys1.tcount[22]
.sym 6613 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 6615 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 6617 sys1.tcount[23]
.sym 6619 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 6623 sys1.tcount_SB_DFFSR_Q_12_D_SB_LUT4_I2_1_O
.sym 6624 sys1.tcount_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 6625 sys1.tcount[17]
.sym 6626 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 6627 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_O
.sym 6628 sys1.tcount[20]
.sym 6629 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O
.sym 6630 sys1.tcount[19]
.sym 6631 sys1.cpu.rdata_SB_LUT4_O_14_I2
.sym 6635 sys1.tcount_SB_DFFSR_Q_15_D
.sym 6636 sys1.tcount[16]
.sym 6638 sys1.cpu.regs[8][23]
.sym 6639 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 6640 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 6641 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 6643 sys1.tcount[12]
.sym 6647 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 6648 sys1.tcount_SB_DFFSR_Q_13_D
.sym 6649 sys1.tcount[18]
.sym 6650 sys1.tcount[12]
.sym 6651 sys1.tcount_SB_DFFSR_Q_1_D
.sym 6652 sys1.tcount_SB_DFFSR_Q_11_D
.sym 6653 sys1.tcount[21]
.sym 6654 sys1.tcount_SB_DFFSR_Q_10_D
.sym 6655 sys1.cpu.regsD[23]
.sym 6656 sys1.tcount_SB_DFFSR_Q_30_D_SB_LUT4_I2_O
.sym 6657 sys1.tcount[26]
.sym 6658 sys1.tcount_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 6659 sys1.tcount[16]
.sym 6660 sys1.tcount_SB_DFFSR_Q_15_D
.sym 6661 sys1.tcount[24]
.sym 6666 sys1.tcount[12]
.sym 6670 sys1.cpu.PCci[2]
.sym 6671 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 6685 sys1.tcount[29]
.sym 6688 sys1.tcount[31]
.sym 6689 sys1.tcount[27]
.sym 6690 sys1.tcount[25]
.sym 6692 sys1.tcount[30]
.sym 6695 sys1.tcount[26]
.sym 6698 sys1.tcount[24]
.sym 6702 sys1.tcount[28]
.sym 6708 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 6711 sys1.tcount[24]
.sym 6712 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 6714 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 6717 sys1.tcount[25]
.sym 6718 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 6720 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 6722 sys1.tcount[26]
.sym 6724 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 6726 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 6728 sys1.tcount[27]
.sym 6730 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 6732 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 6734 sys1.tcount[28]
.sym 6736 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 6738 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 6740 sys1.tcount[29]
.sym 6742 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 6744 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 6747 sys1.tcount[30]
.sym 6748 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 6751 sys1.tcount[31]
.sym 6754 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 6758 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 6759 sys1.tcount[21]
.sym 6760 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 6761 sys1.tcount[26]
.sym 6762 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_O
.sym 6763 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_O
.sym 6764 sys1.tcount_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 6765 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 6771 sys1.cpu.regs[10][21]
.sym 6774 sys1.tcount[22]
.sym 6776 sys1.tcount[16]
.sym 6782 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 6783 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_O
.sym 6785 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 6787 sys1.tcount_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 6789 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 6790 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 6793 sys1.tcount_SB_DFFSR_Q_20_D
.sym 6794 sys1.cpu.regs[10][21]
.sym 6797 sys1.tcount[22]
.sym 6799 sys1.tcount[16]
.sym 6814 sys1.tcount_SB_DFFSR_Q_4_D
.sym 6816 sys1.tcount_SB_DFFSR_Q_2_D
.sym 6818 sys1.tcount_SB_DFFSR_Q_D
.sym 6820 sys1.tcount_SB_DFFSR_Q_6_D
.sym 6821 sys1.tcount_SB_DFFSR_Q_20_D
.sym 6824 sys1.tcount_SB_DFFSR_Q_19_D
.sym 6826 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_I1
.sym 6830 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_O
.sym 6831 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 6837 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 6844 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 6845 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_O
.sym 6846 sys1.tcount_SB_DFFSR_Q_6_D
.sym 6847 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 6850 sys1.tcount_SB_DFFSR_Q_2_D
.sym 6857 sys1.tcount_SB_DFFSR_Q_20_D
.sym 6863 sys1.tcount_SB_DFFSR_Q_19_D
.sym 6864 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 6865 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_I1
.sym 6869 sys1.tcount_SB_DFFSR_Q_D
.sym 6876 sys1.tcount_SB_DFFSR_Q_4_D
.sym 6880 sys1.tcount_SB_DFFSR_Q_6_D
.sym 6887 sys1.tcount_SB_DFFSR_Q_19_D
.sym 6891 clk_$glb_clk
.sym 6892 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_$glb_sr
.sym 6893 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_O
.sym 6894 sys1.tcount_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 6895 sys1.mc_flag_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 6896 sys1.mc_flag_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 6897 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 6898 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 6899 sys1.tcount_SB_DFFSR_Q_13_D_SB_LUT4_I2_O
.sym 6900 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_O
.sym 6901 sys1.cdo[9]
.sym 6902 sys1.tcount[28]
.sym 6907 sys1.tcount[27]
.sym 6909 sys1.tcount[29]
.sym 6915 sys1.tcount[31]
.sym 6918 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 6920 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 6924 sys1.tcount[27]
.sym 6925 sys1.tcount[30]
.sym 6927 sys1.tcount[18]
.sym 6947 sys1.tcount_SB_DFFSR_Q_9_D
.sym 6951 sys1.tcount_SB_DFFSR_Q_15_D
.sym 6954 sys1.tcount_SB_DFFSR_Q_7_D
.sym 6955 sys1.tcount_SB_DFFSR_Q_13_D
.sym 6959 sys1.tcount_SB_DFFSR_Q_1_D
.sym 6972 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 6975 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 6981 sys1.tcount_SB_DFFSR_Q_1_D
.sym 6988 sys1.tcount_SB_DFFSR_Q_13_D
.sym 7003 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 7004 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 7006 sys1.tcount_SB_DFFSR_Q_15_D
.sym 7009 sys1.tcount_SB_DFFSR_Q_9_D
.sym 7016 sys1.tcount_SB_DFFSR_Q_15_D
.sym 7023 sys1.tcount_SB_DFFSR_Q_7_D
.sym 7026 clk_$glb_clk
.sym 7027 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_$glb_sr
.sym 7028 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 7029 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7030 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7031 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7032 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7033 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7034 sys1.cpu.regs[14][21]
.sym 7035 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.sym 7037 sys1.cpu.regsQ1[20]
.sym 7040 sys1.cpu.regs[1][16]
.sym 7042 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 7046 sys1.tcount_SB_DFFSR_Q_1_D
.sym 7050 sys1.tcount_SB_DFFSR_Q_7_D
.sym 7052 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 7053 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7054 sys1.cpu.PCci[2]
.sym 7056 sys1.cpu.PC[2]
.sym 7057 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 7058 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 7059 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7061 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 7062 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 7081 sys1.cpu.regs[11][21]
.sym 7083 sys1.cpu.regs[9][21]
.sym 7085 sys1.cpu.regs[10][21]
.sym 7086 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 7088 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 7094 sys1.cpu.PC[2]
.sym 7095 RXD$SB_IO_IN
.sym 7102 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 7103 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7104 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7108 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7112 sys1.cpu.regs[8][21]
.sym 7129 RXD$SB_IO_IN
.sym 7135 sys1.cpu.regs[10][21]
.sym 7138 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7139 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7140 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7141 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 7145 sys1.cpu.PC[2]
.sym 7150 sys1.cpu.regs[9][21]
.sym 7151 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 7152 sys1.cpu.regs[8][21]
.sym 7153 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 7156 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 7157 sys1.cpu.regs[11][21]
.sym 7158 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 7159 sys1.cpu.regs[10][21]
.sym 7161 clk_$glb_clk
.sym 7163 sys1.cpu.regsD[21]
.sym 7164 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7165 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 7166 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 7167 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 7168 sys1.cpu.regsQ1_SB_LUT4_O_12_I3
.sym 7169 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7170 sys1.cpu.regs[8][21]
.sym 7171 sys1.cpu.regs[11][21]
.sym 7178 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 7179 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 7180 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 7181 sys1.cpu.regsD[2]
.sym 7182 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 7185 sys1.cpu.regs[14][16]
.sym 7186 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 7201 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 7210 sys1.cpu.regsD[2]
.sym 7221 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 7227 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 7232 sys1.cpu.regsD[21]
.sym 7261 sys1.cpu.regsD[21]
.sym 7269 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 7295 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 7296 clk_$glb_clk
.sym 7298 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 7299 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 7300 sys1.cpu.regs[5][20]
.sym 7301 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 7302 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7303 sys1.cpu.aluIn1_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 7304 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7305 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7307 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 7310 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 7316 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 7319 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 7326 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 7340 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 7359 sys1.cpu.regsD[21]
.sym 7362 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 7382 sys1.cpu.regsD[20]
.sym 7386 sys1.cpu.regsD[20]
.sym 7404 sys1.cpu.regsD[21]
.sym 7430 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 7431 clk_$glb_clk
.sym 7435 sys1.cpu.regs[6][21]
.sym 7436 sys1.cpu.regs[6][20]
.sym 7453 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 7454 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 7458 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 7460 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 7461 sys1.cpu.regsD[19]
.sym 7463 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 7464 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 7467 sys1.cpu.regsD[19]
.sym 7486 sys1.cpu.regsD[21]
.sym 7501 sys1.cpu.regsD[2]
.sym 7513 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 7519 sys1.cpu.regsD[2]
.sym 7526 sys1.cpu.regsD[21]
.sym 7565 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 7566 clk_$glb_clk
.sym 7568 sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 7569 sys1.cpu.regs[6][19]
.sym 7570 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 7571 sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2
.sym 7572 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 7573 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 7574 sys1.cpu.aluIn1_SB_LUT4_O_6_I1
.sym 7575 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7586 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 7594 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 7599 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7601 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7615 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 7623 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 7626 sys1.cpu.regs[7][19]
.sym 7627 sys1.cpu.regs[3][19]
.sym 7629 sys1.cpu.regs[2][19]
.sym 7632 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 7634 sys1.cpu.regsD[2]
.sym 7635 sys1.cpu.regs[3][19]
.sym 7637 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7638 sys1.cpu.regs[6][19]
.sym 7648 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 7649 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 7651 sys1.cpu.regsD[19]
.sym 7654 sys1.cpu.regsD[2]
.sym 7660 sys1.cpu.regs[2][19]
.sym 7661 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 7662 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 7663 sys1.cpu.regs[3][19]
.sym 7672 sys1.cpu.regs[7][19]
.sym 7673 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 7674 sys1.cpu.regs[3][19]
.sym 7678 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 7679 sys1.cpu.regs[6][19]
.sym 7680 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 7681 sys1.cpu.regs[7][19]
.sym 7691 sys1.cpu.regsD[19]
.sym 7700 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 7701 clk_$glb_clk
.sym 7703 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7705 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 7706 sys1.cpu.regs[5][2]
.sym 7707 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7708 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 7709 sys1.cpu.regs[5][18]
.sym 7710 sys1.cpu.regs[5][19]
.sym 7711 sys1.cpu.regs[2][19]
.sym 7715 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 7716 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 7717 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 7719 sys1.cpu.regs[1][2]
.sym 7721 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 7725 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 7726 sys1.cpu.regsD[2]
.sym 7738 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 7747 sys1.cpu.regsD[2]
.sym 7769 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 7774 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 7775 sys1.cpu.regsD[19]
.sym 7813 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 7821 sys1.cpu.regsD[19]
.sym 7835 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 7836 clk_$glb_clk
.sym 7838 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 7839 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 7840 sys1.cpu.regs[9][19]
.sym 7841 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 7842 sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 7844 sys1.cpu.regsQ2_SB_LUT4_O_6_I3
.sym 7845 sys1.cpu.regs[9][2]
.sym 7846 $PACKER_VCC_NET
.sym 7851 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 7852 sys1.cpu.regs[1][19]
.sym 7858 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 7859 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 7861 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 7871 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 7873 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 7895 sys1.cpu.regsD[2]
.sym 7902 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 7948 sys1.cpu.regsD[2]
.sym 7970 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 7971 clk_$glb_clk
.sym 7977 sys1.cpu.regs[0][2]
.sym 7995 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 8005 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 8028 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 8030 sys1.cpu.regsD[2]
.sym 8051 pll_lock
.sym 8059 pll_lock
.sym 8083 sys1.cpu.regsD[2]
.sym 8105 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 8106 clk_$glb_clk
.sym 8109 pll_lock
.sym 8222 sys1.uart0.cntbit_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 8223 sys1.uart0.cntbit_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 8224 sys1.uart0.cntbit[3]
.sym 8225 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8227 sys1.uart0.cntbit[2]
.sym 8228 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 8234 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 8236 sys1.uart0.divider[5]
.sym 8238 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 8254 ICE_SCK$SB_IO_OUT
.sym 8263 EN_5V_M4_SB_DFFESR_Q_D
.sym 8281 sys1.uwrtx0
.sym 8339 EN_5V_M4_SB_DFFESR_Q_D
.sym 8342 sys1.uwrtx0
.sym 8343 clk_$glb_clk
.sym 8344 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 8349 sys1.uart1.shrx[7]
.sym 8361 sys1.uart0.divider[6]
.sym 8366 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8370 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 8378 sys1.uart1.shrx[7]
.sym 8387 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8390 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8397 sys1.uwrbaud0
.sym 8401 sys1.uwrtx0
.sym 8405 sys1.cdo[10]
.sym 8408 sys1.uart0.divider[5]
.sym 8410 sys1.uart0.divider[11]
.sym 8411 sys1.uart0.divrx[0]
.sym 8413 sys1.uart1.shrx[7]
.sym 8414 sys1.uart0.divider[1]
.sym 8436 EN_1V4_M4_SB_DFFESR_Q_D
.sym 8441 ICE_LED1_SB_DFFESR_Q_D
.sym 8448 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 8452 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 8453 sys1.uwrbaud0
.sym 8466 ICE_LED1_SB_DFFESR_Q_D
.sym 8473 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 8477 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 8498 EN_1V4_M4_SB_DFFESR_Q_D
.sym 8505 sys1.uwrbaud0
.sym 8506 clk_$glb_clk
.sym 8507 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 8509 sys1.uart0.divider[11]
.sym 8512 sys1.uart0.divider[10]
.sym 8513 sys1.uart0.divider[9]
.sym 8518 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O
.sym 8520 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 8524 EN_1V4_M4_SB_DFFESR_Q_D
.sym 8526 sys1.wr_spi_ICE
.sym 8528 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 8532 sys1.uart0.cntbit[0]
.sym 8533 sys1.uart0.divider[10]
.sym 8535 sys1.uart0.divider[9]
.sym 8536 sys1.uart0.divider[7]
.sym 8539 sys1.uart0.divider[8]
.sym 8543 sys1.cdo[4]
.sym 8550 sys1.uart0.divider[1]
.sym 8551 sys1.uart0.divider[4]
.sym 8552 sys1.uart0.divider[2]
.sym 8553 sys1.uart0.divrx_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 8554 sys1.uart0.divider[7]
.sym 8555 sys1.uart0.divrx_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 8556 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 8558 sys1.uart0.divrx_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 8559 sys1.uart0.divrx_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 8560 sys1.uart0.divider[2]
.sym 8561 sys1.uart0.divider[6]
.sym 8562 sys1.uart0.divrx_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 8563 sys1.uart0.divider[5]
.sym 8564 sys1.uart0.divrx_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 8565 sys1.uart0.divider[6]
.sym 8567 sys1.uart0.divrx[5]
.sym 8573 sys1.uart0.divrx[1]
.sym 8576 sys1.uart0.divrx[0]
.sym 8579 sys1.uart0.divider[1]
.sym 8582 sys1.uart0.divrx_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 8583 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 8585 sys1.uart0.divider[1]
.sym 8588 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 8590 sys1.uart0.divider[6]
.sym 8591 sys1.uart0.divrx_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 8595 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 8596 sys1.uart0.divrx_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 8597 sys1.uart0.divider[5]
.sym 8600 sys1.uart0.divrx[1]
.sym 8601 sys1.uart0.divrx[5]
.sym 8602 sys1.uart0.divider[2]
.sym 8603 sys1.uart0.divider[6]
.sym 8606 sys1.uart0.divrx[0]
.sym 8607 sys1.uart0.divider[1]
.sym 8608 sys1.uart0.divider[2]
.sym 8609 sys1.uart0.divrx[1]
.sym 8612 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 8613 sys1.uart0.divider[4]
.sym 8615 sys1.uart0.divrx_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 8618 sys1.uart0.divrx_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 8619 sys1.uart0.divider[7]
.sym 8621 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 8624 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 8625 sys1.uart0.divider[2]
.sym 8626 sys1.uart0.divrx_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 8629 clk_$glb_clk
.sym 8631 sys1.uart1.shrx[5]
.sym 8632 sys1.uart1.shrx[6]
.sym 8634 sys1.uart1.shrx[1]
.sym 8635 sys1.uart1.shrx[2]
.sym 8636 sys1.uart1.shrx[3]
.sym 8637 sys1.uart1.shrx[0]
.sym 8638 sys1.uart1.shrx[4]
.sym 8641 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 8647 ICE_LED1_SB_DFFESR_Q_D
.sym 8648 ICE_LED4_SB_DFFESR_Q_D
.sym 8649 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 8652 sys1.uart0.divider[11]
.sym 8656 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8659 sys1.uart0.divider[10]
.sym 8661 sys1.uart0.divider[9]
.sym 8664 sys1.uart1.shrx[7]
.sym 8665 sys1.uart1_do[7]
.sym 8672 sys1.uart0.divrx_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 8673 sys1.uart0.divider[11]
.sym 8674 sys1.uart0.rxst_SB_LUT4_I3_I0
.sym 8675 sys1.uart0.divrx[11]
.sym 8676 sys1.uart0.divider[3]
.sym 8677 sys1.uart0.divrx[4]
.sym 8678 sys1.uart0.divrx[7]
.sym 8679 sys1.uart0.divrx[6]
.sym 8680 sys1.uart0.rxst_SB_LUT4_I3_O
.sym 8681 sys1.uart0.divrx[3]
.sym 8682 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 8683 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 8684 sys1.uart0.rxst_SB_LUT4_I3_I1
.sym 8685 sys1.uart0.divider[5]
.sym 8686 sys1.uart0.divider[4]
.sym 8687 sys1.uart0.divrx[2]
.sym 8689 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 8690 sys1.uart0.rxst_SB_LUT4_I3_I2
.sym 8692 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 8693 sys1.uart0.divider[10]
.sym 8694 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 8695 sys1.uart0.divider[9]
.sym 8696 sys1.uart0.divider[7]
.sym 8699 sys1.uart0.divider[8]
.sym 8700 sys1.uart0.rxst
.sym 8701 sys1.uart0.divrx[10]
.sym 8702 sys1.uart0.divrx[9]
.sym 8703 sys1.uart0.divrx[8]
.sym 8705 sys1.uart0.rxst_SB_LUT4_I3_I2
.sym 8706 sys1.uart0.rxst_SB_LUT4_I3_I1
.sym 8707 sys1.uart0.rxst_SB_LUT4_I3_I0
.sym 8708 sys1.uart0.rxst
.sym 8711 sys1.uart0.divider[9]
.sym 8712 sys1.uart0.divrx[8]
.sym 8713 sys1.uart0.divider[11]
.sym 8714 sys1.uart0.divrx[10]
.sym 8717 sys1.uart0.divider[3]
.sym 8718 sys1.uart0.divrx[6]
.sym 8719 sys1.uart0.divrx[2]
.sym 8720 sys1.uart0.divider[7]
.sym 8723 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 8724 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 8725 sys1.uart0.rxst_SB_LUT4_I3_O
.sym 8726 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 8729 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 8730 sys1.uart0.divrx[11]
.sym 8731 sys1.uart0.divider[5]
.sym 8732 sys1.uart0.divrx[4]
.sym 8735 sys1.uart0.divider[11]
.sym 8736 sys1.uart0.divrx[10]
.sym 8737 sys1.uart0.divider[4]
.sym 8738 sys1.uart0.divrx[3]
.sym 8741 sys1.uart0.divider[8]
.sym 8742 sys1.uart0.divrx[9]
.sym 8743 sys1.uart0.divrx[7]
.sym 8744 sys1.uart0.divider[10]
.sym 8747 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 8748 sys1.uart0.divrx_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 8750 sys1.uart0.divider[8]
.sym 8752 clk_$glb_clk
.sym 8754 sys1.uart1_do[6]
.sym 8755 sys1.uart1_do[1]
.sym 8756 sys1.uart1_do[2]
.sym 8757 sys1.uart1_do[7]
.sym 8759 sys1.uart1.stopb
.sym 8760 sys1.uart1_do[0]
.sym 8762 sys1.cdo[10]
.sym 8766 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 8768 sys1.uart0.rxst_SB_LUT4_I3_I0
.sym 8772 sys1.cdo[11]
.sym 8778 sys1.uart0.shrx[5]
.sym 8779 sys1.cdo[12]
.sym 8782 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 8787 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8788 sys1.uart0.divider[4]
.sym 8795 sys1.uart0.divtx[1]
.sym 8796 sys1.uart0.divtx[6]
.sym 8800 sys1.uart0.divtx[4]
.sym 8802 $PACKER_VCC_NET
.sym 8807 sys1.uart0.divtx[5]
.sym 8808 sys1.uart0.divtx[7]
.sym 8809 sys1.uart0.divtx[2]
.sym 8810 $PACKER_VCC_NET
.sym 8813 sys1.uart0.divtx[3]
.sym 8815 sys1.uart0.divtx[0]
.sym 8823 sys1.uart0.divtx[0]
.sym 8827 $nextpnr_ICESTORM_LC_62$O
.sym 8829 sys1.uart0.divtx[0]
.sym 8833 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8835 sys1.uart0.divtx[1]
.sym 8836 $PACKER_VCC_NET
.sym 8837 sys1.uart0.divtx[0]
.sym 8839 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 8841 sys1.uart0.divtx[2]
.sym 8842 $PACKER_VCC_NET
.sym 8843 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8845 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 8847 sys1.uart0.divtx[3]
.sym 8848 $PACKER_VCC_NET
.sym 8849 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 8851 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 8853 sys1.uart0.divtx[4]
.sym 8854 $PACKER_VCC_NET
.sym 8855 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 8857 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 8859 $PACKER_VCC_NET
.sym 8860 sys1.uart0.divtx[5]
.sym 8861 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 8863 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 8865 sys1.uart0.divtx[6]
.sym 8866 $PACKER_VCC_NET
.sym 8867 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 8869 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 8871 sys1.uart0.divtx[7]
.sym 8872 $PACKER_VCC_NET
.sym 8873 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 8877 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 8878 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0
.sym 8879 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 8880 sys1.uart0.dv_SB_DFFE_Q_E
.sym 8881 sys1.uart0_do[1]
.sym 8882 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 8883 EN_5V_M4_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 8884 sys1.cpu.rdata_SB_LUT4_O_30_I2
.sym 8885 sys1.ca[2]
.sym 8886 sys1.cdo[27]
.sym 8888 ICE_LED4_SB_DFFESR_Q_D
.sym 8889 sys1.uart0.divtx[1]
.sym 8892 sys1.dv1
.sym 8893 sys1.uart0.divtx_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 8897 sys1.uart0.divtx[2]
.sym 8899 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 8902 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I2
.sym 8903 sys1.cpu.regsQ1[6]
.sym 8906 EN_5V_M4_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 8907 sys1.uart1.stopb
.sym 8908 sys1.cdo[4]
.sym 8909 sys1.uart0_do[3]
.sym 8910 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I2
.sym 8912 sys1.uart0.divrx[0]
.sym 8913 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 8921 $PACKER_VCC_NET
.sym 8922 sys1.uart0.divtx_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 8923 sys1.uart0.divtx_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 8924 sys1.uart0.divtx[10]
.sym 8925 sys1.uart0.divtx[8]
.sym 8927 sys1.uart0.divtx_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 8929 $PACKER_VCC_NET
.sym 8930 sys1.uart0.divider[11]
.sym 8931 sys1.uart0.divider[10]
.sym 8932 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 8933 sys1.uart0.divider[9]
.sym 8936 sys1.uart0.divtx_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 8938 sys1.uart0.divider[5]
.sym 8945 sys1.uart0.divtx[11]
.sym 8947 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 8948 sys1.uart0.divider[4]
.sym 8949 sys1.uart0.divtx[9]
.sym 8950 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 8952 sys1.uart0.divtx[8]
.sym 8953 $PACKER_VCC_NET
.sym 8954 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 8956 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 8958 sys1.uart0.divtx[9]
.sym 8959 $PACKER_VCC_NET
.sym 8960 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 8962 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 8964 $PACKER_VCC_NET
.sym 8965 sys1.uart0.divtx[10]
.sym 8966 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 8969 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 8970 sys1.uart0.divtx[11]
.sym 8971 sys1.uart0.divider[11]
.sym 8972 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 8976 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 8977 sys1.uart0.divider[5]
.sym 8978 sys1.uart0.divtx_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 8981 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 8983 sys1.uart0.divider[4]
.sym 8984 sys1.uart0.divtx_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 8987 sys1.uart0.divtx_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 8989 sys1.uart0.divider[10]
.sym 8990 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 8994 sys1.uart0.divider[9]
.sym 8995 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 8996 sys1.uart0.divtx_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 8998 clk_$glb_clk
.sym 8999 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 9000 sys1.uart1.stopb_SB_LUT4_I3_O
.sym 9001 sys1.cpu.PC0[5]
.sym 9002 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9003 sys1.cpu.PC0[20]
.sym 9004 sys1.cpu.PC0[19]
.sym 9006 sys1.cpu.PC0[18]
.sym 9007 sys1.cpu.PC0[6]
.sym 9011 EN_1V4_M4_SB_DFFESR_Q_D
.sym 9012 sys1.uart0.divtx_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 9013 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 9014 sys1.dv2
.sym 9015 EN_1V4_M4_SB_DFFESR_Q_D
.sym 9017 sys1.uart0.divtx[7]
.sym 9018 sys1.uart0.divtx[6]
.sym 9019 sys1.urd0
.sym 9023 sys1.uart0.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 9024 sys1.uart0.cntbit[0]
.sym 9027 sys1.cdo[4]
.sym 9028 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I3
.sym 9029 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I2
.sym 9044 sys1.uart0.shrx[1]
.sym 9045 sys1.uart0.shrx[8]
.sym 9047 sys1.uart0.shrx[3]
.sym 9052 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 9054 sys1.uart0.shrx[2]
.sym 9059 sys1.uart0.rrxd[0]
.sym 9067 sys1.uart0.shrx[6]
.sym 9072 sys1.uart0.shrx[7]
.sym 9077 sys1.uart0.shrx[6]
.sym 9082 sys1.uart0.shrx[1]
.sym 9088 sys1.uart0.shrx[7]
.sym 9095 sys1.uart0.shrx[2]
.sym 9098 sys1.uart0.rrxd[0]
.sym 9105 sys1.uart0.shrx[3]
.sym 9117 sys1.uart0.shrx[8]
.sym 9120 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 9121 clk_$glb_clk
.sym 9123 sys1.uart0.stopb_SB_LUT4_I3_O
.sym 9124 sys1.uart0.rrxd[1]
.sym 9125 sys1.uart0.stopb_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 9126 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1
.sym 9127 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 9128 sys1.uart0.divrx[0]
.sym 9129 sys1.uart0.cntbit[0]
.sym 9130 EN_5V_M4_SB_LUT4_I3_I1
.sym 9133 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 9135 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 9137 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I3
.sym 9140 sys1.cpu.PC0[6]
.sym 9141 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I2
.sym 9145 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 9147 sys1.cpu.regs[10][4]
.sym 9148 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9150 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I2
.sym 9151 sys1.dout_spi_ICE[0]
.sym 9152 $PACKER_GND_NET
.sym 9153 sys1.uart1_do[7]
.sym 9154 EN_5V_M4_SB_LUT4_I3_I1
.sym 9156 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 9157 EN_5V_M4_SB_LUT4_I3_I0
.sym 9158 sys1.uart2.shrx[5]
.sym 9171 sys1.uart0.shrx[7]
.sym 9172 sys1.uart0.shrx[5]
.sym 9173 sys1.uart0.shrx[0]
.sym 9174 sys1.uart0.shrx[6]
.sym 9175 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 9176 sys1.uart0.shrx[8]
.sym 9177 sys1.uart0.shrx[2]
.sym 9194 sys1.uart0.shrx[3]
.sym 9200 sys1.uart0.shrx[6]
.sym 9210 sys1.uart0.shrx[5]
.sym 9218 sys1.uart0.shrx[2]
.sym 9222 sys1.uart0.shrx[3]
.sym 9227 sys1.uart0.shrx[8]
.sym 9233 sys1.uart0.shrx[0]
.sym 9241 sys1.uart0.shrx[7]
.sym 9243 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 9244 clk_$glb_clk
.sym 9250 sys1.uart2_do[7]
.sym 9252 sys1.uart2_do[5]
.sym 9255 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I2
.sym 9264 sys1.uart0_do[5]
.sym 9266 sys1.cpu.rdata_SB_LUT4_O_28_I3
.sym 9268 sys1.uart0.shrx[4]
.sym 9269 sys1.dv1
.sym 9270 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 9271 sys1.cdo[12]
.sym 9273 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 9274 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 9275 sys1.uart0.shrx[5]
.sym 9278 sys1.cpu.regs[11][4]
.sym 9281 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 9294 sys1.cdo[3]
.sym 9298 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 9321 sys1.cdo[3]
.sym 9366 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 9367 clk_$glb_clk
.sym 9368 reset_$glb_sr
.sym 9370 sys1.uart2.ove_SB_LUT4_I3_I1
.sym 9371 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 9372 sys1.cpu.regs[7][4]
.sym 9374 EN_5V_M4_SB_LUT4_I3_O
.sym 9375 sys1.cpu.IR[20]
.sym 9378 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 9379 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 9381 sys1.irqvect[7][3]
.sym 9386 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 9387 sys1.cpu.rdata_SB_LUT4_O_24_I3
.sym 9390 sys1.cdo[3]
.sym 9394 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I2
.sym 9395 sys1.cdo[4]
.sym 9397 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I2
.sym 9398 sys1.cpu.regsD[4]
.sym 9399 sys1.cpu.regsQ1[6]
.sym 9400 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 9403 sys1.cpu.regsD[4]
.sym 9404 sys1.cpu.aluIn1[4]
.sym 9426 sys1.uart0.shrx[4]
.sym 9428 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 9435 sys1.uart0.shrx[5]
.sym 9445 sys1.uart0.shrx[5]
.sym 9486 sys1.uart0.shrx[4]
.sym 9489 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 9490 clk_$glb_clk
.sym 9492 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 9493 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 9495 sys1.cpu.regs[5][4]
.sym 9496 M2_ON_OFF_SB_LUT4_I0_O
.sym 9497 sys1.cpu.regs[5][6]
.sym 9498 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 9499 sys1.cdo[4]
.sym 9500 EN_5V_M4$SB_IO_OUT
.sym 9502 sys1.tcount_SB_DFFSR_Q_14_D_SB_LUT4_I2_O
.sym 9503 EN_5V_M4$SB_IO_OUT
.sym 9504 sys1.cpu.regsD[5]
.sym 9507 sys1.irqen[2]
.sym 9510 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 9511 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 9513 sys1.dv2
.sym 9515 sys1.cpu.IR[20]
.sym 9516 sys1.cpu.regs[4][6]
.sym 9518 sys1.cpu.regsD[6]
.sym 9519 sys1.cpu.regsD[4]
.sym 9520 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 9523 sys1.cdo[4]
.sym 9524 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 9525 sys1.uart2_do[4]
.sym 9526 sys1.cdo[2]
.sym 9527 sys1.cdo[3]
.sym 9536 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 9538 sys1.cpu.regs[14][4]
.sym 9539 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 9541 sys1.cpu.regs[13][4]
.sym 9542 sys1.cpu.regs[9][4]
.sym 9545 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9546 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 9549 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 9558 sys1.cpu.regsD[4]
.sym 9560 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 9563 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 9572 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 9573 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 9574 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 9575 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 9590 sys1.cpu.regs[9][4]
.sym 9592 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 9593 sys1.cpu.regs[13][4]
.sym 9599 sys1.cpu.regsD[4]
.sym 9602 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 9603 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9605 sys1.cpu.regs[14][4]
.sym 9612 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 9613 clk_$glb_clk
.sym 9615 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 9616 sys1.cpu.regs[9][6]
.sym 9617 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 9618 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9619 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 9620 sys1.cpu.aluIn1[4]
.sym 9621 sys1.cpu.regsQ1[4]
.sym 9622 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9623 M2_ON_OFF$SB_IO_OUT
.sym 9624 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 9626 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 9627 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 9629 sys1.cpu.PC[20]
.sym 9632 sys1.cdo[4]
.sym 9634 sys1.cpu.regsD[4]
.sym 9635 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 9639 $PACKER_GND_NET
.sym 9640 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 9641 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9642 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 9643 sys1.dout_spi_ICE[0]
.sym 9644 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 9645 sys1.cpu.regs[12][4]
.sym 9646 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I2
.sym 9647 sys1.cpu.regs[10][4]
.sym 9648 EN_5V_M4_SB_LUT4_I3_I0
.sym 9650 sys1.uart2.shrx[5]
.sym 9657 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 9658 sys1.cpu.regs[8][4]
.sym 9659 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 9660 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9661 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I2
.sym 9662 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 9663 sys1.cpu.regs[12][4]
.sym 9665 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9668 sys1.cpu.regsD[4]
.sym 9669 sys1.cpu.regs[14][4]
.sym 9670 sys1.cpu.regs[9][4]
.sym 9671 sys1.cpu.regs[12][4]
.sym 9672 sys1.cpu.regs[13][4]
.sym 9674 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 9675 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 9677 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 9678 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.sym 9680 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 9681 sys1.cpu.IR[15]
.sym 9683 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9684 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 9692 sys1.cpu.regsD[4]
.sym 9696 sys1.cpu.regs[13][4]
.sym 9697 sys1.cpu.regs[12][4]
.sym 9698 sys1.cpu.IR[15]
.sym 9701 sys1.cpu.regs[14][4]
.sym 9702 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 9704 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 9707 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 9708 sys1.cpu.regs[12][4]
.sym 9709 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 9710 sys1.cpu.regs[8][4]
.sym 9719 sys1.cpu.regs[9][4]
.sym 9720 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9721 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 9722 sys1.cpu.regs[8][4]
.sym 9725 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9726 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 9727 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9728 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 9731 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I2
.sym 9732 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 9733 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 9734 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.sym 9735 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 9736 clk_$glb_clk
.sym 9738 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I1
.sym 9739 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9740 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 9741 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 9742 sys1.uart2_do[4]
.sym 9744 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 9745 EN_5V_M4_SB_DFFESR_Q_D
.sym 9751 $PACKER_GND_NET
.sym 9753 sys1.cpu.regsD[5]
.sym 9755 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 9756 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 9757 sys1.cpu.opvalid
.sym 9758 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 9760 sys1.cdo[1]
.sym 9762 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 9765 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 9766 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 9767 sys1.cpu.IR[15]
.sym 9769 sys1.cpu.regs[11][4]
.sym 9770 sys1.cpu.regs[0][5]
.sym 9772 sys1.cpu.IR[15]
.sym 9773 sys1.cdo[2]
.sym 9781 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 9785 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 9786 sys1.cpu.regs[7][6]
.sym 9789 sys1.cpu.regsD[4]
.sym 9790 sys1.cpu.regsD[6]
.sym 9793 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 9794 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 9798 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 9799 sys1.cpu.regs[3][6]
.sym 9801 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9802 sys1.uart0.thr[0]
.sym 9812 sys1.cpu.regs[3][6]
.sym 9813 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 9815 sys1.cpu.regs[7][6]
.sym 9819 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9820 sys1.uart0.thr[0]
.sym 9821 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 9827 sys1.cpu.regsD[4]
.sym 9833 sys1.cpu.regsD[6]
.sym 9848 sys1.cpu.regs[3][6]
.sym 9849 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 9850 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 9851 sys1.cpu.regs[7][6]
.sym 9858 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 9859 clk_$glb_clk
.sym 9861 sys1.uart2.shrx[7]
.sym 9862 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 9863 sys1.uart2.shrx[3]
.sym 9864 sys1.uart2.shrx[6]
.sym 9865 EN_5V_M4_SB_LUT4_I3_I0
.sym 9866 sys1.uart2.shrx[5]
.sym 9867 sys1.uart2.shrx[4]
.sym 9868 sys1.uart2.shrx[2]
.sym 9869 ICE_LED4_SB_DFFESR_Q_D
.sym 9870 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 9876 sys1.cdo[3]
.sym 9878 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 9879 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 9883 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 9885 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 9886 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.sym 9887 sys1.cdo[2]
.sym 9888 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I2
.sym 9889 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 9891 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 9893 $PACKER_GND_NET
.sym 9895 sys1.cpu.regsD[5]
.sym 9904 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 9905 sys1.cpu.regs[8][5]
.sym 9906 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 9907 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 9909 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 9911 sys1.cpu.regs[9][5]
.sym 9913 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9914 sys1.uart0.thr[1]
.sym 9915 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 9921 sys1.cpu.regsD[5]
.sym 9926 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 9927 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 9928 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 9941 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 9943 sys1.uart0.thr[1]
.sym 9944 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9953 sys1.cpu.regsD[5]
.sym 9959 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 9960 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 9962 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 9965 sys1.cpu.regs[8][5]
.sym 9966 sys1.cpu.regs[9][5]
.sym 9967 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 9968 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 9973 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 9981 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 9982 clk_$glb_clk
.sym 9984 sys1.cpu.regsQ1_SB_LUT4_O_28_I3
.sym 9985 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 9986 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9987 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 9988 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 9989 sys1.cpu.regs[14][5]
.sym 9990 sys1.cpu.regsQ1_SB_LUT4_O_28_I3_SB_LUT4_O_I3
.sym 9991 sys1.cpu.regsQ1_SB_LUT4_O_28_I2
.sym 9992 EN_1V4_M4_SB_DFFESR_Q_D
.sym 9994 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O
.sym 9996 sys1.tcount[3]
.sym 9997 sys1.cpu.regsD[3]
.sym 10000 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 10001 sys1.wr_spi_ICE
.sym 10002 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 10003 sys1.tcount[6]
.sym 10004 sys1.tcount[2]
.sym 10005 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 10006 sys1.tcount[13]
.sym 10007 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 10009 sys1.cpu.regs[7][3]
.sym 10011 sys1.cpu.regs[14][5]
.sym 10015 sys1.cdo[4]
.sym 10016 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 10017 sys1.cdo[2]
.sym 10019 sys1.cdo[3]
.sym 10025 sys1.cpu.regs[5][5]
.sym 10026 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10027 sys1.cpu.regs[4][5]
.sym 10035 sys1.cpu.regs[4][5]
.sym 10036 sys1.cpu.regs[8][5]
.sym 10037 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 10040 sys1.cpu.regs[2][5]
.sym 10041 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 10042 sys1.cpu.regs[6][5]
.sym 10043 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 10047 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 10048 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 10049 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 10050 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10051 sys1.cpu.regsD[3]
.sym 10052 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10053 sys1.cpu.regs[9][5]
.sym 10054 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10055 sys1.cpu.regsD[5]
.sym 10059 sys1.cpu.regsD[3]
.sym 10064 sys1.cpu.regsD[5]
.sym 10070 sys1.cpu.regs[5][5]
.sym 10071 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 10072 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 10073 sys1.cpu.regs[4][5]
.sym 10082 sys1.cpu.regs[4][5]
.sym 10083 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 10084 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 10085 sys1.cpu.regs[6][5]
.sym 10088 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 10089 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 10090 sys1.cpu.regs[6][5]
.sym 10091 sys1.cpu.regs[2][5]
.sym 10094 sys1.cpu.regs[8][5]
.sym 10095 sys1.cpu.regs[9][5]
.sym 10096 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10097 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 10100 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10101 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10102 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 10103 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10104 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 10105 clk_$glb_clk
.sym 10107 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10108 sys1.cpu.regsQ1_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10109 sys1.cpu.regsQ2_SB_LUT4_O_5_I1
.sym 10110 sys1.cpu.regsQ1_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 10111 sys1.cpu.regs[8][3]
.sym 10112 sys1.cpu.regsQ1_SB_LUT4_O_28_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10113 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I1
.sym 10114 sys1.cpu.regsQ1_SB_LUT4_O_28_I3_SB_LUT4_O_I2
.sym 10116 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 10117 sys1.mc_flag_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 10119 sys1.cpu.regs[2][5]
.sym 10120 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10121 sys1.cpu.PC[20]
.sym 10127 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 10128 sys1.cpu.regs[2][5]
.sym 10129 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 10132 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 10133 sys1.cpu.regsD[3]
.sym 10134 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 10135 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 10137 sys1.cpu.regs[12][4]
.sym 10142 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I2
.sym 10149 sys1.cpu.regs[3][5]
.sym 10153 sys1.cpu.regs[6][3]
.sym 10155 sys1.cpu.regs[2][3]
.sym 10156 sys1.cpu.regs[3][3]
.sym 10158 sys1.cpu.regs[7][5]
.sym 10159 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 10162 sys1.cpu.regsQ2_SB_LUT4_O_5_I3
.sym 10163 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 10164 sys1.cpu.regsQ2_SB_LUT4_O_5_I2
.sym 10167 sys1.cpu.regsD[5]
.sym 10168 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 10171 sys1.cpu.regsD[3]
.sym 10172 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 10174 sys1.cpu.regsQ2_SB_LUT4_O_5_I1
.sym 10175 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 10176 sys1.cpu.regsQ2_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 10178 sys1.cpu.regs[7][3]
.sym 10179 sys1.cpu.regsQ2_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 10181 sys1.cpu.regsQ2_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 10182 sys1.cpu.regsQ2_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 10184 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 10187 sys1.cpu.regs[7][5]
.sym 10188 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 10189 sys1.cpu.regs[3][5]
.sym 10190 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 10196 sys1.cpu.regsD[5]
.sym 10199 sys1.cpu.regsQ2_SB_LUT4_O_5_I1
.sym 10200 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 10201 sys1.cpu.regsQ2_SB_LUT4_O_5_I3
.sym 10202 sys1.cpu.regsQ2_SB_LUT4_O_5_I2
.sym 10205 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 10206 sys1.cpu.regs[3][3]
.sym 10207 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 10208 sys1.cpu.regs[7][3]
.sym 10211 sys1.cpu.regsQ2_SB_LUT4_O_5_I1
.sym 10212 sys1.cpu.regsQ2_SB_LUT4_O_5_I2
.sym 10213 sys1.cpu.regsQ2_SB_LUT4_O_5_I3
.sym 10218 sys1.cpu.regsD[3]
.sym 10223 sys1.cpu.regs[6][3]
.sym 10224 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 10225 sys1.cpu.regs[2][3]
.sym 10226 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 10227 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 10228 clk_$glb_clk
.sym 10230 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 10231 sys1.cpu.regs[1][3]
.sym 10232 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 10233 sys1.cpu.regsQ2_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 10234 sys1.cpu.regsQ1_SB_LUT4_O_30_I3
.sym 10235 sys1.cpu.regsQ1_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.sym 10236 sys1.cpu.regs[1][23]
.sym 10237 sys1.cpu.regs[1][5]
.sym 10238 sys1.cpu.regs[5][5]
.sym 10241 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I0
.sym 10242 sys1.cpu.regs[5][5]
.sym 10244 sys1.cpu.IR[20]
.sym 10246 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 10250 sys1.cdo[3]
.sym 10252 sys1.tcount[28]
.sym 10253 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 10259 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 10260 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 10261 sys1.cpu.regs[0][3]
.sym 10263 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_O
.sym 10265 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10271 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 10272 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 10273 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 10275 sys1.tcount[8]
.sym 10276 sys1.cpu.regs[4][3]
.sym 10277 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 10278 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 10280 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 10281 sys1.cpu.regsD[3]
.sym 10282 sys1.cpu.regsQ2_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 10283 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 10284 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 10285 sys1.cpu.regs[0][3]
.sym 10287 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 10288 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 10289 sys1.tcount[6]
.sym 10291 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 10292 sys1.cpu.regs[6][3]
.sym 10293 sys1.tcount[5]
.sym 10297 sys1.cpu.regsQ2_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 10298 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 10304 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 10305 sys1.cpu.regs[6][3]
.sym 10306 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 10307 sys1.cpu.regs[4][3]
.sym 10311 sys1.tcount[6]
.sym 10313 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 10316 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 10317 sys1.cpu.regs[4][3]
.sym 10318 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 10319 sys1.cpu.regs[0][3]
.sym 10330 sys1.tcount[5]
.sym 10331 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 10336 sys1.cpu.regsD[3]
.sym 10340 sys1.cpu.regsQ2_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 10341 sys1.cpu.regsQ2_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 10342 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 10343 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 10346 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 10347 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 10348 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 10349 sys1.tcount[8]
.sym 10350 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 10351 clk_$glb_clk
.sym 10353 ICE_LED1_SB_LUT4_I0_I3
.sym 10354 sys1.uart2_do[1]
.sym 10355 sys1.uart2_do[0]
.sym 10356 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 10357 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I0
.sym 10358 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 10359 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 10360 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 10361 ICE_LED4_SB_DFFESR_Q_D
.sym 10362 ICE_LED1_SB_LUT4_I0_I3
.sym 10363 ICE_LED1_SB_LUT4_I0_I3
.sym 10364 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_O
.sym 10365 sys1.cpu.regsQ1_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10367 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 10368 sys1.cpu.regsQ2_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 10369 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 10370 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 10372 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 10373 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 10375 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 10376 sys1.tcount[8]
.sym 10377 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 10378 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 10379 sys1.cdo[2]
.sym 10380 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 10381 sys1.cpu.regs[5][3]
.sym 10382 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 10383 sys1.cpu.regsD[5]
.sym 10384 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 10385 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 10386 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 10387 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 10388 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 10395 sys1.tcount_SB_DFFSR_Q_17_D
.sym 10396 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 10401 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 10404 sys1.tcount[20]
.sym 10405 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 10406 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_I1
.sym 10408 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 10409 sys1.mc_flag_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10410 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 10411 sys1.tcount_SB_DFFSR_Q_23_D
.sym 10412 sys1.tcount[4]
.sym 10413 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 10414 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 10415 sys1.tcount[0]
.sym 10416 sys1.tcount_SB_DFFSR_Q_25_D
.sym 10417 sys1.tcount_SB_DFFSR_Q_24_D
.sym 10418 sys1.cpu.regsD[23]
.sym 10419 sys1.tcount_SB_DFFSR_Q_14_D_SB_LUT4_I2_O
.sym 10420 sys1.mc_flag_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 10421 sys1.tcount_SB_DFFSR_Q_28_D
.sym 10422 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_O
.sym 10423 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10425 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 10430 sys1.tcount[0]
.sym 10433 sys1.cpu.regsD[23]
.sym 10439 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 10440 sys1.tcount[0]
.sym 10441 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 10442 sys1.tcount_SB_DFFSR_Q_23_D
.sym 10445 sys1.tcount[20]
.sym 10446 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 10447 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 10448 sys1.tcount[4]
.sym 10451 sys1.tcount_SB_DFFSR_Q_14_D_SB_LUT4_I2_O
.sym 10452 sys1.tcount_SB_DFFSR_Q_17_D
.sym 10453 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10454 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_I1
.sym 10457 sys1.mc_flag_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 10460 sys1.mc_flag_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10463 sys1.tcount_SB_DFFSR_Q_28_D
.sym 10464 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 10465 sys1.tcount_SB_DFFSR_Q_25_D
.sym 10466 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 10469 sys1.tcount_SB_DFFSR_Q_24_D
.sym 10470 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 10471 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_O
.sym 10472 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10473 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 10474 clk_$glb_clk
.sym 10476 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 10477 sys1.cpu.regsQ1_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 10478 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 10479 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 10480 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 10481 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10482 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 10483 sys1.cpu.regs[5][23]
.sym 10487 EN_1V4_M4_SB_DFFESR_Q_D
.sym 10488 sys1.tcount[3]
.sym 10490 sys1.tcount[20]
.sym 10491 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 10492 sys1.cpu.regs[4][23]
.sym 10493 sys1.tcount[23]
.sym 10494 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_I1
.sym 10497 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 10498 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 10499 sys1.uart2_do[0]
.sym 10500 sys1.tcount[1]
.sym 10501 sys1.tcount[8]
.sym 10502 sys1.tcount[10]
.sym 10504 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 10505 sys1.tcount[3]
.sym 10506 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 10507 sys1.cdo[4]
.sym 10508 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 10509 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 10510 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 10511 sys1.tcount[2]
.sym 10517 ICE_LED1_SB_LUT4_I0_I3
.sym 10518 sys1.tcount[26]
.sym 10519 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O
.sym 10520 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q_SB_LUT4_I2_O
.sym 10521 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_O
.sym 10522 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 10524 sys1.tcount[27]
.sym 10526 sys1.tcount[1]
.sym 10527 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 10528 sys1.tcount[18]
.sym 10529 sys1.tcount_SB_DFFSR_Q_27_D
.sym 10531 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_O
.sym 10532 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 10533 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_O
.sym 10534 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 10535 sys1.tcount_SB_DFFSR_Q_21_D
.sym 10536 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 10538 sys1.tcount_SB_DFFSR_Q_18_D
.sym 10539 LORA_RESET_SB_LUT4_I0_I3
.sym 10542 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 10544 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 10545 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 10547 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_O
.sym 10548 sys1.tcount_SB_DFFSR_Q_16_D
.sym 10550 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_O
.sym 10551 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_O
.sym 10552 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_O
.sym 10553 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_O
.sym 10556 sys1.tcount[26]
.sym 10557 ICE_LED1_SB_LUT4_I0_I3
.sym 10558 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 10559 sys1.tcount[1]
.sym 10562 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 10563 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 10564 sys1.tcount[18]
.sym 10565 sys1.tcount[27]
.sym 10568 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q_SB_LUT4_I2_O
.sym 10569 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O
.sym 10570 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 10571 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 10574 sys1.tcount_SB_DFFSR_Q_16_D
.sym 10575 sys1.tcount_SB_DFFSR_Q_18_D
.sym 10576 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 10577 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 10583 sys1.tcount_SB_DFFSR_Q_21_D
.sym 10586 sys1.tcount_SB_DFFSR_Q_21_D
.sym 10587 sys1.tcount_SB_DFFSR_Q_27_D
.sym 10588 LORA_RESET_SB_LUT4_I0_I3
.sym 10589 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 10595 sys1.tcount_SB_DFFSR_Q_16_D
.sym 10597 clk_$glb_clk
.sym 10598 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_$glb_sr
.sym 10609 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 10611 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 10613 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 10614 sys1.tcount[26]
.sym 10615 sys1.tcount[31]
.sym 10616 L_TX$SB_IO_OUT
.sym 10617 sys1.tcount[27]
.sym 10618 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 10619 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 10620 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 10621 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 10622 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 10623 sys1.tcount[9]
.sym 10624 sys1.tcount[23]
.sym 10625 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 10626 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 10627 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 10628 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 10629 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10630 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 10632 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 10634 sys1.tcount[15]
.sym 10642 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 10643 sys1.cpu.regsD[23]
.sym 10644 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 10645 sys1.tcount[10]
.sym 10646 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 10647 sys1.tcount[7]
.sym 10648 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 10649 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 10650 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 10651 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 10652 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 10653 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10654 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 10655 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 10656 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 10657 sys1.tcount[30]
.sym 10658 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 10659 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 10661 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 10662 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 10663 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 10665 sys1.tcount_SB_DFFSR_Q_30_D
.sym 10666 ICE_LED1_SB_LUT4_I0_I3
.sym 10667 LORA_RESET_SB_LUT4_I0_I3
.sym 10668 sys1.tcount[31]
.sym 10669 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_I0
.sym 10670 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 10673 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 10674 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 10675 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10676 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 10679 ICE_LED1_SB_LUT4_I0_I3
.sym 10680 sys1.tcount_SB_DFFSR_Q_30_D
.sym 10682 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10685 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 10686 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 10687 LORA_RESET_SB_LUT4_I0_I3
.sym 10688 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 10691 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 10692 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 10693 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 10694 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 10697 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 10698 sys1.tcount[31]
.sym 10699 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_I0
.sym 10700 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 10703 sys1.tcount[10]
.sym 10704 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 10705 sys1.tcount[30]
.sym 10706 LORA_RESET_SB_LUT4_I0_I3
.sym 10709 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 10710 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 10711 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 10712 sys1.tcount[7]
.sym 10717 sys1.cpu.regsD[23]
.sym 10719 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 10720 clk_$glb_clk
.sym 10734 sys1.tcount[4]
.sym 10737 sys1.tcount[5]
.sym 10738 sys1.tcount_SB_DFFSR_Q_30_D_SB_LUT4_I2_O
.sym 10739 sys1.cpu.regsD[23]
.sym 10740 sys1.tcount[26]
.sym 10744 sys1.tcount[18]
.sym 10745 sys1.tcount[28]
.sym 10747 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O
.sym 10748 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 10752 sys1.tcount_SB_DFFSR_Q_26_D
.sym 10753 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10756 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 10763 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 10764 sys1.tcount[8]
.sym 10765 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q_SB_LUT4_I2_O
.sym 10766 sys1.tcount_SB_DFFSR_Q_12_D
.sym 10767 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_O
.sym 10768 sys1.cdo_SB_LUT4_O_6_I3_SB_DFFE_D_Q
.sym 10769 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 10770 sys1.tcount[19]
.sym 10771 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 10772 sys1.tcount_SB_DFFSR_Q_14_D
.sym 10773 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 10774 sys1.tcount[13]
.sym 10776 sys1.tcount_SB_DFFSR_Q_29_D
.sym 10777 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_O
.sym 10778 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 10780 sys1.tcount_SB_DFFSR_Q_22_D
.sym 10782 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 10783 sys1.cpu.regsD[23]
.sym 10788 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 10789 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10790 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 10791 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_I1
.sym 10792 sys1.tcount_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 10794 sys1.tcount[12]
.sym 10796 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 10797 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_O
.sym 10798 sys1.tcount_SB_DFFSR_Q_29_D
.sym 10799 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10802 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10803 sys1.tcount_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 10804 sys1.cdo_SB_LUT4_O_6_I3_SB_DFFE_D_Q
.sym 10805 sys1.tcount_SB_DFFSR_Q_14_D
.sym 10808 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 10809 sys1.tcount[8]
.sym 10810 sys1.tcount[13]
.sym 10811 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 10815 sys1.cpu.regsD[23]
.sym 10820 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q_SB_LUT4_I2_O
.sym 10821 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_I1
.sym 10822 sys1.tcount[12]
.sym 10823 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 10826 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10828 sys1.tcount_SB_DFFSR_Q_12_D
.sym 10829 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 10832 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 10833 sys1.tcount_SB_DFFSR_Q_22_D
.sym 10834 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_O
.sym 10835 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10838 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 10840 sys1.tcount[19]
.sym 10842 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 10843 clk_$glb_clk
.sym 10853 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 10857 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_I1
.sym 10858 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 10859 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q_SB_LUT4_I2_O
.sym 10860 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 10861 sys1.tcount[14]
.sym 10862 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 10864 sys1.cdo_SB_LUT4_O_6_I3_SB_DFFE_D_Q
.sym 10865 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 10866 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 10867 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 10869 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 10870 sys1.cdo[2]
.sym 10872 sys1.tcount[30]
.sym 10873 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 10874 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 10875 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 10876 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 10877 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 10880 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 10886 sys1.tcount_SB_DFFSR_Q_12_D_SB_LUT4_I2_1_O
.sym 10887 sys1.tcount[16]
.sym 10889 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 10891 sys1.tcount_SB_DFFSR_Q_2_D
.sym 10895 sys1.tcount[21]
.sym 10897 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 10898 sys1.tcount_SB_DFFSR_Q_3_D
.sym 10899 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 10900 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 10901 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10903 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 10906 sys1.tcount_SB_DFFSR_Q_11_D
.sym 10909 sys1.tcount_SB_DFFSR_Q_8_D
.sym 10911 sys1.tcount_SB_DFFSR_Q_14_D
.sym 10913 sys1.tcount_SB_DFFSR_Q_12_D
.sym 10914 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 10916 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 10919 sys1.tcount_SB_DFFSR_Q_12_D
.sym 10922 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 10925 sys1.tcount_SB_DFFSR_Q_8_D
.sym 10926 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 10927 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 10928 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10933 sys1.tcount_SB_DFFSR_Q_14_D
.sym 10937 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 10939 sys1.tcount_SB_DFFSR_Q_3_D
.sym 10940 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10943 sys1.tcount_SB_DFFSR_Q_12_D_SB_LUT4_I2_1_O
.sym 10944 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 10945 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10946 sys1.tcount_SB_DFFSR_Q_2_D
.sym 10950 sys1.tcount_SB_DFFSR_Q_11_D
.sym 10955 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 10956 sys1.tcount[16]
.sym 10957 sys1.tcount[21]
.sym 10958 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 10962 sys1.tcount_SB_DFFSR_Q_12_D
.sym 10966 clk_$glb_clk
.sym 10967 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_$glb_sr
.sym 10976 EN_5V_M4$SB_IO_OUT
.sym 10977 sys1.cpu.regs[0][22]
.sym 10980 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 10982 LORA_RESET_SB_LUT4_I0_I3
.sym 10983 sys1.tcount[27]
.sym 10984 sys1.tcount[30]
.sym 10986 sys1.tcount[18]
.sym 10988 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 10993 sys1.tcount[17]
.sym 10994 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10995 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 10996 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 10998 sys1.cpu.regsD[22]
.sym 11000 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 11001 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 11002 sys1.tcount[21]
.sym 11003 sys1.tcount[19]
.sym 11009 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 11011 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 11012 sys1.tcount_SB_DFFSR_Q_10_D
.sym 11013 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 11014 sys1.tcount_SB_DFFSR_Q_30_D_SB_LUT4_I2_O
.sym 11018 sys1.tcount_SB_DFFSR_Q_11_D
.sym 11023 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11024 sys1.tcount_SB_DFFSR_Q_26_D
.sym 11025 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 11030 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_O
.sym 11031 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 11032 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 11033 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 11035 sys1.tcount_SB_DFFSR_Q_5_D
.sym 11036 sys1.tcount_SB_DFFSR_Q_4_D
.sym 11040 sys1.tcount_SB_DFFSR_Q_D
.sym 11043 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11044 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 11045 sys1.tcount_SB_DFFSR_Q_5_D
.sym 11048 sys1.tcount_SB_DFFSR_Q_10_D
.sym 11054 sys1.tcount_SB_DFFSR_Q_D
.sym 11055 sys1.tcount_SB_DFFSR_Q_30_D_SB_LUT4_I2_O
.sym 11056 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 11057 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11060 sys1.tcount_SB_DFFSR_Q_5_D
.sym 11066 sys1.tcount_SB_DFFSR_Q_26_D
.sym 11067 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 11068 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 11069 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11072 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11074 sys1.tcount_SB_DFFSR_Q_5_D
.sym 11075 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 11078 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 11079 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11080 sys1.tcount_SB_DFFSR_Q_11_D
.sym 11081 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 11084 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_O
.sym 11085 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 11086 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11087 sys1.tcount_SB_DFFSR_Q_4_D
.sym 11089 clk_$glb_clk
.sym 11090 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O_$glb_sr
.sym 11091 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 11092 sys1.cpu.regs[1][21]
.sym 11093 sys1.cpu.regs[1][20]
.sym 11094 sys1.cpu.regs[1][22]
.sym 11095 sys1.cpu.regs[1][16]
.sym 11096 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I2_O
.sym 11097 sys1.tcount_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 11098 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 11099 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 11105 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 11108 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 11109 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 11110 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 11111 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11112 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 11113 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 11115 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11116 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 11117 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11118 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 11121 sys1.cpu.regsD[21]
.sym 11126 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11132 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_O
.sym 11133 sys1.tcount_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 11134 sys1.tcount_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 11135 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11136 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 11137 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_O
.sym 11139 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_O
.sym 11140 sys1.tcount_SB_DFFSR_Q_13_D
.sym 11141 sys1.tcount_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 11142 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 11143 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 11144 sys1.tcount_SB_DFFSR_Q_15_D_SB_LUT4_I2_O
.sym 11145 sys1.tcount_SB_DFFSR_Q_1_D
.sym 11146 sys1.tcount_SB_DFFSR_Q_10_D
.sym 11147 sys1.tcount_SB_DFFSR_Q_20_D
.sym 11148 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 11149 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 11150 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11152 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 11153 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O
.sym 11154 sys1.tcount_SB_DFFSR_Q_13_D_SB_LUT4_I2_O
.sym 11155 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 11156 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I0
.sym 11157 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11158 sys1.mc_flag_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11159 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_O
.sym 11160 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 11161 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 11165 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11166 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I0
.sym 11167 sys1.tcount_SB_DFFSR_Q_1_D
.sym 11168 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 11171 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 11172 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 11173 sys1.tcount_SB_DFFSR_Q_10_D
.sym 11174 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11177 sys1.tcount_SB_DFFSR_Q_13_D_SB_LUT4_I2_O
.sym 11178 sys1.tcount_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 11179 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 11180 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_O
.sym 11183 sys1.mc_flag_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11184 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_O
.sym 11185 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 11186 sys1.tcount_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 11189 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 11190 sys1.tcount_SB_DFFSR_Q_15_D_SB_LUT4_I2_O
.sym 11191 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_O
.sym 11192 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_O
.sym 11196 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 11197 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O
.sym 11198 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 11201 sys1.tcount_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 11202 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 11203 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11204 sys1.tcount_SB_DFFSR_Q_13_D
.sym 11208 sys1.tcount_SB_DFFSR_Q_20_D
.sym 11209 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 11210 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 11212 clk_$glb_clk
.sym 11214 sys1.cpu.regsQ1_SB_LUT4_O_12_I2
.sym 11215 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 11216 sys1.cpu.regsQ1[21]
.sym 11217 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 11218 sys1.cpu.aluIn1_SB_LUT4_O_8_I3
.sym 11219 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11220 sys1.cpu.regs[5][21]
.sym 11221 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11229 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 11238 sys1.cpu.regs[1][20]
.sym 11241 sys1.cpu.regsD[20]
.sym 11246 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 11248 sys1.cpu.aluIn1_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11256 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11257 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 11258 sys1.cpu.regs[11][21]
.sym 11261 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 11262 sys1.cpu.regs[8][21]
.sym 11263 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 11264 sys1.cpu.regs[1][21]
.sym 11265 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11266 sys1.cpu.regs[10][21]
.sym 11267 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11268 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11269 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 11270 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 11271 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11272 sys1.cpu.regs[5][21]
.sym 11273 sys1.cpu.regs[9][21]
.sym 11277 sys1.cpu.regs[14][21]
.sym 11279 sys1.cpu.IR[15]
.sym 11281 sys1.cpu.regsD[21]
.sym 11282 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 11285 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11286 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11288 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 11289 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11290 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 11291 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11294 sys1.cpu.regs[8][21]
.sym 11295 sys1.cpu.regs[9][21]
.sym 11296 sys1.cpu.IR[15]
.sym 11300 sys1.cpu.regs[10][21]
.sym 11301 sys1.cpu.regs[11][21]
.sym 11303 sys1.cpu.IR[15]
.sym 11306 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 11307 sys1.cpu.regs[14][21]
.sym 11309 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 11312 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11313 sys1.cpu.regs[5][21]
.sym 11314 sys1.cpu.regs[1][21]
.sym 11318 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 11319 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11320 sys1.cpu.regs[5][21]
.sym 11321 sys1.cpu.regs[1][21]
.sym 11325 sys1.cpu.regsD[21]
.sym 11330 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11331 sys1.cpu.regs[14][21]
.sym 11332 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11333 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 11334 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 11335 clk_$glb_clk
.sym 11337 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11338 sys1.cpu.aluIn1_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 11339 sys1.cpu.regs[3][20]
.sym 11340 sys1.cpu.aluIn1[21]
.sym 11341 sys1.cpu.regs[3][21]
.sym 11342 sys1.cpu.aluIn1_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 11343 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11344 sys1.cpu.regs[3][16]
.sym 11354 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 11360 sys1.cpu.regsQ1[21]
.sym 11361 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 11365 sys1.cpu.IR[15]
.sym 11366 sys1.cpu.regs[2][2]
.sym 11367 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 11369 sys1.cdo[2]
.sym 11370 sys1.cpu.regs[5][20]
.sym 11371 sys1.cpu.regs[0][21]
.sym 11372 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 11378 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11379 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 11380 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 11381 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11382 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11383 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11384 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11388 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 11389 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 11390 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11391 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 11392 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 11393 sys1.cpu.regsD[21]
.sym 11396 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 11397 sys1.cpu.regs[0][21]
.sym 11402 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 11404 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 11405 sys1.cpu.regs[4][21]
.sym 11408 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11413 sys1.cpu.regsD[21]
.sym 11417 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11418 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11419 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11420 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 11423 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11424 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11425 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 11426 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 11429 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 11436 sys1.cpu.regs[0][21]
.sym 11437 sys1.cpu.regs[4][21]
.sym 11438 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11441 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 11443 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 11444 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 11447 sys1.cpu.regs[4][21]
.sym 11448 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 11449 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11450 sys1.cpu.regs[0][21]
.sym 11456 sys1.cpu.regsD[21]
.sym 11457 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 11458 clk_$glb_clk
.sym 11460 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11462 sys1.cpu.aluIn1_SB_LUT4_O_6_I0
.sym 11463 sys1.cpu.aluIn1_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11464 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11465 sys1.cpu.regs[8][20]
.sym 11466 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11467 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11468 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 11472 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11474 sys1.cpu.regs[12][20]
.sym 11476 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 11477 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11478 sys1.cpu.regs[9][20]
.sym 11479 sys1.cpu.regsD[19]
.sym 11481 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 11482 sys1.cpu.regs[0][20]
.sym 11483 sys1.cpu.aluIn1_SB_LUT4_O_10_I0
.sym 11495 sys1.cpu.regsD[20]
.sym 11501 sys1.cpu.regs[4][20]
.sym 11503 sys1.cpu.regs[6][21]
.sym 11504 sys1.cpu.regs[6][20]
.sym 11505 sys1.cpu.regs[3][21]
.sym 11511 sys1.cpu.regsD[20]
.sym 11512 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 11513 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 11516 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11518 sys1.cpu.regs[7][21]
.sym 11519 sys1.cpu.regs[5][20]
.sym 11520 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11521 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 11522 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 11523 sys1.cpu.regs[2][21]
.sym 11524 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11526 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 11529 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11530 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11531 sys1.cpu.regs[2][21]
.sym 11532 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11534 sys1.cpu.regs[5][20]
.sym 11535 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 11536 sys1.cpu.regs[4][20]
.sym 11537 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11540 sys1.cpu.regs[7][21]
.sym 11541 sys1.cpu.regs[6][21]
.sym 11542 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 11543 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11549 sys1.cpu.regsD[20]
.sym 11552 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 11553 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 11554 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11555 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11558 sys1.cpu.regs[2][21]
.sym 11559 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11560 sys1.cpu.regs[6][21]
.sym 11564 sys1.cpu.regs[6][20]
.sym 11565 sys1.cpu.regs[4][20]
.sym 11566 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 11567 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11570 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 11571 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 11572 sys1.cpu.regs[3][21]
.sym 11573 sys1.cpu.regs[2][21]
.sym 11576 sys1.cpu.regs[7][21]
.sym 11578 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11579 sys1.cpu.regs[3][21]
.sym 11580 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 11581 clk_$glb_clk
.sym 11583 sys1.cpu.regsQ1[19]
.sym 11585 sys1.cpu.regs[2][2]
.sym 11587 sys1.cpu.regs[2][20]
.sym 11589 sys1.cpu.regs[2][21]
.sym 11591 sys1.cpu.aluAdder[27]
.sym 11592 sys1.cpu.PC[2]
.sym 11595 sys1.cpu.PC[2]
.sym 11600 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 11606 sys1.cpu.PCci[2]
.sym 11607 sys1.cpu.regsD[2]
.sym 11609 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 11610 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 11613 sys1.cpu.regs[5][2]
.sym 11614 sys1.cpu.regsD[19]
.sym 11616 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11618 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 11642 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 11653 sys1.cpu.regsD[21]
.sym 11655 sys1.cpu.regsD[20]
.sym 11671 sys1.cpu.regsD[21]
.sym 11676 sys1.cpu.regsD[20]
.sym 11703 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 11704 clk_$glb_clk
.sym 11706 sys1.cpu.regs[7][18]
.sym 11707 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11708 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11709 sys1.cpu.aluIn1_SB_LUT4_O_27_I3
.sym 11710 sys1.cpu.aluIn1_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11711 sys1.cpu.regsQ1[2]
.sym 11712 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11713 sys1.cpu.regs[7][20]
.sym 11720 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 11722 sys1.cpu.aluIn1[19]
.sym 11727 sys1.cpu.regsD[18]
.sym 11732 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 11737 sys1.cpu.regs[7][20]
.sym 11747 sys1.cpu.regs[3][2]
.sym 11748 sys1.cpu.regs[2][19]
.sym 11749 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 11750 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11751 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11752 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 11755 sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11756 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 11757 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 11758 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11759 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 11760 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 11762 sys1.cpu.regs[1][2]
.sym 11763 sys1.cpu.regs[7][2]
.sym 11764 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11769 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 11770 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11771 sys1.cpu.regs[7][2]
.sym 11772 sys1.cpu.regs[6][19]
.sym 11773 sys1.cpu.regs[5][2]
.sym 11774 sys1.cpu.regsD[19]
.sym 11775 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 11776 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 11777 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11780 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 11781 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11782 sys1.cpu.regs[7][2]
.sym 11783 sys1.cpu.regs[5][2]
.sym 11789 sys1.cpu.regsD[19]
.sym 11792 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 11793 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11794 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11795 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 11798 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11799 sys1.cpu.regs[3][2]
.sym 11800 sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 11801 sys1.cpu.regs[1][2]
.sym 11804 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11805 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 11806 sys1.cpu.regs[3][2]
.sym 11807 sys1.cpu.regs[7][2]
.sym 11810 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11811 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 11812 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11813 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 11816 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 11817 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 11818 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 11819 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 11822 sys1.cpu.regs[2][19]
.sym 11824 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11825 sys1.cpu.regs[6][19]
.sym 11826 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 11827 clk_$glb_clk
.sym 11829 sys1.cpu.regsQ1_SB_LUT4_O_31_I3
.sym 11830 sys1.cpu.regs[8][19]
.sym 11831 sys1.cpu.regsQ1_SB_LUT4_O_31_I2
.sym 11832 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 11833 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 11834 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11835 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 11836 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 11838 sys1.cpu.regsQ1[2]
.sym 11843 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 11844 sys1.cpu.aluIn1_SB_LUT4_O_27_I3
.sym 11852 sys1.cpu.regs[2][19]
.sym 11853 sys1.cdo[2]
.sym 11858 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 11859 sys1.cpu.regs[2][2]
.sym 11862 sys1.cpu.aluIn1_SB_LUT4_O_6_I1
.sym 11872 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 11873 sys1.cpu.regsD[18]
.sym 11874 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 11875 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11876 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11879 sys1.cpu.regsD[2]
.sym 11881 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 11882 sys1.cpu.regs[1][2]
.sym 11883 sys1.cpu.regsD[19]
.sym 11884 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11885 sys1.cpu.regs[1][19]
.sym 11886 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11887 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11893 sys1.cpu.regs[5][19]
.sym 11897 sys1.cpu.regs[5][2]
.sym 11900 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 11903 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 11904 sys1.cpu.regs[5][19]
.sym 11905 sys1.cpu.regs[1][19]
.sym 11906 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11915 sys1.cpu.regs[5][2]
.sym 11916 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11917 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 11918 sys1.cpu.regs[1][2]
.sym 11924 sys1.cpu.regsD[2]
.sym 11928 sys1.cpu.regs[5][19]
.sym 11929 sys1.cpu.regs[1][19]
.sym 11930 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11933 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 11934 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 11935 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11936 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11942 sys1.cpu.regsD[18]
.sym 11946 sys1.cpu.regsD[19]
.sym 11949 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 11950 clk_$glb_clk
.sym 11952 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 11953 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I2
.sym 11954 sys1.cpu.regs[14][19]
.sym 11955 sys1.cpu.regs[14][2]
.sym 11956 sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.sym 11957 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 11958 sys1.cdo[2]
.sym 11959 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 11960 EN_1V4_M4_SB_DFFESR_Q_D
.sym 11964 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11967 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 11968 sys1.cpu.regsD[19]
.sym 11970 sys1.cpu.regs[1][2]
.sym 11982 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 11996 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 11997 sys1.cpu.regs[0][2]
.sym 11998 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 11999 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 12003 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12005 sys1.cpu.regs[4][2]
.sym 12006 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 12008 sys1.cpu.regsD[2]
.sym 12009 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 12010 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 12011 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 12013 sys1.cpu.regs[6][2]
.sym 12015 sys1.cpu.regsD[19]
.sym 12017 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 12018 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 12019 sys1.cpu.regs[2][2]
.sym 12020 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 12021 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 12026 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 12027 sys1.cpu.regs[4][2]
.sym 12028 sys1.cpu.regs[0][2]
.sym 12029 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 12032 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 12033 sys1.cpu.regs[6][2]
.sym 12034 sys1.cpu.regs[2][2]
.sym 12035 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 12040 sys1.cpu.regsD[19]
.sym 12044 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 12045 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 12046 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12050 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 12051 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 12052 sys1.cpu.regs[6][2]
.sym 12053 sys1.cpu.regs[4][2]
.sym 12062 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 12063 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 12064 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 12065 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 12069 sys1.cpu.regsD[2]
.sym 12072 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 12073 clk_$glb_clk
.sym 12076 sys1.cpu.regs[8][2]
.sym 12084 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 12095 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 12096 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 12101 sys1.cpu.regsD[19]
.sym 12105 sys1.cpu.regsD[2]
.sym 12131 sys1.cpu.regsD[2]
.sym 12175 sys1.cpu.regsD[2]
.sym 12195 sys1.cpu.regs[0]_SB_DFFE_Q_E_$glb_ce
.sym 12196 clk_$glb_clk
.sym 12298 sys1.uart0.divider[7]
.sym 12302 sys1.uart0.divider[6]
.sym 12341 sys1.uart0.cntbit[1]
.sym 12343 sys1.uart0.cntbit[3]
.sym 12344 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12345 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 12346 sys1.uart0.cntbit[0]
.sym 12348 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12351 sys1.uart0.cntbit[3]
.sym 12354 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12355 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 12358 sys1.uart0.cntbit_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 12362 sys1.uart0.cntbit[2]
.sym 12372 $nextpnr_ICESTORM_LC_60$O
.sym 12375 sys1.uart0.cntbit[0]
.sym 12378 sys1.uart0.cntbit_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 12381 sys1.uart0.cntbit[1]
.sym 12382 sys1.uart0.cntbit[0]
.sym 12384 sys1.uart0.cntbit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 12387 sys1.uart0.cntbit[2]
.sym 12388 sys1.uart0.cntbit_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 12391 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 12392 sys1.uart0.cntbit[3]
.sym 12393 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12394 sys1.uart0.cntbit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 12397 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12399 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 12400 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12409 sys1.uart0.cntbit_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 12410 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12411 sys1.uart0.cntbit[2]
.sym 12412 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 12415 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12416 sys1.uart0.cntbit[0]
.sym 12417 sys1.uart0.cntbit[3]
.sym 12420 clk_$glb_clk
.sym 12424 ICE_MISO$SB_IO_IN
.sym 12432 sys1.dout_spi_ICE[10]
.sym 12442 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 12443 sys1.cdo[4]
.sym 12445 sys1.uart0.divider[7]
.sym 12446 sys1.uart0.cntbit[0]
.sym 12448 sys1.uwrtx0
.sym 12459 EN_5V_M4_SB_DFFESR_Q_D
.sym 12463 sys1.uart1.shrx[8]
.sym 12467 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12480 ICE_MISO$SB_IO_IN
.sym 12485 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12486 sys1.dout_spi_ICE[10]
.sym 12514 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 12520 sys1.uart1.shrx[8]
.sym 12539 sys1.uart1.shrx[8]
.sym 12582 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 12583 clk_$glb_clk
.sym 12585 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 12586 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 12587 sys1.mc_flag_SB_LUT4_I3_O
.sym 12588 sys1.uart0.divider[4]
.sym 12589 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 12590 sys1.uart0.divider[0]
.sym 12591 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 12592 sys1.mc_flag_SB_LUT4_I2_O
.sym 12596 sys1.uart2.shrx[7]
.sym 12598 sys1.dout_spi_ICE[10]
.sym 12608 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 12609 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 12610 sys1.uart0.dv_SB_LUT4_I2_O
.sym 12612 sys1.mc_flag_SB_LUT4_I2_I1
.sym 12619 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12632 sys1.cdo[10]
.sym 12637 sys1.uwrbaud0
.sym 12647 sys1.cdo[11]
.sym 12650 sys1.cdo[9]
.sym 12667 sys1.cdo[11]
.sym 12685 sys1.cdo[10]
.sym 12689 sys1.cdo[9]
.sym 12705 sys1.uwrbaud0
.sym 12706 clk_$glb_clk
.sym 12708 sys1.uart1_do[5]
.sym 12709 sys1.uart1_do[3]
.sym 12710 sys1.uwrtx0
.sym 12713 sys1.cdo[11]
.sym 12715 sys1.uart1_do[4]
.sym 12716 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 12718 sys1.uart2.shrx[8]
.sym 12719 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 12720 sys1.cdo[12]
.sym 12721 sys1.uwrbaud0
.sym 12722 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 12723 sys1.uart0.divider[4]
.sym 12725 sys1.uwrbaud0
.sym 12727 sys1.uwrtx0
.sym 12729 sys1.uwrbaud0
.sym 12732 EN_5V_M4_SB_DFFESR_Q_D
.sym 12734 sys1.uwrtx0
.sym 12737 sys1.uart1.shrx[8]
.sym 12738 sys1.uart0.divider[0]
.sym 12741 sys1.uart1_do[5]
.sym 12757 sys1.uart1.shrx[7]
.sym 12760 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 12766 sys1.uart1.shrx[6]
.sym 12769 sys1.uart1.shrx[2]
.sym 12772 sys1.uart1.shrx[4]
.sym 12773 sys1.uart1.shrx[5]
.sym 12776 sys1.uart1.shrx[1]
.sym 12778 sys1.uart1.shrx[3]
.sym 12783 sys1.uart1.shrx[6]
.sym 12790 sys1.uart1.shrx[7]
.sym 12801 sys1.uart1.shrx[2]
.sym 12806 sys1.uart1.shrx[3]
.sym 12812 sys1.uart1.shrx[4]
.sym 12820 sys1.uart1.shrx[1]
.sym 12826 sys1.uart1.shrx[5]
.sym 12828 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 12829 clk_$glb_clk
.sym 12831 sys1.uart0.dv_SB_LUT4_I2_O
.sym 12832 sys1.mc_flag_SB_LUT4_I2_I1
.sym 12833 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12834 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 12836 sys1.dv0
.sym 12837 sys1.uart0.dv_SB_DFFE_Q_E
.sym 12838 sys1.dv1
.sym 12842 sys1.cpu.regsQ1[19]
.sym 12845 sys1.uart0.thr[7]
.sym 12846 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 12848 sys1.cdo[10]
.sym 12851 sys1.cdo[4]
.sym 12852 sys1.wr_spi_ICE
.sym 12853 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 12856 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 12858 sys1.cpu.rdata_SB_LUT4_O_30_I2
.sym 12860 LORA_BUSY_SB_LUT4_I2_I0
.sym 12862 sys1.irqen[4]
.sym 12865 sys1.uart1_do[4]
.sym 12866 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 12875 sys1.uart1.shrx[1]
.sym 12877 sys1.uart1.shrx[7]
.sym 12878 sys1.uart1.shrx[0]
.sym 12881 sys1.uart1.shrx[6]
.sym 12883 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 12884 sys1.uart1.shrx[2]
.sym 12897 sys1.uart1.shrx[8]
.sym 12907 sys1.uart1.shrx[6]
.sym 12913 sys1.uart1.shrx[1]
.sym 12920 sys1.uart1.shrx[2]
.sym 12925 sys1.uart1.shrx[7]
.sym 12936 sys1.uart1.shrx[8]
.sym 12943 sys1.uart1.shrx[0]
.sym 12951 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 12952 clk_$glb_clk
.sym 12954 sys1.ove0
.sym 12955 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 12956 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3
.sym 12957 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 12958 sys1.uart0.ove_SB_LUT4_I0_I1
.sym 12959 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12960 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I1
.sym 12961 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12969 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 12972 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I2
.sym 12973 sys1.uart0.dv_SB_LUT4_I2_O
.sym 12974 sys1.uart0.divider[8]
.sym 12978 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 12979 sys1.uart1_do[2]
.sym 12980 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 12981 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12982 sys1.cpu.regsQ1[18]
.sym 12983 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I3
.sym 12984 sys1.irqen[2]
.sym 12986 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 12987 sys1.ove0
.sym 12988 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I3
.sym 12989 sys1.ca[9]
.sym 12996 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0
.sym 12999 sys1.uart0_do[1]
.sym 13001 sys1.uart0.dv_SB_DFFE_Q_E
.sym 13003 sys1.uart1_do[6]
.sym 13004 sys1.uart1_do[1]
.sym 13006 sys1.uwrtx0
.sym 13007 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13008 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13012 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 13013 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 13014 sys1.uart0.shrx[1]
.sym 13015 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 13017 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 13022 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13023 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 13029 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13030 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13035 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13037 sys1.uart0_do[1]
.sym 13040 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 13047 sys1.uart0.dv_SB_DFFE_Q_E
.sym 13055 sys1.uart0.shrx[1]
.sym 13059 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13061 sys1.uwrtx0
.sym 13065 sys1.uart1_do[6]
.sym 13067 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 13070 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 13071 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 13072 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0
.sym 13073 sys1.uart1_do[1]
.sym 13074 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 13075 clk_$glb_clk
.sym 13077 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13078 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 13079 sys1.cpu.rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13080 sys1.uart0.rxst0
.sym 13081 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 13082 sys1.uart1.ove_SB_LUT4_I3_I1
.sym 13083 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 13084 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2
.sym 13086 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13087 sys1.cdo[4]
.sym 13088 sys1.cpu.regsQ1[4]
.sym 13089 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13090 sys1.cpu.regs[10][4]
.sym 13091 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 13092 sys1.dout_spi_ICE[0]
.sym 13093 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13094 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13096 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13100 $PACKER_GND_NET
.sym 13102 sys1.cpu.regsQ1[20]
.sym 13103 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13104 sys1.uart2.stopb_SB_LUT4_I1_O
.sym 13105 sys1.uart0.ove_SB_LUT4_I0_I1
.sym 13106 sys1.cpu.mmode
.sym 13109 sys1.uart1.stopb_SB_LUT4_I3_O
.sym 13110 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13111 EN_5V_M4_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 13118 sys1.cpu.regsQ1[20]
.sym 13120 sys1.uart1.stopb
.sym 13122 sys1.uart1.ove_SB_LUT4_I3_I2
.sym 13123 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I2
.sym 13127 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I2
.sym 13130 sys1.cpu.mmode
.sym 13131 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I2
.sym 13132 sys1.cpu.regsQ1[6]
.sym 13133 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I3
.sym 13136 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 13137 sys1.cpu.regsQ1[19]
.sym 13138 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I2
.sym 13139 sys1.uart1_do[2]
.sym 13140 sys1.cpu.regsQ1[5]
.sym 13142 sys1.cpu.regsQ1[18]
.sym 13143 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I3
.sym 13145 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I3
.sym 13146 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 13147 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I3
.sym 13148 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I3
.sym 13149 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I2
.sym 13151 sys1.uart1.stopb
.sym 13153 sys1.uart1.ove_SB_LUT4_I3_I2
.sym 13157 sys1.cpu.mmode
.sym 13158 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I3
.sym 13159 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I2
.sym 13160 sys1.cpu.regsQ1[5]
.sym 13164 sys1.uart1_do[2]
.sym 13166 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 13169 sys1.cpu.mmode
.sym 13170 sys1.cpu.regsQ1[20]
.sym 13171 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I3
.sym 13172 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I2
.sym 13175 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I3
.sym 13176 sys1.cpu.mmode
.sym 13177 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I2
.sym 13178 sys1.cpu.regsQ1[19]
.sym 13187 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I3
.sym 13188 sys1.cpu.mmode
.sym 13189 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I2
.sym 13190 sys1.cpu.regsQ1[18]
.sym 13193 sys1.cpu.regsQ1[6]
.sym 13194 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I2
.sym 13195 sys1.cpu.mmode
.sym 13196 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I3
.sym 13197 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 13198 clk_$glb_clk
.sym 13199 reset_$glb_sr
.sym 13200 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.sym 13201 sys1.cpu.rdata_SB_LUT4_O_29_I1
.sym 13202 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 13203 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 13204 sys1.uart0_do[4]
.sym 13205 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.sym 13206 sys1.uart0.ove_SB_LUT4_I0_O
.sym 13207 sys1.cpu.rdata_SB_LUT4_O_28_I3
.sym 13213 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 13214 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13216 sys1.cpu.PC0[5]
.sym 13218 sys1.uart1.ove_SB_LUT4_I3_I2
.sym 13219 EN_1V4_M4_SB_LUT4_I1_I3
.sym 13221 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 13222 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13224 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 13225 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 13226 sys1.cpu.regsQ1[5]
.sym 13227 EN_5V_UP_SB_LUT4_I2_O
.sym 13228 EN_5V_M4_SB_DFFESR_Q_D
.sym 13229 sys1.uart1_do[5]
.sym 13230 sys1.uart0.divider[0]
.sym 13234 LORA_BUSY_SB_LUT4_I2_I0
.sym 13235 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 13241 sys1.uart0_do[6]
.sym 13242 sys1.uart0_do[3]
.sym 13243 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13244 sys1.uart0_do[2]
.sym 13246 sys1.uart0.stopb
.sym 13247 sys1.uart0.cntbit[0]
.sym 13248 sys1.uart0.divider[0]
.sym 13249 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13251 EN_5V_M4_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 13253 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 13254 sys1.uart0.divrx[0]
.sym 13256 sys1.uart0_do[7]
.sym 13257 sys1.uart0.stopb_SB_LUT4_I3_O
.sym 13258 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13261 sys1.uart0.rrxd[0]
.sym 13262 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 13263 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13264 sys1.uart1_do[7]
.sym 13265 sys1.uart0.ove_SB_LUT4_I0_I1
.sym 13267 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 13269 sys1.uart1.stopb_SB_LUT4_I3_O
.sym 13271 EN_5V_M4_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 13275 sys1.uart0.stopb
.sym 13277 sys1.uart0.ove_SB_LUT4_I0_I1
.sym 13281 sys1.uart0.rrxd[0]
.sym 13286 sys1.uart0.stopb_SB_LUT4_I3_O
.sym 13287 sys1.uart0_do[3]
.sym 13288 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13289 sys1.uart1.stopb_SB_LUT4_I3_O
.sym 13292 sys1.uart0_do[2]
.sym 13293 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13294 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 13295 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13298 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13299 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 13300 sys1.uart0_do[7]
.sym 13301 sys1.uart1_do[7]
.sym 13304 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 13305 sys1.uart0.divrx[0]
.sym 13306 sys1.uart0.divider[0]
.sym 13311 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13312 sys1.uart0.cntbit[0]
.sym 13313 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13316 EN_5V_M4_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 13317 sys1.uart0_do[6]
.sym 13318 EN_5V_M4_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 13319 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13321 clk_$glb_clk
.sym 13323 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 13324 sys1.cpu.rdata_SB_LUT4_O_26_I2
.sym 13325 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 13326 EN_1V4_M4_SB_LUT4_I1_O
.sym 13327 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 13328 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 13329 sys1.cpu.rdata_SB_LUT4_O_24_I3
.sym 13330 sys1.irqvect[6][3]
.sym 13333 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 13335 sys1.uart0_do[0]
.sym 13337 EN_5V_M4_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 13339 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13340 sys1.cpu.aluIn1[4]
.sym 13344 sys1.dout_spi_ICE[0]
.sym 13347 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 13348 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 13349 sys1.cpu.PC0[20]
.sym 13350 sys1.cpu.rdata_SB_LUT4_O_30_I2
.sym 13351 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 13353 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 13354 sys1.irqen[4]
.sym 13355 sys1.dout_spi_ICE[5]
.sym 13356 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 13358 sys1.cpu.regs[7][4]
.sym 13379 sys1.uart2.shrx[5]
.sym 13382 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 13383 sys1.uart2.shrx[7]
.sym 13424 sys1.uart2.shrx[7]
.sym 13433 sys1.uart2.shrx[5]
.sym 13443 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 13444 clk_$glb_clk
.sym 13446 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 13447 sys1.uart2.ove_SB_LUT4_I3_O
.sym 13448 sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13449 sys1.uart2.dv_SB_DFFE_Q_E
.sym 13450 sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 13451 sys1.ove2
.sym 13452 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13453 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 13454 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 13455 sys1.cdo_SB_LUT4_O_9_I1
.sym 13460 sys1.cdo[3]
.sym 13461 sys1.cdo[2]
.sym 13463 EN_1V4_M4$SB_IO_OUT
.sym 13464 EN_1V4_M4_SB_LUT4_I1_I3
.sym 13465 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I3
.sym 13466 LORA_BUSY_SB_LUT4_I2_I0
.sym 13467 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 13469 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 13470 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 13471 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0
.sym 13472 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 13473 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 13474 sys1.cpu.regsQ1[18]
.sym 13475 LORA_DIO1_SB_LUT4_I1_I2
.sym 13476 sys1.irqen[2]
.sym 13478 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 13479 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 13480 sys1.cpu.regsD[6]
.sym 13481 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 13490 EN_5V_M4_SB_LUT4_I3_I0
.sym 13493 EN_5V_M4_SB_LUT4_I3_I1
.sym 13495 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 13498 EN_5V_M4$SB_IO_OUT
.sym 13499 sys1.cpu.IR[20]
.sym 13501 sys1.cpu.regs[3][4]
.sym 13507 sys1.cpu.regsD[4]
.sym 13511 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 13513 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 13514 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 13516 sys1.uart2_do[4]
.sym 13518 sys1.cpu.regs[7][4]
.sym 13528 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 13529 sys1.uart2_do[4]
.sym 13532 sys1.cpu.regs[7][4]
.sym 13533 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 13535 sys1.cpu.regs[3][4]
.sym 13539 sys1.cpu.regsD[4]
.sym 13550 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 13551 EN_5V_M4$SB_IO_OUT
.sym 13552 EN_5V_M4_SB_LUT4_I3_I0
.sym 13553 EN_5V_M4_SB_LUT4_I3_I1
.sym 13557 sys1.cpu.IR[20]
.sym 13566 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 13567 clk_$glb_clk
.sym 13569 sys1.cpu.regs[13][7]
.sym 13570 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 13571 sys1.cpu.regsQ2_SB_LUT4_O_4_I3
.sym 13572 sys1.cpu.aluIn1_SB_LUT4_O_23_I0
.sym 13573 sys1.cpu.regs[13][6]
.sym 13574 sys1.cpu.regsQ1_SB_LUT4_O_29_I3
.sym 13575 sys1.cpu.aluIn1_SB_LUT4_O_4_I0
.sym 13576 sys1.cpu.regs[13][8]
.sym 13581 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 13582 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13583 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 13584 sys1.uart2.dv_SB_DFFE_Q_E
.sym 13585 sys1.uart2.ove_SB_LUT4_I3_I1
.sym 13586 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 13593 sys1.cpu.regs[2][4]
.sym 13594 sys1.cpu.regsQ1[20]
.sym 13595 EN_5V_M4_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 13596 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13597 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13598 sys1.dout_spi_ICE[11]
.sym 13599 sys1.cdo[4]
.sym 13600 sys1.cpu.regs[2][4]
.sym 13601 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13602 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13603 sys1.uart2.stopb_SB_LUT4_I1_O
.sym 13611 sys1.cpu.regs[11][4]
.sym 13613 M2_ON_OFF$SB_IO_OUT
.sym 13615 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 13616 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13618 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13619 sys1.cpu.regsQ2_SB_LUT4_O_4_I2
.sym 13620 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13621 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 13624 sys1.cpu.regsD[4]
.sym 13626 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 13628 sys1.tcount[4]
.sym 13630 sys1.cpu.regs[10][4]
.sym 13631 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 13632 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 13635 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 13636 sys1.cpu.regsQ2_SB_LUT4_O_4_I3
.sym 13639 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 13640 sys1.cpu.regsD[6]
.sym 13643 sys1.cpu.regs[10][4]
.sym 13644 sys1.cpu.regs[11][4]
.sym 13645 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 13646 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 13649 sys1.cpu.regsQ2_SB_LUT4_O_4_I3
.sym 13650 sys1.cpu.regsQ2_SB_LUT4_O_4_I2
.sym 13652 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 13663 sys1.cpu.regsD[4]
.sym 13667 sys1.tcount[4]
.sym 13668 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 13669 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13670 M2_ON_OFF$SB_IO_OUT
.sym 13673 sys1.cpu.regsD[6]
.sym 13679 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 13680 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 13681 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 13682 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13685 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13686 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 13687 sys1.cpu.regsQ2_SB_LUT4_O_4_I3
.sym 13688 sys1.cpu.regsQ2_SB_LUT4_O_4_I2
.sym 13689 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 13690 clk_$glb_clk
.sym 13692 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0
.sym 13693 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I3
.sym 13694 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13695 sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 13696 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 13697 sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.sym 13698 sys1.cpu.regs[4][4]
.sym 13699 sys1.cpu.regsQ1_SB_LUT4_O_27_I3
.sym 13700 sys1.cpu.PCci[20]
.sym 13701 sys1.cdo[12]
.sym 13704 sys1.cdo[12]
.sym 13706 sys1.cdo[2]
.sym 13707 sys1.irqen[4]
.sym 13708 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 13709 sys1.cdo[2]
.sym 13710 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13715 sys1.cpu.regs[0][5]
.sym 13716 sys1.cpu.regs[1][6]
.sym 13717 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 13718 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 13719 EN_5V_M4_SB_DFFESR_Q_D
.sym 13720 sys1.cpu.regsQ1[4]
.sym 13722 sys1.cpu.regsQ1[5]
.sym 13723 EN_5V_UP_SB_LUT4_I2_O
.sym 13724 sys1.cdo[2]
.sym 13725 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 13726 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 13727 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 13733 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 13734 sys1.cpu.regs[1][6]
.sym 13736 sys1.cpu.aluIn1_SB_LUT4_O_23_I0
.sym 13737 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 13738 sys1.cpu.regs[5][6]
.sym 13740 sys1.cpu.regsQ1_SB_LUT4_O_29_I2
.sym 13741 sys1.cpu.opvalid
.sym 13742 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 13745 sys1.cpu.regs[4][6]
.sym 13746 sys1.cpu.regsQ1_SB_LUT4_O_29_I3
.sym 13749 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 13750 sys1.cpu.regs[10][4]
.sym 13751 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 13752 sys1.cpu.regsD[6]
.sym 13753 sys1.cpu.regs[2][4]
.sym 13755 sys1.cpu.IR[15]
.sym 13757 sys1.cpu.regs[6][4]
.sym 13758 sys1.cpu.regs[9][6]
.sym 13759 sys1.cpu.regs[0][6]
.sym 13760 sys1.cpu.regs[11][4]
.sym 13763 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 13766 sys1.cpu.regs[2][4]
.sym 13767 sys1.cpu.regs[6][4]
.sym 13768 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 13772 sys1.cpu.regsD[6]
.sym 13778 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 13779 sys1.cpu.regs[1][6]
.sym 13780 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 13781 sys1.cpu.regs[0][6]
.sym 13784 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 13785 sys1.cpu.regs[11][4]
.sym 13786 sys1.cpu.regs[10][4]
.sym 13787 sys1.cpu.IR[15]
.sym 13790 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 13791 sys1.cpu.regs[5][6]
.sym 13792 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 13793 sys1.cpu.regs[4][6]
.sym 13796 sys1.cpu.regsQ1_SB_LUT4_O_29_I2
.sym 13797 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 13798 sys1.cpu.aluIn1_SB_LUT4_O_23_I0
.sym 13799 sys1.cpu.regsQ1_SB_LUT4_O_29_I3
.sym 13802 sys1.cpu.regsQ1_SB_LUT4_O_29_I3
.sym 13803 sys1.cpu.regsQ1_SB_LUT4_O_29_I2
.sym 13809 sys1.cpu.IR[15]
.sym 13810 sys1.cpu.opvalid
.sym 13811 sys1.cpu.regs[9][6]
.sym 13812 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 13813 clk_$glb_clk
.sym 13815 sys1.cpu.regs[6][4]
.sym 13816 sys1.cpu.regs[6][6]
.sym 13817 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13818 sys1.cpu.regsQ1_SB_LUT4_O_27_I2
.sym 13819 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13820 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I2
.sym 13821 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13822 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13824 sys1.cpu.regsD[4]
.sym 13825 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 13826 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 13828 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 13830 sys1.cpu.regsD[4]
.sym 13831 $PACKER_GND_NET
.sym 13832 sys1.cdo[2]
.sym 13833 sys1.cpu.regsQ1[6]
.sym 13834 sys1.cpu.regsD[5]
.sym 13835 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 13836 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I2
.sym 13837 sys1.cdo[2]
.sym 13838 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13839 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 13840 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 13841 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 13842 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 13843 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 13844 sys1.cpu.PC[18]
.sym 13845 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 13846 sys1.dout_spi_ICE[5]
.sym 13849 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 13850 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 13856 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13857 sys1.cpu.regs[9][6]
.sym 13858 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13859 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 13861 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 13862 sys1.uart2.shrx[4]
.sym 13865 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13866 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 13867 sys1.cpu.regs[8][6]
.sym 13869 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 13870 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13872 sys1.cpu.opvalid
.sym 13874 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 13876 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13877 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 13880 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 13881 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13883 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13884 sys1.cpu.IR[15]
.sym 13885 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 13886 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13887 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13889 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13890 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 13891 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13892 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 13895 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 13896 sys1.cpu.regs[8][6]
.sym 13897 sys1.cpu.IR[15]
.sym 13898 sys1.cpu.opvalid
.sym 13901 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13902 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 13903 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13904 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13907 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 13908 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 13909 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 13910 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 13915 sys1.uart2.shrx[4]
.sym 13925 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 13926 sys1.cpu.regs[9][6]
.sym 13927 sys1.cpu.regs[8][6]
.sym 13928 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 13931 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 13932 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13934 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 13935 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 13936 clk_$glb_clk
.sym 13941 sys1.dout_spi_ICE[23]
.sym 13942 sys1.cpu.rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I1
.sym 13943 sys1.cpu.rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 13944 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0
.sym 13945 sys1.uart2.stopb_SB_LUT4_I1_O
.sym 13949 sys1.cdo[2]
.sym 13951 sys1.cpu.regs[4][6]
.sym 13952 sys1.cdo[3]
.sym 13953 sys1.dout_spi_ICE[6]
.sym 13954 sys1.cpu.regsD[4]
.sym 13955 sys1.cpu.regsD[6]
.sym 13957 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 13960 sys1.cpu.regsD[6]
.sym 13961 sys1.cdo[6]
.sym 13962 sys1.cpu.aluIn1[5]
.sym 13963 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 13964 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 13965 sys1.cpu.regsQ1[18]
.sym 13966 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 13967 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0
.sym 13969 sys1.cpu.regsD[5]
.sym 13970 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 13971 sys1.tcount[24]
.sym 13972 sys1.cpu.regs[13][5]
.sym 13973 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 13981 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 13982 sys1.uart2.shrx[6]
.sym 13985 sys1.uart2.shrx[4]
.sym 13987 sys1.tcount[6]
.sym 13988 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13989 sys1.uart2.shrx[3]
.sym 13990 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 13991 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 13992 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13993 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 13995 sys1.uart2.shrx[7]
.sym 13997 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 13998 sys1.uart2_do[6]
.sym 14000 sys1.uart2.shrx[5]
.sym 14005 sys1.uart2.shrx[8]
.sym 14015 sys1.uart2.shrx[8]
.sym 14018 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 14019 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14020 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14021 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14024 sys1.uart2.shrx[4]
.sym 14031 sys1.uart2.shrx[7]
.sym 14036 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 14037 sys1.uart2_do[6]
.sym 14038 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14039 sys1.tcount[6]
.sym 14044 sys1.uart2.shrx[6]
.sym 14049 sys1.uart2.shrx[5]
.sym 14056 sys1.uart2.shrx[3]
.sym 14058 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 14059 clk_$glb_clk
.sym 14061 sys1.uart2_do[3]
.sym 14062 sys1.uart2_do[2]
.sym 14063 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14064 sys1.uart2_do[6]
.sym 14065 sys1.uart2.stopb
.sym 14066 sys1.cpu.regsQ1[5]
.sym 14067 sys1.cpu.aluIn1[5]
.sym 14068 sys1.cpu.rdata_SB_LUT4_O_28_I3_SB_LUT4_O_I3
.sym 14069 ICE_LED2$SB_IO_OUT
.sym 14072 ICE_LED2$SB_IO_OUT
.sym 14073 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 14074 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14075 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 14076 sys1.cpu.regsD[6]
.sym 14077 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 14078 sys1.cpu.regsD[3]
.sym 14080 sys1.dout_spi_ICE[0]
.sym 14081 sys1.owr[2]
.sym 14083 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 14084 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 14086 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14087 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 14088 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14089 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14090 sys1.cpu.aluIn1[5]
.sym 14091 sys1.dout_spi_ICE[11]
.sym 14092 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 14093 sys1.cpu.regsQ1[20]
.sym 14095 sys1.uart2.stopb_SB_LUT4_I1_O
.sym 14096 sys1.uart2.shrx[2]
.sym 14102 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 14104 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14105 sys1.cpu.IR[15]
.sym 14106 sys1.cpu.regsQ1_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14107 sys1.cpu.regs[2][5]
.sym 14108 sys1.cpu.regsD[5]
.sym 14109 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 14110 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14111 sys1.cpu.regs[0][5]
.sym 14112 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 14113 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 14115 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.sym 14116 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I1
.sym 14117 sys1.cpu.regsQ1_SB_LUT4_O_28_I3_SB_LUT4_O_I2
.sym 14118 sys1.cpu.regs[11][5]
.sym 14120 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14123 sys1.cpu.regs[14][5]
.sym 14125 sys1.cpu.regs[1][5]
.sym 14126 sys1.cpu.regs[10][5]
.sym 14127 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 14129 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 14131 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 14132 sys1.cpu.regsQ1_SB_LUT4_O_28_I3_SB_LUT4_O_I3
.sym 14135 sys1.cpu.regsQ1_SB_LUT4_O_28_I3_SB_LUT4_O_I2
.sym 14136 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 14137 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 14138 sys1.cpu.regsQ1_SB_LUT4_O_28_I3_SB_LUT4_O_I3
.sym 14141 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 14142 sys1.cpu.regs[0][5]
.sym 14143 sys1.cpu.regs[1][5]
.sym 14144 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 14147 sys1.cpu.regs[11][5]
.sym 14148 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 14149 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 14150 sys1.cpu.regs[10][5]
.sym 14153 sys1.cpu.regs[10][5]
.sym 14154 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 14155 sys1.cpu.IR[15]
.sym 14156 sys1.cpu.regs[11][5]
.sym 14160 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 14161 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14162 sys1.cpu.regs[14][5]
.sym 14168 sys1.cpu.regsD[5]
.sym 14171 sys1.cpu.regsQ1_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14172 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14173 sys1.cpu.regs[0][5]
.sym 14174 sys1.cpu.regs[2][5]
.sym 14177 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I1
.sym 14178 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 14179 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14180 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.sym 14181 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 14182 clk_$glb_clk
.sym 14184 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I2
.sym 14185 sys1.cpu.regsQ1[3]
.sym 14186 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 14187 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14188 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14189 sys1.cpu.regs[9][3]
.sym 14190 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14191 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14192 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 14193 sys1.uart2.shrx[8]
.sym 14194 sys1.uart2.shrx[8]
.sym 14196 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 14198 sys1.cdo[2]
.sym 14199 sys1.cpu.IR[15]
.sym 14201 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 14203 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 14204 sys1.cpu.regs[11][4]
.sym 14205 sys1.cpu.aluIn1_SB_LUT4_O_21_I0
.sym 14206 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 14207 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 14208 LORA_DIO1_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 14209 EN_5V_UP$SB_IO_OUT
.sym 14210 EN_5V_UP_SB_LUT4_I2_O
.sym 14211 sys1.cpu.regs[1][5]
.sym 14212 sys1.cpu.regs[10][5]
.sym 14213 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 14214 sys1.cpu.regsQ1[5]
.sym 14215 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 14217 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 14218 sys1.cdo[2]
.sym 14219 EN_5V_M4_SB_DFFESR_Q_D
.sym 14226 sys1.cpu.regs[1][3]
.sym 14227 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 14229 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 14230 sys1.cpu.regs[7][3]
.sym 14231 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 14232 sys1.cpu.regs[14][5]
.sym 14233 sys1.cpu.regsD[3]
.sym 14235 sys1.cpu.regs[7][5]
.sym 14236 sys1.cpu.regs[5][5]
.sym 14238 sys1.cpu.regs[5][3]
.sym 14239 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 14240 sys1.cpu.regs[1][5]
.sym 14241 sys1.cpu.regs[3][3]
.sym 14242 sys1.cpu.regs[3][5]
.sym 14243 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 14246 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 14248 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14249 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14250 sys1.cpu.regsQ1_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14253 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14254 sys1.cpu.regsQ1_SB_LUT4_O_28_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14255 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14259 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14260 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 14261 sys1.cpu.regs[14][5]
.sym 14264 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14265 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 14266 sys1.cpu.regs[7][3]
.sym 14267 sys1.cpu.regs[5][3]
.sym 14271 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 14272 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 14273 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 14276 sys1.cpu.regs[1][3]
.sym 14277 sys1.cpu.regs[3][3]
.sym 14278 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14279 sys1.cpu.regsQ1_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14283 sys1.cpu.regsD[3]
.sym 14288 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14289 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 14290 sys1.cpu.regs[7][5]
.sym 14291 sys1.cpu.regs[5][5]
.sym 14294 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 14295 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14296 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 14297 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14300 sys1.cpu.regs[3][5]
.sym 14301 sys1.cpu.regsQ1_SB_LUT4_O_28_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14302 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14303 sys1.cpu.regs[1][5]
.sym 14304 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 14305 clk_$glb_clk
.sym 14307 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 14308 sys1.cpu.rdata_SB_LUT4_O_20_I2_SB_LUT4_O_I1
.sym 14309 sys1.cpu.rdata_SB_LUT4_O_20_I2
.sym 14310 sys1.uart2.shrx[0]
.sym 14311 sys1.uart2.shrx[1]
.sym 14312 LORA_DIO1_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 14313 LORA_DIO1_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 14314 EN_5V_UP_SB_LUT4_I2_O
.sym 14315 sys1.cpu.rdata_SB_LUT4_O_8_I0
.sym 14316 sys1.cpu.PC0[2]
.sym 14318 sys1.cpu.regsQ1[19]
.sym 14319 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 14321 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 14323 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I2
.sym 14324 sys1.cdo[2]
.sym 14325 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 14326 sys1.cpu.regs[5][3]
.sym 14327 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 14328 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 14329 sys1.cpu.regsD[3]
.sym 14331 sys1.cpu.regsD[23]
.sym 14332 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 14333 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 14334 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14335 sys1.cpu.regs[1][23]
.sym 14336 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 14337 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 14338 sys1.uart2_do[1]
.sym 14339 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14340 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 14341 sys1.tcount[11]
.sym 14349 sys1.cpu.regsD[23]
.sym 14350 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14351 sys1.cpu.regsQ1_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 14353 sys1.cpu.regsQ1_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14356 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14357 sys1.cpu.regs[1][3]
.sym 14359 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 14361 sys1.cpu.regsQ1_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.sym 14362 sys1.cpu.regsD[3]
.sym 14363 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 14364 sys1.tcount[0]
.sym 14366 sys1.cpu.regsD[5]
.sym 14367 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 14368 sys1.cpu.regs[2][3]
.sym 14369 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 14372 sys1.cpu.regs[5][3]
.sym 14373 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 14374 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 14377 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 14378 sys1.cpu.regs[0][3]
.sym 14381 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14389 sys1.cpu.regsD[3]
.sym 14393 sys1.tcount[0]
.sym 14394 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14395 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 14396 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 14399 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 14400 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 14401 sys1.cpu.regs[5][3]
.sym 14402 sys1.cpu.regs[1][3]
.sym 14405 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 14406 sys1.cpu.regsQ1_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 14407 sys1.cpu.regsQ1_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.sym 14408 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 14411 sys1.cpu.regsQ1_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 14412 sys1.cpu.regs[2][3]
.sym 14413 sys1.cpu.regs[0][3]
.sym 14414 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14418 sys1.cpu.regsD[23]
.sym 14424 sys1.cpu.regsD[5]
.sym 14427 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 14428 clk_$glb_clk
.sym 14430 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 14431 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14432 sys1.cpu.regsQ1_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14433 sys1.cpu.regsQ1_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 14434 sys1.cpu.regs[7][23]
.sym 14435 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14436 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14437 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14438 LORA_DIO1$SB_IO_IN
.sym 14442 sys1.dout_spi_ICE[19]
.sym 14443 EN_5V_UP$SB_IO_OUT
.sym 14446 sys1.dout_spi_LORA[7]
.sym 14447 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 14448 sys1.tcount[1]
.sym 14453 sys1.cdi[20]
.sym 14454 sys1.cpu.regs[2][3]
.sym 14455 sys1.cpu.regs[6][23]
.sym 14456 sys1.tcount[18]
.sym 14457 sys1.cpu.regsD[5]
.sym 14458 sys1.tcount[24]
.sym 14459 sys1.cpu.regsQ1_SB_LUT4_O_30_I3
.sym 14460 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 14461 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 14462 sys1.cpu.regsD[3]
.sym 14463 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 14464 sys1.cpu.regsQ1[18]
.sym 14472 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 14474 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 14475 sys1.uart2.shrx[1]
.sym 14476 sys1.tcount[3]
.sym 14477 sys1.tcount[23]
.sym 14479 sys1.tcount[0]
.sym 14480 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_I1
.sym 14482 sys1.uart2.shrx[0]
.sym 14483 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I0
.sym 14484 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 14486 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 14487 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 14488 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 14489 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 14490 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 14491 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 14498 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 14499 ICE_LED1_SB_LUT4_I0_I3
.sym 14501 sys1.tcount[14]
.sym 14502 sys1.tcount[2]
.sym 14507 ICE_LED1_SB_LUT4_I0_I3
.sym 14511 sys1.uart2.shrx[1]
.sym 14518 sys1.uart2.shrx[0]
.sym 14522 sys1.tcount[14]
.sym 14523 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_I1
.sym 14524 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 14525 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 14529 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 14530 sys1.tcount[2]
.sym 14535 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 14536 sys1.tcount[3]
.sym 14540 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 14541 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 14542 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 14543 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I0
.sym 14546 sys1.tcount[0]
.sym 14547 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 14548 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 14549 sys1.tcount[23]
.sym 14550 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 14551 clk_$glb_clk
.sym 14553 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14554 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14555 sys1.cpu.regsQ1_SB_LUT4_O_10_I3
.sym 14556 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 14557 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 14558 sys1.cpu.regs[10][3]
.sym 14559 sys1.cpu.regs[10][5]
.sym 14560 sys1.cpu.regsQ1_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 14561 sys1.cpu.regsQ1[4]
.sym 14562 sys1.cdo[4]
.sym 14565 sys1.cpu.regs[12][3]
.sym 14567 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I2
.sym 14568 L_TX_SB_LUT4_I0_O
.sym 14570 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 14571 sys1.cpu.regs[0][23]
.sym 14572 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 14574 sys1.cpu.regs[12][4]
.sym 14576 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 14577 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14578 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14579 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 14580 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 14581 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 14582 sys1.cpu.aluIn1[5]
.sym 14583 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 14584 sys1.cpu.regsQ1[20]
.sym 14585 ICE_LED1_SB_LUT4_I0_I3
.sym 14586 sys1.cpu.regsD[16]
.sym 14587 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 14588 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 14594 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O
.sym 14596 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 14597 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 14598 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14599 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 14600 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 14601 sys1.tcount[15]
.sym 14602 ICE_LED1_SB_LUT4_I0_I3
.sym 14603 sys1.cpu.regsD[23]
.sym 14605 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 14606 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 14607 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 14608 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 14609 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 14610 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14611 sys1.cpu.regs[4][23]
.sym 14612 sys1.tcount[29]
.sym 14613 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 14614 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 14615 sys1.tcount[13]
.sym 14616 sys1.tcount[18]
.sym 14617 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 14618 sys1.tcount[24]
.sym 14619 sys1.tcount[1]
.sym 14621 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 14622 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 14623 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 14624 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 14625 sys1.cpu.regs[6][23]
.sym 14627 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O
.sym 14628 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 14629 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 14630 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 14633 sys1.cpu.regs[4][23]
.sym 14634 sys1.cpu.regs[6][23]
.sym 14635 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 14636 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14639 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 14640 sys1.tcount[15]
.sym 14641 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 14642 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 14645 sys1.tcount[15]
.sym 14646 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 14647 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 14648 sys1.tcount[18]
.sym 14651 sys1.tcount[29]
.sym 14652 sys1.tcount[24]
.sym 14653 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 14654 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 14657 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 14658 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 14659 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 14660 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 14663 sys1.tcount[1]
.sym 14664 sys1.tcount[13]
.sym 14665 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 14666 ICE_LED1_SB_LUT4_I0_I3
.sym 14670 sys1.cpu.regsD[23]
.sym 14673 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 14674 clk_$glb_clk
.sym 14676 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14678 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 14679 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 14680 sys1.cpu.regs[10][21]
.sym 14681 sys1.cpu.regs[10][20]
.sym 14682 sys1.cpu.regs[10][23]
.sym 14683 sys1.cpu.regs[10][16]
.sym 14688 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O
.sym 14689 sys1.cpu.regs[0][3]
.sym 14691 sys1.cpu.regs[0][23]
.sym 14692 sys1.cpu.aluIn1[23]
.sym 14694 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 14695 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 14696 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14697 sys1.cpu.rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I1
.sym 14699 sys1.cpu.regsQ1_SB_LUT4_O_10_I3
.sym 14701 sys1.tcount[13]
.sym 14703 sys1.tcount[6]
.sym 14704 LORA_RESET_SB_LUT4_I0_I3
.sym 14705 sys1.cpu.regs[14][23]
.sym 14706 sys1.cpu.regs[11][23]
.sym 14707 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 14708 sys1.cpu.regs[10][5]
.sym 14709 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 14710 sys1.cdo[2]
.sym 14711 EN_5V_M4_SB_DFFESR_Q_D
.sym 14718 sys1.tcount[3]
.sym 14719 sys1.tcount[6]
.sym 14720 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 14721 sys1.tcount[1]
.sym 14722 sys1.tcount[4]
.sym 14723 sys1.tcount[5]
.sym 14724 sys1.tcount[2]
.sym 14726 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 14731 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 14732 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 14733 sys1.tcount[7]
.sym 14740 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 14742 sys1.tcount[0]
.sym 14745 ICE_LED1_SB_LUT4_I0_I3
.sym 14746 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 14747 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 14749 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[1]
.sym 14751 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 14752 sys1.tcount[0]
.sym 14755 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[2]
.sym 14757 sys1.tcount[1]
.sym 14758 ICE_LED1_SB_LUT4_I0_I3
.sym 14761 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[3]
.sym 14763 sys1.tcount[2]
.sym 14764 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 14767 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[4]
.sym 14769 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 14770 sys1.tcount[3]
.sym 14773 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[5]
.sym 14775 sys1.tcount[4]
.sym 14776 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 14779 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[6]
.sym 14781 sys1.tcount[5]
.sym 14782 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 14785 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[7]
.sym 14787 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 14788 sys1.tcount[6]
.sym 14791 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[8]
.sym 14793 sys1.tcount[7]
.sym 14794 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 14799 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14800 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q_SB_LUT4_I2_O
.sym 14801 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 14802 sys1.cpu.regs[9][23]
.sym 14803 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 14804 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I2
.sym 14805 sys1.cpu.regs[9][22]
.sym 14806 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14807 sys1.cpu.regsD[18]
.sym 14808 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 14810 sys1.cpu.regsD[18]
.sym 14812 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 14813 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 14814 sys1.cpu.aluAdder[0]
.sym 14815 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 14816 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 14817 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 14819 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 14822 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 14825 sys1.tcount[11]
.sym 14827 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 14828 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 14829 sys1.tcount[25]
.sym 14831 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 14832 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 14834 sys1.cpu.regsD[23]
.sym 14835 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[8]
.sym 14840 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 14841 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_I1
.sym 14843 sys1.tcount[11]
.sym 14844 sys1.tcount[9]
.sym 14845 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_I1
.sym 14846 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 14847 sys1.tcount[15]
.sym 14848 sys1.tcount[8]
.sym 14851 sys1.tcount[10]
.sym 14853 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 14855 sys1.tcount[14]
.sym 14858 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 14861 sys1.tcount[13]
.sym 14862 sys1.tcount[12]
.sym 14864 LORA_RESET_SB_LUT4_I0_I3
.sym 14868 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 14872 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[9]
.sym 14874 sys1.tcount[8]
.sym 14875 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 14878 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[10]
.sym 14880 sys1.tcount[9]
.sym 14881 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 14884 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[11]
.sym 14886 LORA_RESET_SB_LUT4_I0_I3
.sym 14887 sys1.tcount[10]
.sym 14890 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[12]
.sym 14892 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 14893 sys1.tcount[11]
.sym 14896 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[13]
.sym 14898 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_I1
.sym 14899 sys1.tcount[12]
.sym 14902 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[14]
.sym 14904 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 14905 sys1.tcount[13]
.sym 14908 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[15]
.sym 14910 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_I1
.sym 14911 sys1.tcount[14]
.sym 14914 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[16]
.sym 14916 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 14917 sys1.tcount[15]
.sym 14922 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 14923 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 14924 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 14925 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 14926 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14927 sys1.cpu.regs[2][22]
.sym 14928 sys1.cdo_SB_LUT4_O_6_I3_SB_DFFE_D_Q
.sym 14929 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14931 sys1.cpu.regsD[22]
.sym 14934 sys1.cdo[4]
.sym 14935 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_I1
.sym 14937 sys1.tcount[21]
.sym 14938 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 14939 sys1.tcount[19]
.sym 14941 sys1.tcount[17]
.sym 14942 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 14943 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 14945 sys1.tcount[10]
.sym 14946 sys1.cpu.regs[0][20]
.sym 14947 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 14948 sys1.cpu.regsD[20]
.sym 14951 sys1.cpu.regsD[21]
.sym 14952 sys1.tcount[18]
.sym 14953 sys1.cpu.regsQ1[18]
.sym 14954 sys1.tcount[24]
.sym 14955 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 14956 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 14958 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[16]
.sym 14963 sys1.tcount[23]
.sym 14965 sys1.tcount[17]
.sym 14966 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 14968 sys1.tcount[20]
.sym 14972 sys1.tcount[18]
.sym 14973 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 14974 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 14977 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 14978 sys1.tcount[19]
.sym 14983 sys1.tcount[16]
.sym 14986 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 14988 sys1.tcount[21]
.sym 14989 sys1.tcount[22]
.sym 14991 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 14992 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 14993 sys1.cdo_SB_LUT4_O_6_I3_SB_DFFE_D_Q
.sym 14995 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[17]
.sym 14997 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 14998 sys1.tcount[16]
.sym 15001 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[18]
.sym 15003 sys1.tcount[17]
.sym 15004 sys1.cdo_SB_LUT4_O_6_I3_SB_DFFE_D_Q
.sym 15007 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[19]
.sym 15009 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 15010 sys1.tcount[18]
.sym 15013 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[20]
.sym 15015 sys1.tcount[19]
.sym 15016 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 15019 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[21]
.sym 15021 sys1.tcount[20]
.sym 15022 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 15025 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[22]
.sym 15027 sys1.tcount[21]
.sym 15028 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 15031 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[23]
.sym 15033 sys1.tcount[22]
.sym 15034 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 15037 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[24]
.sym 15039 sys1.tcount[23]
.sym 15040 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 15045 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15046 sys1.cpu.regs[4][22]
.sym 15047 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15048 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15049 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15050 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15051 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15052 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15054 sys1.cdo[27]
.sym 15057 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 15060 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 15061 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 15066 sys1.cpu.regsD[21]
.sym 15067 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 15068 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 15069 sys1.tcount_SB_DFFSR_Q_9_D
.sym 15071 sys1.cpu.regsQ1[20]
.sym 15075 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 15077 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 15079 sys1.cpu.regsD[16]
.sym 15080 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 15081 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[24]
.sym 15086 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 15089 sys1.tcount[26]
.sym 15090 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 15093 sys1.tcount[30]
.sym 15096 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 15098 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 15099 sys1.tcount[28]
.sym 15101 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 15102 sys1.tcount[31]
.sym 15103 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 15104 sys1.tcount[27]
.sym 15106 sys1.tcount[25]
.sym 15112 sys1.tcount[29]
.sym 15114 sys1.tcount[24]
.sym 15115 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 15116 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 15118 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[25]
.sym 15120 sys1.tcount[24]
.sym 15121 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 15124 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[26]
.sym 15126 sys1.tcount[25]
.sym 15127 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 15130 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[27]
.sym 15132 sys1.tcount[26]
.sym 15133 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 15136 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[28]
.sym 15138 sys1.tcount[27]
.sym 15139 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 15142 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[29]
.sym 15144 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 15145 sys1.tcount[28]
.sym 15148 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[30]
.sym 15150 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 15151 sys1.tcount[29]
.sym 15154 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_CARRY_I1_CO[31]
.sym 15156 sys1.tcount[30]
.sym 15157 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 15160 $nextpnr_ICESTORM_LC_72$I3
.sym 15162 sys1.tcount[31]
.sym 15163 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 15168 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15169 sys1.cpu.regs[8][22]
.sym 15171 sys1.cpu.aluIn1[20]
.sym 15172 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15173 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15174 sys1.cpu.regs[8][16]
.sym 15175 sys1.cpu.regsQ1[20]
.sym 15177 sys1.cdo[12]
.sym 15184 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 15185 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 15190 sys1.cpu.regsD[20]
.sym 15192 sys1.cpu.regs[11][16]
.sym 15193 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 15194 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 15195 sys1.cpu.regs[14][20]
.sym 15196 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 15199 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 15200 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 15202 sys1.cdo[2]
.sym 15204 $nextpnr_ICESTORM_LC_72$I3
.sym 15216 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 15217 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 15219 sys1.cpu.regsD[22]
.sym 15220 sys1.cpu.regsD[20]
.sym 15221 sys1.cpu.regsD[21]
.sym 15223 sys1.tcount_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 15225 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 15227 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 15229 sys1.tcount_SB_DFFSR_Q_9_D
.sym 15233 sys1.tcount_SB_DFFSR_Q_7_D
.sym 15234 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 15235 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 15237 sys1.tcount_SB_DFFSR_Q_1_D
.sym 15238 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I2_O
.sym 15239 sys1.cpu.regsD[16]
.sym 15245 $nextpnr_ICESTORM_LC_72$I3
.sym 15248 sys1.cpu.regsD[21]
.sym 15256 sys1.cpu.regsD[20]
.sym 15262 sys1.cpu.regsD[22]
.sym 15269 sys1.cpu.regsD[16]
.sym 15272 sys1.tcount_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 15273 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 15274 sys1.tcount_SB_DFFSR_Q_1_D
.sym 15275 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 15278 sys1.tcount_SB_DFFSR_Q_9_D
.sym 15279 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 15281 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 15284 sys1.tcount_SB_DFFSR_Q_7_D
.sym 15285 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 15286 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 15287 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I2_O
.sym 15288 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 15289 clk_$glb_clk
.sym 15291 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15292 sys1.cpu.regs[9][16]
.sym 15293 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 15294 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15295 sys1.cpu.aluIn1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15296 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15297 sys1.cpu.aluIn1_SB_LUT4_O_8_I1
.sym 15298 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15300 sys1.cpu.aluAdder[2]
.sym 15304 sys1.cpu.IR[15]
.sym 15306 sys1.cpu.regs[0][21]
.sym 15308 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 15310 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 15312 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 15313 sys1.cpu.regs[14][20]
.sym 15315 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15316 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 15317 sys1.cpu.regs[13][20]
.sym 15320 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15321 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15322 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 15323 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15326 sys1.cpu.aluIn1[21]
.sym 15332 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15333 sys1.cpu.aluIn1_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 15334 sys1.cpu.regsD[21]
.sym 15335 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15336 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15338 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 15339 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 15340 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15341 sys1.cpu.regs[12][21]
.sym 15344 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 15345 sys1.cpu.aluIn1_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 15347 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.sym 15348 sys1.cpu.regsQ1_SB_LUT4_O_12_I2
.sym 15350 sys1.cpu.regs[13][21]
.sym 15353 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15354 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 15355 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 15356 sys1.cpu.IR[15]
.sym 15357 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 15359 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 15360 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 15361 sys1.cpu.regsQ1_SB_LUT4_O_12_I3
.sym 15365 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.sym 15366 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 15367 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 15368 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 15371 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15372 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15373 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15374 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 15377 sys1.cpu.regsQ1_SB_LUT4_O_12_I2
.sym 15379 sys1.cpu.regsQ1_SB_LUT4_O_12_I3
.sym 15383 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 15384 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 15385 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15386 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 15389 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 15390 sys1.cpu.aluIn1_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 15391 sys1.cpu.aluIn1_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 15392 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 15395 sys1.cpu.IR[15]
.sym 15396 sys1.cpu.regs[13][21]
.sym 15398 sys1.cpu.regs[12][21]
.sym 15401 sys1.cpu.regsD[21]
.sym 15407 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 15408 sys1.cpu.regs[13][21]
.sym 15410 sys1.cpu.regs[12][21]
.sym 15411 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 15412 clk_$glb_clk
.sym 15414 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 15415 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15416 sys1.cpu.regs[13][21]
.sym 15417 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15418 sys1.cpu.regs[13][2]
.sym 15419 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15420 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 15421 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15422 sys1.cdo[2]
.sym 15425 sys1.cdo[2]
.sym 15426 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 15430 sys1.cpu.regsD[22]
.sym 15432 sys1.cpu.regsD[20]
.sym 15434 sys1.cpu.aluIn1[16]
.sym 15436 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 15437 sys1.cpu.regs[12][21]
.sym 15438 sys1.cpu.regsQ1[19]
.sym 15439 sys1.cpu.regsD[21]
.sym 15440 sys1.cpu.regsD[20]
.sym 15441 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 15443 sys1.cpu.regs[0][20]
.sym 15445 sys1.cpu.regsQ1[18]
.sym 15446 sys1.cpu.regs[2][20]
.sym 15448 sys1.cpu.regsD[20]
.sym 15449 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 15457 sys1.cpu.regs[3][20]
.sym 15458 sys1.cpu.regsD[20]
.sym 15459 sys1.cpu.aluIn1_SB_LUT4_O_10_I0
.sym 15460 sys1.cpu.regs[0][20]
.sym 15461 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 15462 sys1.cpu.regs[12][20]
.sym 15463 sys1.cpu.regsQ1_SB_LUT4_O_12_I2
.sym 15466 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 15467 sys1.cpu.regs[1][20]
.sym 15468 sys1.cpu.regsQ1_SB_LUT4_O_12_I3
.sym 15469 sys1.cpu.aluIn1_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15470 sys1.cpu.regsD[21]
.sym 15472 sys1.cpu.regs[2][20]
.sym 15476 sys1.cpu.IR[15]
.sym 15477 sys1.cpu.regs[13][20]
.sym 15479 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 15480 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15481 sys1.cpu.regsD[16]
.sym 15483 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 15484 sys1.cpu.aluIn1_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15488 sys1.cpu.regs[13][20]
.sym 15489 sys1.cpu.regs[12][20]
.sym 15491 sys1.cpu.IR[15]
.sym 15494 sys1.cpu.regs[1][20]
.sym 15495 sys1.cpu.regs[3][20]
.sym 15496 sys1.cpu.aluIn1_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15497 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15503 sys1.cpu.regsD[20]
.sym 15506 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 15507 sys1.cpu.regsQ1_SB_LUT4_O_12_I3
.sym 15508 sys1.cpu.regsQ1_SB_LUT4_O_12_I2
.sym 15509 sys1.cpu.aluIn1_SB_LUT4_O_10_I0
.sym 15514 sys1.cpu.regsD[21]
.sym 15518 sys1.cpu.regs[0][20]
.sym 15519 sys1.cpu.aluIn1_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15520 sys1.cpu.regs[2][20]
.sym 15521 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15524 sys1.cpu.regs[13][20]
.sym 15525 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 15526 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 15527 sys1.cpu.regs[12][20]
.sym 15530 sys1.cpu.regsD[16]
.sym 15534 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 15535 clk_$glb_clk
.sym 15537 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15538 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15539 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15541 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15542 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15543 sys1.cpu.regs[2][16]
.sym 15544 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15545 ICE_LED2$SB_IO_OUT
.sym 15549 sys1.cpu.regsD[19]
.sym 15550 sys1.cpu.regsD[2]
.sym 15555 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 15557 sys1.cpu.aluIn1[21]
.sym 15558 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 15559 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 15563 sys1.cpu.regsD[2]
.sym 15564 sys1.cpu.aluIn1[21]
.sym 15567 sys1.cpu.regsD[16]
.sym 15569 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 15570 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 15578 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15579 sys1.cpu.regs[1][20]
.sym 15580 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 15581 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 15583 sys1.cpu.regs[5][20]
.sym 15584 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15585 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 15587 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15588 sys1.cpu.regs[3][20]
.sym 15589 sys1.cpu.regs[7][20]
.sym 15590 sys1.cpu.regs[2][20]
.sym 15591 sys1.cpu.aluIn1_SB_LUT4_O_6_I0
.sym 15592 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 15594 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15600 sys1.cpu.regsD[20]
.sym 15601 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15603 sys1.cpu.regs[0][20]
.sym 15605 sys1.cpu.regs[6][20]
.sym 15607 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 15611 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 15612 sys1.cpu.regs[3][20]
.sym 15613 sys1.cpu.regs[7][20]
.sym 15614 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 15625 sys1.cpu.aluIn1_SB_LUT4_O_6_I0
.sym 15629 sys1.cpu.regs[5][20]
.sym 15630 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15631 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 15632 sys1.cpu.regs[7][20]
.sym 15635 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15636 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15637 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15638 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 15642 sys1.cpu.regsD[20]
.sym 15647 sys1.cpu.regs[6][20]
.sym 15648 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 15649 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 15650 sys1.cpu.regs[2][20]
.sym 15653 sys1.cpu.regs[1][20]
.sym 15654 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15655 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 15656 sys1.cpu.regs[0][20]
.sym 15657 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 15658 clk_$glb_clk
.sym 15660 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 15661 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 15662 sys1.cpu.regs[8][18]
.sym 15663 sys1.cpu.regsQ1[18]
.sym 15665 sys1.cpu.aluIn1[19]
.sym 15666 sys1.cpu.aluIn1[18]
.sym 15669 sys1.uart2.shrx[8]
.sym 15675 sys1.cpu.regs[7][20]
.sym 15677 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 15680 sys1.cpu.aluIn1_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15683 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 15686 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 15687 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 15688 sys1.cpu.regs[14][20]
.sym 15689 sys1.cpu.aluIn1[18]
.sym 15691 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 15692 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 15693 sys1.cdo[2]
.sym 15695 sys1.cpu.aluIn1_SB_LUT4_O_27_I3
.sym 15709 sys1.cpu.regsD[21]
.sym 15712 sys1.cpu.regsD[20]
.sym 15719 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 15723 sys1.cpu.regsD[2]
.sym 15728 sys1.cpu.aluIn1_SB_LUT4_O_6_I3
.sym 15731 sys1.cpu.aluIn1_SB_LUT4_O_6_I1
.sym 15736 sys1.cpu.aluIn1_SB_LUT4_O_6_I3
.sym 15737 sys1.cpu.aluIn1_SB_LUT4_O_6_I1
.sym 15748 sys1.cpu.regsD[2]
.sym 15760 sys1.cpu.regsD[20]
.sym 15771 sys1.cpu.regsD[21]
.sym 15780 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 15781 clk_$glb_clk
.sym 15783 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15784 sys1.cpu.aluIn1_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 15785 sys1.cpu.aluIn1_SB_LUT4_O_4_I3
.sym 15786 sys1.cpu.aluIn1_SB_LUT4_O_6_I3
.sym 15787 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I3
.sym 15788 sys1.cpu.regs[4][18]
.sym 15789 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15790 sys1.cpu.regs[4][19]
.sym 15796 sys1.cpu.aluIn1[18]
.sym 15800 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 15802 sys1.cpu.IR[15]
.sym 15804 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 15805 sys1.cpu.aluIn1_SB_LUT4_O_6_I1
.sym 15808 sys1.cpu.regs[2][2]
.sym 15809 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 15810 sys1.cpu.regs[4][18]
.sym 15811 sys1.cpu.regs[0][18]
.sym 15813 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15814 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 15815 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 15824 sys1.cpu.regsQ1_SB_LUT4_O_31_I3
.sym 15829 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 15831 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15832 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 15834 sys1.cpu.regsQ1_SB_LUT4_O_31_I2
.sym 15836 sys1.cpu.regs[0][19]
.sym 15838 sys1.cpu.regs[3][18]
.sym 15839 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 15840 sys1.cpu.regs[7][18]
.sym 15842 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 15846 sys1.cpu.regs[5][18]
.sym 15847 sys1.cpu.regsD[18]
.sym 15848 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 15849 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 15852 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 15854 sys1.cpu.regsD[20]
.sym 15855 sys1.cpu.regs[4][19]
.sym 15858 sys1.cpu.regsD[18]
.sym 15863 sys1.cpu.regs[0][19]
.sym 15864 sys1.cpu.regs[4][19]
.sym 15865 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15869 sys1.cpu.regs[7][18]
.sym 15870 sys1.cpu.regs[3][18]
.sym 15871 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 15872 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 15875 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 15876 sys1.cpu.regsQ1_SB_LUT4_O_31_I3
.sym 15877 sys1.cpu.regsQ1_SB_LUT4_O_31_I2
.sym 15878 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 15881 sys1.cpu.regs[5][18]
.sym 15882 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 15883 sys1.cpu.regs[7][18]
.sym 15884 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 15887 sys1.cpu.regsQ1_SB_LUT4_O_31_I2
.sym 15888 sys1.cpu.regsQ1_SB_LUT4_O_31_I3
.sym 15890 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 15893 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 15894 sys1.cpu.regs[0][19]
.sym 15895 sys1.cpu.regs[4][19]
.sym 15896 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 15899 sys1.cpu.regsD[20]
.sym 15903 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 15904 clk_$glb_clk
.sym 15906 sys1.cpu.regs[6][18]
.sym 15907 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 15908 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 15909 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15910 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15911 sys1.cpu.aluIn1_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15912 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I1
.sym 15913 sys1.cpu.aluIn1_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 15918 sys1.cpu.aluIn1[17]
.sym 15919 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 15921 sys1.cpu.regs[1][18]
.sym 15924 sys1.cpu.regs[0][19]
.sym 15926 sys1.cpu.regs[3][18]
.sym 15928 sys1.cpu.aluIn1_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 15932 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 15936 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 15938 sys1.cpu.regsD[18]
.sym 15939 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 15940 sys1.cpu.regsD[20]
.sym 15947 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15948 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I2
.sym 15949 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 15950 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 15951 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I3
.sym 15952 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15953 sys1.cpu.regs[5][18]
.sym 15954 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 15956 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 15957 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 15958 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 15959 sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.sym 15960 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 15961 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 15962 sys1.cpu.regsD[19]
.sym 15963 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15964 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 15965 sys1.cpu.regs[9][19]
.sym 15966 sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2
.sym 15967 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 15968 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 15969 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 15970 sys1.cpu.regs[4][18]
.sym 15972 sys1.cpu.regs[8][19]
.sym 15973 sys1.cpu.regs[9][19]
.sym 15974 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 15977 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I1
.sym 15980 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 15981 sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.sym 15982 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 15983 sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2
.sym 15987 sys1.cpu.regsD[19]
.sym 15992 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I3
.sym 15993 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I2
.sym 15994 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 15995 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I1
.sym 15998 sys1.cpu.regs[4][18]
.sym 15999 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 16000 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 16001 sys1.cpu.regs[5][18]
.sym 16004 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16005 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 16006 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16007 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16010 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 16011 sys1.cpu.regs[9][19]
.sym 16012 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 16013 sys1.cpu.regs[8][19]
.sym 16016 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 16017 sys1.cpu.regs[9][19]
.sym 16018 sys1.cpu.regs[8][19]
.sym 16019 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 16022 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 16023 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 16024 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 16025 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 16026 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 16027 clk_$glb_clk
.sym 16029 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16030 sys1.cpu.regs[2][18]
.sym 16031 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16032 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 16033 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 16034 sys1.cpu.regsQ2_SB_LUT4_O_6_I2
.sym 16035 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16036 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16042 sys1.cpu.regsD[2]
.sym 16043 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 16044 sys1.cpu.regs[12][2]
.sym 16047 sys1.cpu.IR[15]
.sym 16050 sys1.cpu.regs[1][18]
.sym 16052 sys1.cpu.regsD[19]
.sym 16055 sys1.cpu.regsD[2]
.sym 16057 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 16062 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 16070 sys1.cpu.regsD[2]
.sym 16074 sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 16076 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 16077 sys1.cpu.regs[9][2]
.sym 16078 sys1.cpu.regs[2][2]
.sym 16079 sys1.cpu.regs[8][2]
.sym 16080 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 16081 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 16082 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 16083 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 16084 sys1.cpu.regsQ2_SB_LUT4_O_6_I3
.sym 16087 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 16090 sys1.cpu.regs[0][2]
.sym 16091 sys1.cpu.regsQ2_SB_LUT4_O_6_I2
.sym 16092 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 16099 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 16100 sys1.cpu.regsD[19]
.sym 16103 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 16104 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 16105 sys1.cpu.regs[8][2]
.sym 16106 sys1.cpu.regs[9][2]
.sym 16109 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 16110 sys1.cpu.regs[8][2]
.sym 16111 sys1.cpu.regs[9][2]
.sym 16112 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 16116 sys1.cpu.regsD[19]
.sym 16122 sys1.cpu.regsD[2]
.sym 16127 sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 16128 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 16129 sys1.cpu.regs[0][2]
.sym 16130 sys1.cpu.regs[2][2]
.sym 16133 sys1.cpu.regsQ2_SB_LUT4_O_6_I3
.sym 16134 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 16135 sys1.cpu.regsQ2_SB_LUT4_O_6_I2
.sym 16139 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 16140 sys1.cpu.regsQ2_SB_LUT4_O_6_I2
.sym 16141 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 16142 sys1.cpu.regsQ2_SB_LUT4_O_6_I3
.sym 16148 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 16149 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 16150 clk_$glb_clk
.sym 16152 sys1.cpu.regs[13][19]
.sym 16166 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 16167 sys1.cpu.regs[10][2]
.sym 16185 sys1.cdo[2]
.sym 16195 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 16215 sys1.cpu.regsD[2]
.sym 16233 sys1.cpu.regsD[2]
.sym 16272 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 16273 clk_$glb_clk
.sym 16350 ICE_SCK$SB_IO_OUT
.sym 16368 ICE_SCK$SB_IO_OUT
.sym 16375 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFE_Q_E
.sym 16378 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16380 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16381 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16388 LORA_DIO1_SB_LUT4_I1_I3
.sym 16389 sys1.uart0.divider[0]
.sym 16390 sys1.dout_spi_ICE[10]
.sym 16391 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 16392 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16393 sys1.cpu.rdata_SB_LUT4_O_28_I3_SB_LUT4_O_I3
.sym 16396 sys1.uart0.dv_SB_DFFE_Q_E
.sym 16399 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0
.sym 16418 EN_5V_M4_SB_DFFESR_Q_D
.sym 16432 EN_5V_UP_SB_DFFESR_Q_D
.sym 16444 sys1.uwrbaud0
.sym 16452 EN_5V_UP_SB_DFFESR_Q_D
.sym 16475 EN_5V_M4_SB_DFFESR_Q_D
.sym 16496 sys1.uwrbaud0
.sym 16497 clk_$glb_clk
.sym 16498 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 16508 sys1.dout_spi_ICE[9]
.sym 16509 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16510 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 16512 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16513 sys1.uart1_do[3]
.sym 16514 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 16516 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16518 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16524 sys1.cdo[6]
.sym 16531 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16532 sys1.uart0.dv_SB_LUT4_I2_O
.sym 16535 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16536 sys1.uart0.divider[7]
.sym 16538 sys1.uwrbaud0
.sym 16545 sys1.uart0.divider[6]
.sym 16547 sys1.mc_flag
.sym 16548 sys1.dout_spi_ICE[8]
.sym 16552 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 16553 sys1.cdo[9]
.sym 16555 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 16557 sys1.dout_spi_ICE[12]
.sym 16558 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 16559 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16560 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 16563 $PACKER_VCC_NET
.sym 16564 sys1.cdo[10]
.sym 16569 sys1.uart0.divider[4]
.sym 16572 EN_5V_UP_SB_DFFESR_Q_D
.sym 16582 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 16587 sys1.cdo[10]
.sym 16588 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 16590 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 16591 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 16600 sys1.wr_spi_ICE
.sym 16602 $PACKER_VCC_NET
.sym 16604 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 16606 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 16608 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 16609 sys1.dout_spi_ICE[9]
.sym 16612 $nextpnr_ICESTORM_LC_23$O
.sym 16615 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 16618 sys1.spi0.shreg_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 16620 $PACKER_VCC_NET
.sym 16621 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 16624 sys1.spi0.shreg_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 16626 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 16630 sys1.spi0.shreg_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 16632 $PACKER_VCC_NET
.sym 16633 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 16636 sys1.spi0.shreg_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 16638 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 16642 sys1.spi0.shreg_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 16645 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 16649 sys1.wr_spi_ICE
.sym 16650 sys1.cdo[10]
.sym 16651 sys1.dout_spi_ICE[9]
.sym 16652 sys1.spi0.shreg_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 16659 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 16660 clk_$glb_clk
.sym 16668 sys1.dout_spi_ICE[12]
.sym 16669 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 16676 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 16677 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 16679 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 16680 sys1.uart1.shrx[8]
.sym 16682 EN_5V_M4_SB_DFFESR_Q_D
.sym 16683 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 16686 sys1.irqen[1]
.sym 16687 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 16688 sys1.mc_flag_SB_LUT4_I2_I1
.sym 16690 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 16691 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16692 sys1.dout_spi_ICE[9]
.sym 16694 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16695 sys1.irqen[1]
.sym 16696 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16705 sys1.uwrbaud0
.sym 16706 sys1.irqen[1]
.sym 16710 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 16711 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16712 sys1.irqen[1]
.sym 16713 sys1.mc_flag_SB_LUT4_I3_O
.sym 16714 sys1.mc_flag
.sym 16719 sys1.uart0.dv_SB_LUT4_I2_O
.sym 16721 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 16722 ICE_LED4_SB_DFFESR_Q_D
.sym 16723 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 16724 sys1.mc_flag
.sym 16727 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16729 sys1.mc_flag_SB_LUT4_I2_I1
.sym 16734 sys1.mc_flag_SB_LUT4_I2_O
.sym 16737 sys1.mc_flag_SB_LUT4_I3_O
.sym 16738 sys1.uart0.dv_SB_LUT4_I2_O
.sym 16743 sys1.mc_flag_SB_LUT4_I2_O
.sym 16745 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 16748 sys1.mc_flag
.sym 16750 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 16751 sys1.irqen[1]
.sym 16754 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 16760 sys1.uart0.dv_SB_LUT4_I2_O
.sym 16761 sys1.mc_flag_SB_LUT4_I3_O
.sym 16763 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16766 ICE_LED4_SB_DFFESR_Q_D
.sym 16772 sys1.mc_flag_SB_LUT4_I2_O
.sym 16773 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16775 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16778 sys1.mc_flag_SB_LUT4_I2_I1
.sym 16779 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 16780 sys1.mc_flag
.sym 16781 sys1.irqen[1]
.sym 16782 sys1.uwrbaud0
.sym 16783 clk_$glb_clk
.sym 16784 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 16785 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 16786 sys1.uart0.thr[7]
.sym 16787 sys1.uart0.thr[2]
.sym 16788 sys1.uart0.thr[5]
.sym 16789 ICE_MOSI_SB_LUT4_O_I0
.sym 16791 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16792 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16797 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16799 LORA_BUSY_SB_LUT4_I2_I0
.sym 16800 sys1.cdo[26]
.sym 16801 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16802 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 16804 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 16808 sys1.irqvect[6][5]
.sym 16809 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 16810 sys1.dout_spi_ICE[11]
.sym 16811 sys1.uwrbaud0
.sym 16812 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 16813 sys1.irqen[3]
.sym 16814 sys1.uart0.dv_SB_LUT4_I2_O
.sym 16815 $PACKER_VCC_NET
.sym 16816 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 16817 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16818 sys1.urd0
.sym 16819 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 16820 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 16826 sys1.uart1.shrx[5]
.sym 16828 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 16831 sys1.uart1.shrx[3]
.sym 16841 sys1.uart1.shrx[4]
.sym 16845 sys1.uwrtx0
.sym 16854 sys1.cdo[11]
.sym 16861 sys1.uart1.shrx[5]
.sym 16867 sys1.uart1.shrx[3]
.sym 16872 sys1.uwrtx0
.sym 16889 sys1.cdo[11]
.sym 16902 sys1.uart1.shrx[4]
.sym 16905 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 16906 clk_$glb_clk
.sym 16909 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 16910 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 16911 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 16912 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16913 sys1.irqvect[4][11]
.sym 16914 ICE_MOSI$SB_IO_OUT
.sym 16915 sys1.irqvect[4][6]
.sym 16917 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16922 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 16923 sys1.uart0.thr[5]
.sym 16925 sys1.ca[9]
.sym 16926 sys1.dout_spi_ICE[10]
.sym 16927 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 16928 sys1.dout_spi_ICE[30]
.sym 16929 ICE_MISO$SB_IO_IN
.sym 16930 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16932 sys1.dout_spi_ICE[8]
.sym 16933 sys1.mc_flag
.sym 16935 sys1.cdo[7]
.sym 16938 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 16939 sys1.dout_spi_ICE[6]
.sym 16940 sys1.irqen[5]
.sym 16941 sys1.cdo[7]
.sym 16943 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16952 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 16956 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16959 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16960 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16962 sys1.dv0
.sym 16968 sys1.dv1
.sym 16969 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 16971 sys1.irqen[4]
.sym 16973 sys1.irqen[3]
.sym 16975 sys1.irqen[2]
.sym 16976 sys1.uart0.dv_SB_DFFE_Q_E
.sym 16978 sys1.urd0
.sym 16982 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16983 sys1.irqen[3]
.sym 16984 sys1.dv0
.sym 16985 sys1.irqen[2]
.sym 16988 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 16989 sys1.dv0
.sym 16990 sys1.irqen[2]
.sym 16995 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16996 sys1.irqen[4]
.sym 16997 sys1.dv1
.sym 17000 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17002 sys1.irqen[3]
.sym 17003 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17013 sys1.urd0
.sym 17018 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 17020 sys1.urd0
.sym 17026 sys1.dv1
.sym 17028 sys1.uart0.dv_SB_DFFE_Q_E
.sym 17029 clk_$glb_clk
.sym 17037 sys1.dout_spi_ICE[8]
.sym 17038 sys1.dout_spi_ICE[7]
.sym 17042 sys1.cpu.aluIn1_SB_LUT4_O_4_I0
.sym 17043 sys1.control_ICE[12]
.sym 17044 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17045 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 17049 sys1.cdo[6]
.sym 17056 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 17057 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17058 sys1.cpu.regs[13][8]
.sym 17059 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I1
.sym 17061 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 17062 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 17065 sys1.irqvect[4][6]
.sym 17072 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17076 sys1.irqen[6]
.sym 17079 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 17081 LORA_BUSY_SB_LUT4_I2_I0
.sym 17083 sys1.irqen[4]
.sym 17084 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 17085 sys1.dv0
.sym 17086 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17087 sys1.dv1
.sym 17089 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 17090 sys1.dv2
.sym 17092 sys1.uart0.ove_SB_LUT4_I0_I1
.sym 17094 sys1.uart1.ove_SB_LUT4_I3_I2
.sym 17098 LORA_DIO1_SB_LUT4_I1_I3
.sym 17099 sys1.uart0.dv_SB_DFFE_Q_E
.sym 17100 sys1.irqen[5]
.sym 17101 sys1.urd0
.sym 17102 sys1.uart1_do[0]
.sym 17103 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17107 sys1.dv0
.sym 17113 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17114 sys1.uart1.ove_SB_LUT4_I3_I2
.sym 17118 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 17119 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17124 LORA_BUSY_SB_LUT4_I2_I0
.sym 17125 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 17126 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17130 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 17131 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17132 LORA_DIO1_SB_LUT4_I1_I3
.sym 17135 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17136 sys1.irqen[4]
.sym 17137 sys1.irqen[5]
.sym 17138 sys1.dv1
.sym 17141 sys1.uart0.ove_SB_LUT4_I0_I1
.sym 17142 sys1.uart1_do[0]
.sym 17143 sys1.dv0
.sym 17144 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 17147 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17148 sys1.dv2
.sym 17149 sys1.irqen[5]
.sym 17150 sys1.irqen[6]
.sym 17151 sys1.uart0.dv_SB_DFFE_Q_E
.sym 17152 clk_$glb_clk
.sym 17153 sys1.urd0
.sym 17154 sys1.mc_flag
.sym 17155 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 17156 sys1.mc_flag_SB_DFFE_Q_E
.sym 17160 sys1.uart1.ove_SB_LUT4_I3_I2
.sym 17161 sys1.mc_flag_SB_DFFE_Q_E
.sym 17162 sys1.ca[9]
.sym 17163 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 17165 sys1.ca[9]
.sym 17167 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 17168 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17169 LORA_BUSY_SB_LUT4_I2_I0
.sym 17170 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 17171 sys1.uwrtx0
.sym 17172 sys1.irqen[6]
.sym 17173 sys1.irqen[6]
.sym 17174 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 17175 sys1.cdo[24]
.sym 17176 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 17178 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 17179 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3
.sym 17180 sys1.dout_spi_ICE[9]
.sym 17181 ICE_LED3_SB_LUT4_I2_O
.sym 17182 sys1.irqen[1]
.sym 17183 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17186 sys1.ove1
.sym 17187 ICE_MOSI_SB_LUT4_O_I3
.sym 17188 sys1.dout_spi_ICE[7]
.sym 17189 LORA_BUSY_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17195 EN_1V4_M4_SB_LUT4_I1_I3
.sym 17198 sys1.uart1_do[4]
.sym 17199 sys1.uart0.ove_SB_LUT4_I0_I1
.sym 17200 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17201 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 17206 sys1.uart0.rxst0
.sym 17207 LORA_BUSY_SB_LUT4_I2_I0
.sym 17211 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 17213 sys1.cpu.rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17217 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17223 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 17224 sys1.uart0.rxst
.sym 17229 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17230 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 17237 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 17240 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17242 sys1.uart0.ove_SB_LUT4_I0_I1
.sym 17247 sys1.uart0.rxst
.sym 17252 EN_1V4_M4_SB_LUT4_I1_I3
.sym 17253 LORA_BUSY_SB_LUT4_I2_I0
.sym 17258 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 17260 sys1.uart1_do[4]
.sym 17264 sys1.uart0.rxst0
.sym 17266 sys1.uart0.rxst
.sym 17272 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17273 sys1.cpu.rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17275 clk_$glb_clk
.sym 17277 sys1.irqvect[2][3]
.sym 17278 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 17279 sys1.uart1.ove_SB_LUT4_I3_O
.sym 17280 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 17281 sys1.cpu.rdata_SB_LUT4_O_31_I1
.sym 17283 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3
.sym 17284 sys1.irqvect[2][11]
.sym 17285 LORA_CS_SB_LUT4_O_I2
.sym 17286 LORA_DIO1_SB_LUT4_I1_I3
.sym 17287 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 17289 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17290 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 17294 sys1.control_ICE[9]
.sym 17296 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 17298 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 17300 sys1.dout_spi_ICE[5]
.sym 17301 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 17302 sys1.cpu.rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17303 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17306 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17307 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 17308 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 17309 sys1.dout_spi_ICE[23]
.sym 17310 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 17311 sys1.cpu.rdata_SB_LUT4_O_29_I1
.sym 17312 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 17318 sys1.uart0.ove_SB_LUT4_I0_I1
.sym 17320 sys1.uart0.stopb_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 17321 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1
.sym 17322 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 17323 sys1.uart0_do[0]
.sym 17324 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17325 sys1.uart2.stopb_SB_LUT4_I1_O
.sym 17326 sys1.ove0
.sym 17327 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 17330 sys1.uart0_do[4]
.sym 17331 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0
.sym 17332 sys1.uart1.ove_SB_LUT4_I3_I2
.sym 17333 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2
.sym 17334 sys1.uart0.shrx[4]
.sym 17335 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 17336 sys1.uart1_do[3]
.sym 17337 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17338 sys1.uart0_do[5]
.sym 17339 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3
.sym 17341 ICE_LED3_SB_LUT4_I2_O
.sym 17343 sys1.dv1
.sym 17344 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17345 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 17346 sys1.dout_spi_ICE[5]
.sym 17347 sys1.cpu.rdata_SB_LUT4_O_28_I3_SB_LUT4_O_I3
.sym 17349 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17351 sys1.uart0.ove_SB_LUT4_I0_I1
.sym 17352 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 17353 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 17354 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17357 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1
.sym 17358 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2
.sym 17359 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3
.sym 17360 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0
.sym 17363 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17364 sys1.dout_spi_ICE[5]
.sym 17365 sys1.uart0_do[5]
.sym 17366 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17369 ICE_LED3_SB_LUT4_I2_O
.sym 17370 sys1.uart1_do[3]
.sym 17371 sys1.uart2.stopb_SB_LUT4_I1_O
.sym 17372 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 17377 sys1.uart0.shrx[4]
.sym 17381 sys1.uart1.ove_SB_LUT4_I3_I2
.sym 17382 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17383 sys1.uart0_do[0]
.sym 17384 sys1.dv1
.sym 17387 sys1.uart0.ove_SB_LUT4_I0_I1
.sym 17388 sys1.ove0
.sym 17389 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17390 sys1.uart0_do[4]
.sym 17394 sys1.cpu.rdata_SB_LUT4_O_28_I3_SB_LUT4_O_I3
.sym 17395 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17396 sys1.uart0.stopb_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 17397 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 17398 clk_$glb_clk
.sym 17400 sys1.irqvect[5][3]
.sym 17401 sys1.cpu.rdata_SB_LUT4_O_27_I3
.sym 17402 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17403 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17404 sys1.irqvect[5][2]
.sym 17405 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 17406 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1
.sym 17407 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17411 sys1.dout_spi_ICE[10]
.sym 17412 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.sym 17414 LORA_DIO1_SB_LUT4_I1_I2
.sym 17415 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I3
.sym 17418 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 17419 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0
.sym 17420 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I3
.sym 17421 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 17422 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 17424 sys1.irqen[5]
.sym 17425 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 17426 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 17428 sys1.cdo[7]
.sym 17429 LORA_DIO1_SB_LUT4_I1_I3
.sym 17430 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17431 sys1.uart2.ove_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 17432 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 17433 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17434 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 17435 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17441 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 17442 EN_1V4_M4_SB_LUT4_I1_I3
.sym 17443 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17444 EN_1V4_M4_SB_LUT4_I1_O
.sym 17445 sys1.uart2_do[7]
.sym 17447 sys1.uart2_do[5]
.sym 17449 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 17450 sys1.uart1_do[5]
.sym 17451 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 17452 LORA_BUSY_SB_LUT4_I2_I0
.sym 17453 LORA_CS_SB_LUT4_O_I2
.sym 17455 EN_1V4_M4$SB_IO_OUT
.sym 17456 EN_5V_UP_SB_LUT4_I2_O
.sym 17457 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 17458 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 17459 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17460 sys1.dout_spi_ICE[7]
.sym 17461 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 17462 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 17463 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17464 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0
.sym 17466 LORA_DIO1_SB_LUT4_I1_I2
.sym 17467 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 17468 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 17469 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 17470 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 17472 sys1.cdo[3]
.sym 17474 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 17475 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 17476 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17477 sys1.dout_spi_ICE[7]
.sym 17480 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0
.sym 17481 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 17482 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 17483 LORA_BUSY_SB_LUT4_I2_I0
.sym 17486 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 17487 LORA_CS_SB_LUT4_O_I2
.sym 17488 sys1.uart2_do[5]
.sym 17489 EN_1V4_M4_SB_LUT4_I1_O
.sym 17492 EN_1V4_M4_SB_LUT4_I1_I3
.sym 17493 sys1.uart1_do[5]
.sym 17494 EN_1V4_M4$SB_IO_OUT
.sym 17495 LORA_DIO1_SB_LUT4_I1_I2
.sym 17498 sys1.uart2_do[7]
.sym 17499 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 17500 LORA_BUSY_SB_LUT4_I2_I0
.sym 17501 LORA_CS_SB_LUT4_O_I2
.sym 17504 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 17505 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 17507 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17510 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 17511 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 17512 EN_5V_UP_SB_LUT4_I2_O
.sym 17513 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 17517 sys1.cdo[3]
.sym 17520 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17521 clk_$glb_clk
.sym 17522 reset_$glb_sr
.sym 17523 sys1.cpu.rdata_SB_LUT4_O_29_I3
.sym 17524 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 17525 sys1.cdi[2]
.sym 17526 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 17527 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 17528 sys1.irqvect[6][2]
.sym 17529 sys1.cpu.aluIn1_SB_LUT4_O_19_I0
.sym 17530 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_I3
.sym 17531 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 17532 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 17533 sys1.dout_spi_LORA[1]
.sym 17536 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17538 sys1.cpu.mmode
.sym 17539 sys1.cpu.rdata_SB_LUT4_O_26_I2
.sym 17541 sys1.dout_spi_ICE[11]
.sym 17542 LORA_CS_SB_LUT4_O_I1
.sym 17543 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17544 sys1.cdo[4]
.sym 17545 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17546 sys1.cpu.IR[24]
.sym 17548 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 17549 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 17550 sys1.cpu.regs[13][8]
.sym 17551 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17552 sys1.cpu.aluIn1_SB_LUT4_O_19_I0
.sym 17553 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 17555 sys1.irqvect[0][3]
.sym 17556 sys1.cdo[3]
.sym 17557 sys1.cpu.IR[23]
.sym 17558 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 17565 sys1.cpu.regs[3][4]
.sym 17566 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 17567 LORA_BUSY_SB_LUT4_I2_I0
.sym 17569 sys1.ove2
.sym 17570 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 17571 sys1.uart2.ove_SB_LUT4_I3_I1
.sym 17572 sys1.urd2
.sym 17573 sys1.cpu.regs[1][4]
.sym 17574 sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17575 sys1.cpu.regs[7][4]
.sym 17577 sys1.urd2
.sym 17582 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 17583 sys1.cpu.regs[5][4]
.sym 17584 M2_ON_OFF_SB_LUT4_I0_O
.sym 17585 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 17586 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 17587 sys1.dv2
.sym 17589 LORA_DIO1_SB_LUT4_I1_I3
.sym 17590 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 17591 sys1.uart2.dv_SB_DFFE_Q_E
.sym 17592 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 17593 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17597 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 17598 LORA_BUSY_SB_LUT4_I2_I0
.sym 17600 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 17603 sys1.uart2.ove_SB_LUT4_I3_I1
.sym 17604 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 17605 sys1.ove2
.sym 17606 M2_ON_OFF_SB_LUT4_I0_O
.sym 17609 sys1.cpu.regs[7][4]
.sym 17610 sys1.cpu.regs[5][4]
.sym 17611 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17612 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 17615 sys1.urd2
.sym 17616 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 17621 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17622 sys1.cpu.regs[3][4]
.sym 17623 sys1.cpu.regs[1][4]
.sym 17624 sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17627 sys1.dv2
.sym 17633 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 17635 LORA_DIO1_SB_LUT4_I1_I3
.sym 17639 sys1.cpu.regs[5][4]
.sym 17640 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 17641 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 17642 sys1.cpu.regs[1][4]
.sym 17643 sys1.uart2.dv_SB_DFFE_Q_E
.sym 17644 clk_$glb_clk
.sym 17645 sys1.urd2
.sym 17646 sys1.cpu.rdata_SB_LUT4_O_30_I3
.sym 17647 sys1.cdi[1]
.sym 17648 sys1.cpu.IR[0]
.sym 17649 sys1.cpu.IR[23]
.sym 17650 sys1.cpu.PCci[4]
.sym 17651 sys1.cpu.PCci[18]
.sym 17652 sys1.cpu.PCci[20]
.sym 17653 sys1.cpu.IR[1]
.sym 17654 sys1.cpu.PCci[6]
.sym 17655 sys1.cpu.regs[3][4]
.sym 17656 sys1.cpu.rdata_SB_LUT4_O_28_I3_SB_LUT4_O_I3
.sym 17658 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17659 sys1.cpu.regs[1][6]
.sym 17662 LORA_BUSY_SB_LUT4_I2_I0
.sym 17665 sys1.urd2
.sym 17666 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 17667 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 17668 sys1.urd2
.sym 17669 sys1.cdo[2]
.sym 17670 sys1.dout_spi_ICE[22]
.sym 17671 sys1.cpu.rdata_SB_LUT4_O_29_I0
.sym 17672 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 17673 sys1.cpu.opvalid
.sym 17674 sys1.irqen[1]
.sym 17675 sys1.dout_spi_ICE[19]
.sym 17676 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 17677 ICE_LED3_SB_LUT4_I2_O
.sym 17678 sys1.cpu.regsD[7]
.sym 17679 ICE_MOSI_SB_LUT4_O_I3
.sym 17680 sys1.dout_spi_ICE[9]
.sym 17681 LORA_BUSY_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 17688 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 17689 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 17690 sys1.cpu.regsD[8]
.sym 17692 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 17693 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 17694 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 17697 sys1.cpu.opvalid
.sym 17699 sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 17700 sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.sym 17701 sys1.cpu.regsD[6]
.sym 17704 sys1.cpu.regsD[7]
.sym 17707 sys1.cpu.PCci[4]
.sym 17708 sys1.cpu.PCci[18]
.sym 17709 sys1.cpu.IR[20]
.sym 17712 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 17713 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 17716 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 17723 sys1.cpu.regsD[7]
.sym 17728 sys1.cpu.opvalid
.sym 17729 sys1.cpu.IR[20]
.sym 17732 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 17733 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 17734 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 17735 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 17738 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 17739 sys1.cpu.PCci[4]
.sym 17747 sys1.cpu.regsD[6]
.sym 17750 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 17751 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 17752 sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 17753 sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.sym 17757 sys1.cpu.PCci[18]
.sym 17759 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 17762 sys1.cpu.regsD[8]
.sym 17766 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 17767 clk_$glb_clk
.sym 17769 sys1.irqen[1]
.sym 17770 sys1.irqen[2]
.sym 17771 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I1
.sym 17772 sys1.cpu.aluIn1[6]
.sym 17773 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.sym 17774 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17775 sys1.cpu.regsQ1[6]
.sym 17776 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17778 sys1.cpu.PCci[18]
.sym 17781 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 17782 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 17783 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 17784 sys1.cpu.IR[23]
.sym 17785 sys1.cpu.PC1[5]
.sym 17786 sys1.cpu.PC0[20]
.sym 17789 sys1.irqen[4]
.sym 17790 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 17791 sys1.cpu.rdata_SB_LUT4_O_30_I2
.sym 17792 sys1.cpu.PC[18]
.sym 17793 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 17794 sys1.cpu.rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17795 sys1.dout_spi_ICE[17]
.sym 17798 sys1.cpu.regsQ1[6]
.sym 17799 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 17800 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 17801 sys1.dout_spi_ICE[23]
.sym 17802 sys1.cpu.rdata_SB_LUT4_O_30_I1
.sym 17803 sys1.cpu.regs[10][6]
.sym 17804 sys1.cpu.regs[10][6]
.sym 17810 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17811 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I3
.sym 17812 sys1.cpu.regsD[4]
.sym 17813 sys1.cpu.regs[2][4]
.sym 17814 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17816 sys1.cpu.regs[4][4]
.sym 17818 sys1.cpu.regs[6][4]
.sym 17819 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I1
.sym 17820 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 17821 sys1.cpu.regs[0][4]
.sym 17823 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I2
.sym 17824 sys1.cpu.regs[4][4]
.sym 17825 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17826 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17827 sys1.cpu.regs[1][6]
.sym 17828 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 17829 sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17831 sys1.cpu.regs[5][6]
.sym 17832 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 17834 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 17836 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 17838 sys1.tcount[5]
.sym 17840 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 17843 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17844 sys1.tcount[5]
.sym 17845 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17846 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 17849 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 17850 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17852 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17855 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17856 sys1.cpu.regs[5][6]
.sym 17858 sys1.cpu.regs[1][6]
.sym 17861 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 17862 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17863 sys1.cpu.regs[6][4]
.sym 17864 sys1.cpu.regs[4][4]
.sym 17867 sys1.cpu.regs[0][4]
.sym 17868 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 17869 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 17870 sys1.cpu.regs[4][4]
.sym 17873 sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 17874 sys1.cpu.regs[0][4]
.sym 17875 sys1.cpu.regs[2][4]
.sym 17876 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17879 sys1.cpu.regsD[4]
.sym 17885 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I3
.sym 17886 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I2
.sym 17887 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 17888 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I1
.sym 17889 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 17890 clk_$glb_clk
.sym 17892 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17893 sys1.cpu.regs[14][6]
.sym 17894 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17895 ICE_LED3_SB_LUT4_I2_O
.sym 17896 ICE_MOSI_SB_LUT4_O_I3
.sym 17897 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 17898 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 17899 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 17900 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 17902 sys1.cpu.regs[10][3]
.sym 17904 sys1.cpu.regsD[5]
.sym 17905 sys1.tcount[24]
.sym 17907 sys1.cpu.regsD[6]
.sym 17908 sys1.cpu.IR[15]
.sym 17910 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 17911 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17912 sys1.cpu.aluIn1[5]
.sym 17913 sys1.irqen[2]
.sym 17915 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I1
.sym 17916 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17918 sys1.cpu.aluIn1[6]
.sym 17919 sys1.cpu.regs[11][6]
.sym 17920 sys1.cdo_SB_LUT4_O_I3
.sym 17921 sys1.dout_spi_ICE[18]
.sym 17922 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 17923 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 17924 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 17925 sys1.cdo[7]
.sym 17926 sys1.cpu.regsQ1[5]
.sym 17927 sys1.uart2.ove_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 17933 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I1
.sym 17935 sys1.cpu.regs[11][6]
.sym 17937 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.sym 17938 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 17939 sys1.cpu.regsD[6]
.sym 17940 sys1.cpu.regsD[4]
.sym 17942 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17943 sys1.cpu.regs[11][6]
.sym 17944 sys1.cpu.regs[2][6]
.sym 17945 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 17946 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17947 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 17948 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 17950 sys1.cpu.regs[14][6]
.sym 17952 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 17954 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 17958 sys1.cpu.regs[6][6]
.sym 17959 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17960 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 17963 sys1.cpu.regs[10][6]
.sym 17964 sys1.cpu.regs[10][6]
.sym 17967 sys1.cpu.regsD[4]
.sym 17975 sys1.cpu.regsD[6]
.sym 17978 sys1.cpu.regs[2][6]
.sym 17980 sys1.cpu.regs[6][6]
.sym 17981 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17984 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 17985 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I1
.sym 17986 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 17987 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.sym 17990 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17991 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 17993 sys1.cpu.regs[14][6]
.sym 17996 sys1.cpu.regs[11][6]
.sym 17997 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 17998 sys1.cpu.regs[10][6]
.sym 17999 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18002 sys1.cpu.regs[2][6]
.sym 18003 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18004 sys1.cpu.regs[6][6]
.sym 18005 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 18008 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 18009 sys1.cpu.regs[10][6]
.sym 18010 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 18011 sys1.cpu.regs[11][6]
.sym 18012 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 18013 clk_$glb_clk
.sym 18015 sys1.dout_spi_ICE[1]
.sym 18016 sys1.dout_spi_ICE[2]
.sym 18017 ICE_LED2_SB_LUT4_I2_O
.sym 18018 sys1.dout_spi_ICE[4]
.sym 18019 sys1.cpu.rdata_SB_LUT4_O_30_I1
.sym 18020 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18021 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 18022 sys1.dout_spi_ICE[3]
.sym 18023 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 18025 sys1.cpu.regs[8][22]
.sym 18026 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 18027 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 18028 sys1.cpu.regs[2][4]
.sym 18029 EN_5V_M4_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 18030 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 18031 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 18033 sys1.cdo[6]
.sym 18038 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18039 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 18040 sys1.cpu.aluIn1[5]
.sym 18041 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 18042 sys1.cpu.IR[23]
.sym 18043 sys1.cdo[3]
.sym 18044 sys1.cpu.rdata_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18045 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 18046 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 18047 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 18048 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18049 sys1.uart2.ove_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 18050 sys1.cpu.regs[12][5]
.sym 18057 LORA_DIO1_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 18058 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 18064 sys1.cpu.rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18067 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 18068 sys1.uart2.stopb
.sym 18069 sys1.cpu.rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18070 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18071 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18072 sys1.tcount[3]
.sym 18073 $PACKER_VCC_NET
.sym 18074 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 18075 sys1.wr_spi_ICE
.sym 18076 sys1.dout_spi_ICE[22]
.sym 18080 sys1.cdo_SB_LUT4_O_I3
.sym 18082 ICE_LED2_SB_LUT4_I2_O
.sym 18083 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 18084 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 18085 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18086 sys1.tcount[2]
.sym 18088 $nextpnr_ICESTORM_LC_32$O
.sym 18091 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 18094 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 18096 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18097 $PACKER_VCC_NET
.sym 18100 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 18103 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 18107 sys1.cdo_SB_LUT4_O_I3
.sym 18108 sys1.dout_spi_ICE[22]
.sym 18109 sys1.wr_spi_ICE
.sym 18110 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 18113 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 18114 LORA_DIO1_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 18115 sys1.cpu.rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18116 sys1.cpu.rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18119 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18121 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 18125 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18126 sys1.tcount[2]
.sym 18127 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 18128 ICE_LED2_SB_LUT4_I2_O
.sym 18131 sys1.uart2.stopb
.sym 18132 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18133 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 18134 sys1.tcount[3]
.sym 18135 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 18136 clk_$glb_clk
.sym 18138 sys1.cpu.regs[11][5]
.sym 18139 sys1.cpu.regs[11][6]
.sym 18140 sys1.cpu.rdata_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.sym 18141 sys1.uart2.ove_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 18142 sys1.cpu.regs[11][3]
.sym 18143 sys1.uart2.ove_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 18144 sys1.cpu.rdata_SB_LUT4_O_29_I2
.sym 18145 sys1.cpu.regs[11][4]
.sym 18146 sys1.cpu.PC[3]
.sym 18147 sys1.cpu.aluIn1[25]
.sym 18149 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 18151 LORA_DIO1_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 18153 gpout_bus[23]
.sym 18156 sys1.cdo[2]
.sym 18158 sys1.dout_spi_ICE[23]
.sym 18160 sys1.cpu.regsQ1[4]
.sym 18162 sys1.dout_spi_ICE[22]
.sym 18163 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18164 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 18165 sys1.dout_spi_ICE[9]
.sym 18166 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18168 sys1.cpu.opvalid
.sym 18169 ICE_LED1_SB_LUT4_I0_O
.sym 18171 sys1.dout_spi_ICE[19]
.sym 18172 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 18173 LORA_BUSY_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 18181 sys1.cpu.aluIn1_SB_LUT4_O_21_I0
.sym 18182 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 18184 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18185 sys1.cpu.regs[13][5]
.sym 18186 sys1.cpu.regsQ1_SB_LUT4_O_28_I2
.sym 18187 sys1.cpu.regsQ1_SB_LUT4_O_28_I3
.sym 18189 sys1.uart2.shrx[8]
.sym 18191 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 18195 sys1.uart2_do[3]
.sym 18197 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 18198 sys1.uart2.shrx[6]
.sym 18199 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 18200 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 18202 sys1.uart2.shrx[2]
.sym 18204 sys1.cpu.rdata_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18205 sys1.uart2.shrx[3]
.sym 18210 sys1.cpu.regs[12][5]
.sym 18213 sys1.uart2.shrx[3]
.sym 18220 sys1.uart2.shrx[2]
.sym 18224 sys1.cpu.regs[12][5]
.sym 18225 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18226 sys1.cpu.regs[13][5]
.sym 18227 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 18232 sys1.uart2.shrx[6]
.sym 18239 sys1.uart2.shrx[8]
.sym 18242 sys1.cpu.regsQ1_SB_LUT4_O_28_I3
.sym 18244 sys1.cpu.regsQ1_SB_LUT4_O_28_I2
.sym 18248 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 18249 sys1.cpu.regsQ1_SB_LUT4_O_28_I3
.sym 18250 sys1.cpu.aluIn1_SB_LUT4_O_21_I0
.sym 18251 sys1.cpu.regsQ1_SB_LUT4_O_28_I2
.sym 18254 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 18255 sys1.uart2_do[3]
.sym 18256 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 18257 sys1.cpu.rdata_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18258 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 18259 clk_$glb_clk
.sym 18267 sys1.dout_spi_ICE[22]
.sym 18268 sys1.cpu.rdata_SB_LUT4_O_9_I3
.sym 18269 sys1.cpu.PC1[18]
.sym 18270 $PACKER_VCC_NET
.sym 18271 sys1.cpu.regs[10][16]
.sym 18274 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 18275 sys1.cpu.regsD[6]
.sym 18276 sys1.cpu.PC[18]
.sym 18277 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 18278 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 18280 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 18281 sys1.dout_spi_ICE[5]
.sym 18282 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 18284 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18285 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 18287 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 18288 sys1.cpu.regsD[3]
.sym 18289 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 18290 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 18291 sys1.dout_spi_ICE[17]
.sym 18292 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 18293 sys1.cdo[23]
.sym 18294 $PACKER_VCC_NET
.sym 18295 sys1.cpu.regsQ1[3]
.sym 18296 sys1.tcount[22]
.sym 18303 sys1.cpu.regsD[3]
.sym 18304 sys1.cpu.IR[15]
.sym 18306 sys1.cpu.regs[8][3]
.sym 18309 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18311 sys1.cpu.regs[13][5]
.sym 18312 sys1.cpu.IR[15]
.sym 18313 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 18314 sys1.cpu.regs[11][3]
.sym 18315 sys1.cpu.regs[9][3]
.sym 18316 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 18320 sys1.cpu.IR[20]
.sym 18322 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18323 sys1.cpu.regs[9][3]
.sym 18324 sys1.cpu.regs[12][5]
.sym 18325 sys1.cpu.regsQ1_SB_LUT4_O_30_I2
.sym 18326 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18327 sys1.cpu.regs[10][3]
.sym 18328 sys1.cpu.opvalid
.sym 18329 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18330 sys1.cpu.regsQ1_SB_LUT4_O_30_I3
.sym 18332 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 18335 sys1.cpu.regs[8][3]
.sym 18336 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 18337 sys1.cpu.regs[9][3]
.sym 18338 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18341 sys1.cpu.regsQ1_SB_LUT4_O_30_I3
.sym 18343 sys1.cpu.regsQ1_SB_LUT4_O_30_I2
.sym 18347 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18348 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 18349 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18350 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18353 sys1.cpu.regs[11][3]
.sym 18354 sys1.cpu.IR[20]
.sym 18355 sys1.cpu.opvalid
.sym 18356 sys1.cpu.regs[10][3]
.sym 18359 sys1.cpu.IR[20]
.sym 18360 sys1.cpu.opvalid
.sym 18361 sys1.cpu.regs[8][3]
.sym 18362 sys1.cpu.regs[9][3]
.sym 18367 sys1.cpu.regsD[3]
.sym 18371 sys1.cpu.regs[12][5]
.sym 18372 sys1.cpu.IR[15]
.sym 18373 sys1.cpu.regs[13][5]
.sym 18377 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 18378 sys1.cpu.regs[10][3]
.sym 18379 sys1.cpu.regs[11][3]
.sym 18380 sys1.cpu.IR[15]
.sym 18381 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 18382 clk_$glb_clk
.sym 18388 sys1.dout_spi_ICE[19]
.sym 18389 LORA_BUSY_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 18390 sys1.cpu.rdata_SB_LUT4_O_11_I3
.sym 18391 sys1.cpu.regsQ1_SB_LUT4_O_30_I2
.sym 18392 sys1.cpu.regs[5][30]
.sym 18393 sys1.cpu.regs[13][5]
.sym 18396 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 18398 sys1.cdo[1]
.sym 18399 sys1.cpu.regs[13][5]
.sym 18400 sys1.ram0.ram_array.11.1.0_RDATA_1
.sym 18401 sys1.cpu.rdata_SB_LUT4_O_9_I3
.sym 18402 sys1.cpu.regsQ1_SB_LUT4_O_30_I3
.sym 18403 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 18404 sys1.cpu.regsD[30]
.sym 18405 sys1.cpu.regs[2][3]
.sym 18406 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 18407 sys1.cpu.regsD[3]
.sym 18408 sys1.dout_spi_ICE[18]
.sym 18411 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 18413 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18415 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 18416 sys1.cdo_SB_LUT4_O_I3
.sym 18418 sys1.cdo[7]
.sym 18425 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18426 sys1.cpu.rdata_SB_LUT4_O_20_I2_SB_LUT4_O_I1
.sym 18427 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 18429 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18430 EN_5V_UP$SB_IO_OUT
.sym 18431 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 18432 sys1.dout_spi_ICE[11]
.sym 18433 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18434 sys1.tcount[1]
.sym 18435 sys1.uart2.shrx[2]
.sym 18437 sys1.uart2.shrx[1]
.sym 18439 LORA_DIO1_SB_LUT4_I1_O
.sym 18440 sys1.dout_spi_LORA[7]
.sym 18442 sys1.tcount[7]
.sym 18443 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 18444 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 18445 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 18449 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 18450 sys1.dout_spi_LORA[1]
.sym 18452 sys1.tcount[11]
.sym 18453 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 18454 LORA_DIO1_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 18455 sys1.uart2_do[1]
.sym 18459 sys1.tcount[7]
.sym 18460 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18461 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 18464 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 18465 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18466 sys1.dout_spi_ICE[11]
.sym 18467 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 18470 sys1.tcount[11]
.sym 18471 sys1.cpu.rdata_SB_LUT4_O_20_I2_SB_LUT4_O_I1
.sym 18473 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18478 sys1.uart2.shrx[1]
.sym 18485 sys1.uart2.shrx[2]
.sym 18488 sys1.uart2_do[1]
.sym 18489 sys1.dout_spi_LORA[1]
.sym 18490 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 18491 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 18494 sys1.tcount[1]
.sym 18495 LORA_DIO1_SB_LUT4_I1_O
.sym 18496 LORA_DIO1_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 18497 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18500 EN_5V_UP$SB_IO_OUT
.sym 18501 sys1.dout_spi_LORA[7]
.sym 18502 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 18503 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 18504 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 18505 clk_$glb_clk
.sym 18513 sys1.dout_spi_ICE[18]
.sym 18514 sys1.cpu.rdata_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18518 sys1.cpu.aluIn1_SB_LUT4_O_4_I0
.sym 18519 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18520 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18521 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 18523 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 18524 ICE_LED1_SB_LUT4_I0_I3
.sym 18525 sys1.ca[2]
.sym 18526 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 18527 sys1.cpu.rdata_SB_LUT4_O_1_I3
.sym 18528 gpout_bus[20]
.sym 18530 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18531 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 18532 sys1.cpu.aluIn1[5]
.sym 18533 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 18535 sys1.cpu.IR[23]
.sym 18536 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18538 sys1.cpu.rdata_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18539 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 18540 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18541 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 18548 sys1.cpu.regs[3][23]
.sym 18549 sys1.cpu.regs[0][23]
.sym 18550 sys1.cpu.regsQ1_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18552 sys1.cpu.regsD[23]
.sym 18554 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 18555 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 18556 sys1.cpu.regs[1][23]
.sym 18557 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18560 sys1.cpu.regs[7][23]
.sym 18561 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18562 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18564 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 18566 sys1.cpu.regs[4][23]
.sym 18568 sys1.cpu.regs[7][23]
.sym 18570 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18571 sys1.cpu.regs[5][23]
.sym 18572 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18574 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 18575 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 18576 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18579 sys1.cpu.regs[5][23]
.sym 18582 sys1.cpu.regs[7][23]
.sym 18583 sys1.cpu.regs[3][23]
.sym 18584 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18587 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 18588 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 18589 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 18590 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18593 sys1.cpu.regs[7][23]
.sym 18594 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 18595 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 18596 sys1.cpu.regs[5][23]
.sym 18599 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 18600 sys1.cpu.regs[3][23]
.sym 18601 sys1.cpu.regs[1][23]
.sym 18602 sys1.cpu.regsQ1_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18605 sys1.cpu.regsD[23]
.sym 18611 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 18612 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 18613 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18614 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18618 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18619 sys1.cpu.regs[5][23]
.sym 18620 sys1.cpu.regs[1][23]
.sym 18623 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18624 sys1.cpu.regs[4][23]
.sym 18625 sys1.cpu.regs[0][23]
.sym 18627 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 18628 clk_$glb_clk
.sym 18630 sys1.cpu.rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 18631 sys1.cpu.regs[2][23]
.sym 18632 sys1.cpu.rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 18633 sys1.cpu.rdata_SB_LUT4_O_I2
.sym 18634 sys1.cpu.aluIn1_SB_LUT4_O_14_I0
.sym 18635 sys1.cpu.aluIn1[23]
.sym 18636 sys1.cpu.regsQ1[23]
.sym 18637 ICE_LED1_SB_LUT4_I0_O
.sym 18638 sys1.ca[9]
.sym 18639 sys1.cdo[22]
.sym 18642 EN_5V_UP$SB_IO_OUT
.sym 18643 sys1.ca[10]
.sym 18644 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 18645 sys1.cdo[2]
.sym 18648 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 18650 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 18652 sys1.cpu.regs[3][23]
.sym 18653 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 18654 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 18656 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 18657 sys1.dout_spi_ICE[9]
.sym 18658 ICE_LED1_SB_LUT4_I0_I3
.sym 18659 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 18660 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 18661 ICE_LED1_SB_LUT4_I0_O
.sym 18662 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18663 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 18664 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 18665 sys1.cpu.regs[2][23]
.sym 18671 sys1.tcount[25]
.sym 18672 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18673 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18675 sys1.cpu.regsD[3]
.sym 18676 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 18678 sys1.cpu.regsD[5]
.sym 18679 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18680 sys1.cpu.regsQ1_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18681 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 18682 sys1.cpu.regsQ1_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 18683 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 18684 sys1.cpu.regs[6][23]
.sym 18685 sys1.cpu.regs[0][23]
.sym 18686 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 18687 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 18688 sys1.cpu.regs[2][23]
.sym 18689 sys1.cpu.regs[2][23]
.sym 18690 sys1.tcount[26]
.sym 18694 sys1.cpu.regsQ1_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 18696 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18698 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 18699 sys1.tcount[27]
.sym 18700 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 18701 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 18702 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 18704 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 18705 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18706 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18707 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18710 sys1.cpu.regs[2][23]
.sym 18711 sys1.cpu.regs[6][23]
.sym 18713 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18716 sys1.cpu.regsQ1_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 18717 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 18718 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 18719 sys1.cpu.regsQ1_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 18722 sys1.tcount[26]
.sym 18723 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 18724 sys1.tcount[27]
.sym 18725 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 18728 sys1.tcount[25]
.sym 18729 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 18730 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 18731 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 18735 sys1.cpu.regsD[3]
.sym 18741 sys1.cpu.regsD[5]
.sym 18746 sys1.cpu.regs[0][23]
.sym 18747 sys1.cpu.regs[2][23]
.sym 18748 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 18749 sys1.cpu.regsQ1_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 18750 sys1.cpu.regs[10]_SB_DFFE_Q_E_$glb_ce
.sym 18751 clk_$glb_clk
.sym 18753 sys1.cpu.aluIn1_SB_LUT4_O_2_I0
.sym 18754 sys1.cpu.regsQ1_SB_LUT4_O_10_I2
.sym 18755 sys1.cpu.rdata_SB_LUT4_O_13_I2
.sym 18756 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 18757 sys1.cpu.rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 18758 sys1.cpu.rdata_SB_LUT4_O_22_I2_SB_LUT4_O_I1
.sym 18759 sys1.cpu.rdata_SB_LUT4_O_5_I2
.sym 18760 sys1.cpu.regs[10][18]
.sym 18761 sys1.cpu.regs[0][3]
.sym 18762 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 18763 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 18765 sys1.tcount[25]
.sym 18766 sys1.cpu.regsD[23]
.sym 18767 sys1.cpu.regsD[23]
.sym 18770 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 18771 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 18774 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 18776 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 18777 sys1.cpu.regs[10][21]
.sym 18778 sys1.tcount[9]
.sym 18779 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 18780 sys1.tcount[22]
.sym 18781 sys1.tcount[9]
.sym 18782 sys1.cpu.PCci[17]
.sym 18783 sys1.cpu.aluIn1[23]
.sym 18784 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 18785 sys1.cpu.regsQ1[23]
.sym 18786 sys1.dout_spi_ICE[17]
.sym 18788 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 18796 sys1.cpu.regsD[21]
.sym 18799 sys1.cpu.regsD[16]
.sym 18801 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 18802 sys1.tcount[9]
.sym 18803 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 18804 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18805 sys1.cpu.regsD[20]
.sym 18808 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 18809 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18811 sys1.tcount[28]
.sym 18814 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 18817 sys1.cpu.regsD[23]
.sym 18824 sys1.tcount[11]
.sym 18825 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18827 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 18828 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18829 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18830 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 18839 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 18840 sys1.tcount[9]
.sym 18841 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 18842 sys1.tcount[28]
.sym 18845 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 18847 sys1.tcount[11]
.sym 18853 sys1.cpu.regsD[21]
.sym 18860 sys1.cpu.regsD[20]
.sym 18864 sys1.cpu.regsD[23]
.sym 18871 sys1.cpu.regsD[16]
.sym 18873 sys1.cpu.regs[10]_SB_DFFE_Q_E_$glb_ce
.sym 18874 clk_$glb_clk
.sym 18876 sys1.cpu.rdata_SB_LUT4_O_14_I2
.sym 18877 sys1.cpu.rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 18878 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 18879 sys1.cpu.rdata_SB_LUT4_O_15_I2
.sym 18880 sys1.cdo_SB_LUT4_O_6_I3_SB_DFFE_D_Q
.sym 18881 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 18882 sys1.cpu.rdata_SB_LUT4_O_22_I2
.sym 18883 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 18884 sys1.dout_spi_ICE[10]
.sym 18888 sys1.cdo[29]
.sym 18889 sys1.cpu.rdata_SB_LUT4_O_5_I2
.sym 18890 sys1.cpu.regsD[21]
.sym 18891 sys1.cpu.regsQ1[18]
.sym 18892 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 18893 sys1.cpu.regsD[20]
.sym 18895 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 18896 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 18898 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 18899 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I2
.sym 18903 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 18904 sys1.cpu.regs[9][22]
.sym 18905 sys1.cdo[26]
.sym 18907 sys1.cpu.regs[10][20]
.sym 18909 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 18911 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 18917 sys1.tcount[17]
.sym 18919 sys1.cpu.regsD[22]
.sym 18921 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18923 sys1.cpu.regs[10][23]
.sym 18925 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18926 sys1.cpu.regs[14][23]
.sym 18927 sys1.cpu.regs[11][23]
.sym 18930 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 18933 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 18934 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18935 sys1.cpu.regsD[23]
.sym 18936 sys1.cpu.regs[9][23]
.sym 18939 sys1.cpu.regs[8][23]
.sym 18940 sys1.tcount[22]
.sym 18943 sys1.cpu.IR[15]
.sym 18944 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 18945 sys1.cdo_SB_LUT4_O_6_I3_SB_DFFE_D_Q
.sym 18948 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 18950 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 18951 sys1.cpu.IR[15]
.sym 18952 sys1.cpu.regs[10][23]
.sym 18953 sys1.cpu.regs[11][23]
.sym 18956 sys1.cdo_SB_LUT4_O_6_I3_SB_DFFE_D_Q
.sym 18957 sys1.tcount[17]
.sym 18958 sys1.tcount[22]
.sym 18959 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 18962 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18964 sys1.cpu.regs[14][23]
.sym 18965 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18969 sys1.cpu.regsD[23]
.sym 18974 sys1.cpu.regs[10][23]
.sym 18975 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18976 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 18977 sys1.cpu.regs[11][23]
.sym 18980 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18981 sys1.cpu.regs[8][23]
.sym 18982 sys1.cpu.regs[9][23]
.sym 18983 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 18986 sys1.cpu.regsD[22]
.sym 18992 sys1.cpu.regs[9][23]
.sym 18993 sys1.cpu.regs[8][23]
.sym 18994 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 18995 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 18996 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 18997 clk_$glb_clk
.sym 18999 sys1.cpu.regs[0][22]
.sym 19000 sys1.cpu.regsQ1_SB_LUT4_O_11_I3
.sym 19001 sys1.cpu.regsQ1_SB_LUT4_O_11_I2
.sym 19002 sys1.cpu.regs[6][22]
.sym 19005 sys1.cdo[7]
.sym 19006 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19008 sys1.dout_spi_LORA[1]
.sym 19011 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 19012 sys1.cpu.rdata_SB_LUT4_O_22_I2
.sym 19013 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 19014 sys1.cpu.rdata_SB_LUT4_O_15_I2
.sym 19017 sys1.cpu.aluIn1[5]
.sym 19018 sys1.cpu.regsD[16]
.sym 19019 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 19021 sys1.cpu.regsD[16]
.sym 19022 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 19023 sys1.cpu.aluIn1[6]
.sym 19024 sys1.cpu.aluIn1[5]
.sym 19025 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 19029 sys1.cpu.IR[15]
.sym 19030 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 19033 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 19041 sys1.cpu.regs[4][22]
.sym 19042 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19043 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 19044 sys1.cdo_SB_LUT4_O_6_I3_SB_DFFE_D_Q
.sym 19048 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19049 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19051 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 19052 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19053 sys1.cpu.regs[0][22]
.sym 19054 sys1.cpu.regs[9][22]
.sym 19055 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19056 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19058 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 19059 sys1.cpu.regs[6][22]
.sym 19060 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19061 sys1.cpu.regs[2][22]
.sym 19063 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19066 sys1.cpu.regsD[22]
.sym 19067 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19070 sys1.cpu.regs[8][22]
.sym 19073 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 19074 sys1.cpu.regs[8][22]
.sym 19075 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19076 sys1.cpu.regs[9][22]
.sym 19079 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19080 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19081 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19082 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 19085 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19086 sys1.cpu.regs[4][22]
.sym 19087 sys1.cpu.regs[0][22]
.sym 19091 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19092 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19093 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 19094 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19097 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19098 sys1.cpu.regs[2][22]
.sym 19099 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19100 sys1.cpu.regs[6][22]
.sym 19103 sys1.cpu.regsD[22]
.sym 19111 sys1.cdo_SB_LUT4_O_6_I3_SB_DFFE_D_Q
.sym 19115 sys1.cpu.regs[6][22]
.sym 19117 sys1.cpu.regs[2][22]
.sym 19118 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19119 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 19120 clk_$glb_clk
.sym 19122 sys1.cpu.regs[7][16]
.sym 19123 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19124 sys1.cpu.aluIn1_SB_LUT4_O_8_I0
.sym 19125 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 19126 sys1.cpu.regs[7][22]
.sym 19127 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19130 sys1.cpu.regs[10][22]
.sym 19131 LORA_RESET_SB_LUT4_I0_I3
.sym 19134 LORA_RESET_SB_LUT4_I0_I3
.sym 19135 sys1.cpu.regs[11][16]
.sym 19136 EN_5V_M4_SB_DFFESR_Q_D
.sym 19137 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19138 sys1.cpu.regs[14][20]
.sym 19139 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 19140 sys1.cpu.regs[14][23]
.sym 19142 sys1.cpu.aluIn1[22]
.sym 19143 sys1.cpu.regs[11][23]
.sym 19146 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19147 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19150 sys1.cpu.regsQ1[17]
.sym 19152 sys1.cpu.regsD[22]
.sym 19153 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19154 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19155 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 19156 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 19157 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 19163 sys1.cpu.regs[0][22]
.sym 19164 sys1.cpu.regs[8][22]
.sym 19165 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19167 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19170 sys1.cpu.regsD[22]
.sym 19171 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19172 sys1.cpu.regs[4][22]
.sym 19173 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19175 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19176 sys1.cpu.regs[9][22]
.sym 19178 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19179 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19180 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19182 sys1.cpu.regs[1][22]
.sym 19183 sys1.cpu.regs[7][22]
.sym 19184 sys1.cpu.regs[3][22]
.sym 19187 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19188 sys1.cpu.regs[5][22]
.sym 19190 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 19192 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19194 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 19196 sys1.cpu.regs[7][22]
.sym 19197 sys1.cpu.regs[3][22]
.sym 19198 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19199 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19204 sys1.cpu.regsD[22]
.sym 19208 sys1.cpu.regs[0][22]
.sym 19209 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19210 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19211 sys1.cpu.regs[1][22]
.sym 19214 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19215 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19216 sys1.cpu.regs[8][22]
.sym 19217 sys1.cpu.regs[9][22]
.sym 19221 sys1.cpu.regs[1][22]
.sym 19222 sys1.cpu.regs[5][22]
.sym 19223 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19226 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19227 sys1.cpu.regs[4][22]
.sym 19228 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19229 sys1.cpu.regs[5][22]
.sym 19232 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 19233 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19234 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19235 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19238 sys1.cpu.regs[3][22]
.sym 19239 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19241 sys1.cpu.regs[7][22]
.sym 19242 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 19243 clk_$glb_clk
.sym 19245 sys1.cpu.aluIn1_SB_LUT4_O_10_I0
.sym 19246 sys1.cpu.aluAdder_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19249 sys1.cpu.aluIn1[20]
.sym 19250 sys1.cpu.regs[3][22]
.sym 19251 sys1.cpu.aluIn1_SB_LUT4_O_I0
.sym 19252 sys1.cpu.aluAdder_SB_LUT4_O_19_I2_SB_LUT4_O_I3
.sym 19257 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19264 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 19266 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19267 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 19269 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 19273 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 19274 sys1.cpu.regs[5][22]
.sym 19275 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 19277 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19278 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 19288 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 19291 sys1.cpu.regs[14][20]
.sym 19292 sys1.cpu.aluIn1_SB_LUT4_O_8_I1
.sym 19293 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 19296 sys1.cpu.aluIn1_SB_LUT4_O_8_I0
.sym 19298 sys1.cpu.IR[15]
.sym 19300 sys1.cpu.regsD[16]
.sym 19303 sys1.cpu.regs[11][16]
.sym 19306 sys1.cpu.aluIn1_SB_LUT4_O_8_I3
.sym 19308 sys1.cpu.regs[10][16]
.sym 19311 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19312 sys1.cpu.regsD[22]
.sym 19313 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19315 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19319 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19321 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19322 sys1.cpu.regs[14][20]
.sym 19327 sys1.cpu.regsD[22]
.sym 19337 sys1.cpu.aluIn1_SB_LUT4_O_8_I0
.sym 19338 sys1.cpu.aluIn1_SB_LUT4_O_8_I1
.sym 19339 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 19340 sys1.cpu.aluIn1_SB_LUT4_O_8_I3
.sym 19343 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19344 sys1.cpu.regs[11][16]
.sym 19345 sys1.cpu.regs[10][16]
.sym 19349 sys1.cpu.IR[15]
.sym 19350 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19351 sys1.cpu.regs[11][16]
.sym 19352 sys1.cpu.regs[10][16]
.sym 19358 sys1.cpu.regsD[16]
.sym 19362 sys1.cpu.aluIn1_SB_LUT4_O_8_I3
.sym 19364 sys1.cpu.aluIn1_SB_LUT4_O_8_I1
.sym 19365 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 19366 clk_$glb_clk
.sym 19368 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 19369 sys1.cpu.regsQ1[16]
.sym 19370 sys1.cpu.aluIn1_SB_LUT4_O_I3
.sym 19371 sys1.cpu.aluIn1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19372 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 19373 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 19374 sys1.cpu.aluIn1_SB_LUT4_O_I1
.sym 19375 sys1.cpu.aluIn1[16]
.sym 19377 sys1.cdo[21]
.sym 19380 sys1.cdo[19]
.sym 19381 sys1.cpu.regsQ1[19]
.sym 19382 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 19383 sys1.cdo[21]
.sym 19384 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 19385 sys1.cpu.aluAdder_SB_LUT4_O_19_I2_SB_LUT4_O_I3
.sym 19386 sys1.cpu.regsD[21]
.sym 19389 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 19390 sys1.cpu.regs[0][20]
.sym 19392 sys1.cdo[9]
.sym 19393 sys1.cpu.regs[0][16]
.sym 19395 sys1.cpu.regs[10][20]
.sym 19396 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 19397 sys1.cpu.regs[0][16]
.sym 19398 sys1.cpu.regsD[16]
.sym 19399 sys1.cpu.regs[7][16]
.sym 19401 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 19402 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 19403 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 19409 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 19410 sys1.cpu.regs[9][16]
.sym 19411 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 19412 sys1.cpu.regsD[16]
.sym 19413 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19414 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19415 sys1.cpu.regs[8][16]
.sym 19416 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19417 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19418 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19420 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 19421 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19422 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19423 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 19425 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19426 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19428 sys1.cpu.aluIn1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19429 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19430 sys1.cpu.regs[14][16]
.sym 19431 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 19432 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19433 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 19436 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 19437 sys1.cpu.regs[1][16]
.sym 19438 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19440 sys1.cpu.regs[3][16]
.sym 19442 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19443 sys1.cpu.regs[14][16]
.sym 19444 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19450 sys1.cpu.regsD[16]
.sym 19454 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19455 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 19456 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 19457 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19460 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19461 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19462 sys1.cpu.regs[9][16]
.sym 19463 sys1.cpu.regs[8][16]
.sym 19466 sys1.cpu.regs[3][16]
.sym 19467 sys1.cpu.regs[1][16]
.sym 19468 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19469 sys1.cpu.aluIn1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19472 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19473 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 19474 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19475 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19478 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 19479 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19480 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 19481 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 19484 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19485 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19486 sys1.cpu.regs[9][16]
.sym 19487 sys1.cpu.regs[8][16]
.sym 19488 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 19489 clk_$glb_clk
.sym 19491 sys1.cpu.aluIn1[2]
.sym 19492 sys1.cpu.aluIn1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19493 sys1.cpu.regs[5][22]
.sym 19494 sys1.cpu.aluIn1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19495 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19496 sys1.cpu.aluIn1_SB_LUT4_O_27_I2
.sym 19497 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19498 sys1.cpu.regs[5][16]
.sym 19499 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 19502 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 19507 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 19509 sys1.cpu.regsD[16]
.sym 19510 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 19511 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 19513 sys1.cdo_SB_LUT4_O_5_I3
.sym 19514 sys1.cpu.regsD[2]
.sym 19515 sys1.cpu.regs[13][2]
.sym 19516 sys1.cpu.regs[1][16]
.sym 19517 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 19518 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 19519 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 19520 sys1.cpu.IR[15]
.sym 19521 sys1.cpu.regs[9][20]
.sym 19523 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 19525 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 19532 sys1.cpu.regs[1][16]
.sym 19533 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19534 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 19535 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 19536 sys1.cpu.regsD[2]
.sym 19537 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19538 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19539 sys1.cpu.regs[3][16]
.sym 19540 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 19541 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19543 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19544 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19545 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19547 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19548 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19549 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19552 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19553 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19554 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 19556 sys1.cpu.regsD[21]
.sym 19557 sys1.cpu.regs[0][16]
.sym 19559 sys1.cpu.regs[7][16]
.sym 19560 sys1.cpu.regs[9][20]
.sym 19561 sys1.cpu.regs[8][20]
.sym 19562 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19565 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 19566 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 19567 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19568 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19571 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 19572 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19573 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19574 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19578 sys1.cpu.regsD[21]
.sym 19583 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19584 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19585 sys1.cpu.regs[3][16]
.sym 19586 sys1.cpu.regs[7][16]
.sym 19591 sys1.cpu.regsD[2]
.sym 19595 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19596 sys1.cpu.regs[1][16]
.sym 19597 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19598 sys1.cpu.regs[0][16]
.sym 19601 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19602 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19603 sys1.cpu.regs[8][20]
.sym 19604 sys1.cpu.regs[9][20]
.sym 19607 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 19608 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19609 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19610 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19611 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 19612 clk_$glb_clk
.sym 19614 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19615 sys1.cpu.aluIn1_SB_LUT4_O_4_I1
.sym 19616 sys1.cpu.regs[6][16]
.sym 19617 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 19618 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19619 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19620 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19621 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19622 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 19626 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19627 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 19631 sys1.cpu.aluIn1_SB_LUT4_O_27_I3
.sym 19632 sys1.cpu.aluIn1[18]
.sym 19633 sys1.cpu.aluIn1[2]
.sym 19634 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 19636 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 19637 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19638 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19639 sys1.cpu.aluIn1[18]
.sym 19640 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 19641 sys1.cpu.regsQ1[17]
.sym 19643 sys1.cpu.regsD[2]
.sym 19644 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19645 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 19646 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19647 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19649 sys1.cpu.regsD[22]
.sym 19656 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19657 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19661 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19663 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19664 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19665 sys1.cpu.regs[10][20]
.sym 19666 sys1.cpu.regs[14][18]
.sym 19668 sys1.cpu.regs[8][20]
.sym 19670 sys1.cpu.regsD[16]
.sym 19671 sys1.cpu.regs[14][20]
.sym 19672 sys1.cpu.regs[11][20]
.sym 19673 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 19677 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19679 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 19680 sys1.cpu.IR[15]
.sym 19681 sys1.cpu.regs[9][20]
.sym 19682 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19683 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19685 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19688 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19689 sys1.cpu.regs[10][20]
.sym 19691 sys1.cpu.regs[11][20]
.sym 19694 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19695 sys1.cpu.regs[14][20]
.sym 19696 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19700 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19701 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19702 sys1.cpu.regs[14][18]
.sym 19712 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19713 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 19714 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19715 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19718 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19719 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19720 sys1.cpu.regs[9][20]
.sym 19721 sys1.cpu.regs[8][20]
.sym 19726 sys1.cpu.regsD[16]
.sym 19730 sys1.cpu.regs[11][20]
.sym 19731 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19732 sys1.cpu.regs[10][20]
.sym 19733 sys1.cpu.IR[15]
.sym 19734 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 19735 clk_$glb_clk
.sym 19737 sys1.cpu.regs[11][17]
.sym 19738 sys1.cpu.regs[11][20]
.sym 19739 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19740 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 19741 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 19742 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 19743 sys1.cpu.regs[11][18]
.sym 19744 sys1.cpu.regs[11][19]
.sym 19745 sys1.cpu.aluAdder[25]
.sym 19751 sys1.cpu.regs[13][20]
.sym 19754 sys1.cpu.regs[14][18]
.sym 19755 sys1.cpu.aluIn1[21]
.sym 19760 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 19761 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 19763 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 19764 sys1.cpu.regs[10][19]
.sym 19765 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19766 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19767 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 19768 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 19771 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 19772 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19779 sys1.cpu.aluIn1_SB_LUT4_O_4_I1
.sym 19780 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 19781 sys1.cpu.aluIn1_SB_LUT4_O_6_I3
.sym 19783 sys1.cpu.aluIn1_SB_LUT4_O_6_I1
.sym 19787 sys1.cpu.aluIn1_SB_LUT4_O_4_I1
.sym 19788 sys1.cpu.aluIn1_SB_LUT4_O_4_I3
.sym 19789 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 19790 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19791 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 19792 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19796 sys1.cpu.aluIn1_SB_LUT4_O_6_I0
.sym 19797 sys1.cpu.aluIn1_SB_LUT4_O_4_I0
.sym 19800 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 19809 sys1.cpu.regsD[18]
.sym 19813 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 19817 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19818 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 19819 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19820 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 19825 sys1.cpu.regsD[18]
.sym 19829 sys1.cpu.aluIn1_SB_LUT4_O_4_I3
.sym 19831 sys1.cpu.aluIn1_SB_LUT4_O_4_I1
.sym 19841 sys1.cpu.aluIn1_SB_LUT4_O_6_I3
.sym 19842 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 19843 sys1.cpu.aluIn1_SB_LUT4_O_6_I1
.sym 19844 sys1.cpu.aluIn1_SB_LUT4_O_6_I0
.sym 19847 sys1.cpu.aluIn1_SB_LUT4_O_4_I1
.sym 19848 sys1.cpu.aluIn1_SB_LUT4_O_4_I0
.sym 19849 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 19850 sys1.cpu.aluIn1_SB_LUT4_O_4_I3
.sym 19857 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 19858 clk_$glb_clk
.sym 19860 sys1.cpu.aluIn1_SB_LUT4_O_2_I1
.sym 19861 sys1.cpu.regsQ1[17]
.sym 19862 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19863 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 19864 sys1.cpu.aluIn1[17]
.sym 19865 sys1.cpu.regs[3][17]
.sym 19866 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 19867 sys1.cpu.regs[3][18]
.sym 19872 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19874 sys1.cpu.aluIn1[19]
.sym 19876 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 19877 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 19879 sys1.cpu.regsD[20]
.sym 19883 sys1.cpu.regsD[18]
.sym 19884 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 19885 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19887 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 19889 sys1.cpu.regs[0][16]
.sym 19893 sys1.cpu.opvalid
.sym 19894 sys1.cpu.regs[12][2]
.sym 19895 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 19901 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 19903 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19905 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 19906 sys1.cpu.aluIn1_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19907 sys1.cpu.regs[1][18]
.sym 19908 sys1.cpu.aluIn1_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 19909 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19910 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 19911 sys1.cpu.regs[11][2]
.sym 19912 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 19913 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19915 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19916 sys1.cpu.regs[11][19]
.sym 19919 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19922 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 19923 sys1.cpu.regsD[19]
.sym 19924 sys1.cpu.regs[10][19]
.sym 19925 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19926 sys1.cpu.aluIn1_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 19929 sys1.cpu.regsD[18]
.sym 19930 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 19931 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 19932 sys1.cpu.regs[3][18]
.sym 19934 sys1.cpu.regs[11][19]
.sym 19935 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 19936 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 19937 sys1.cpu.regs[10][19]
.sym 19940 sys1.cpu.aluIn1_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19941 sys1.cpu.regs[3][18]
.sym 19942 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19943 sys1.cpu.regs[1][18]
.sym 19946 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 19947 sys1.cpu.aluIn1_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 19948 sys1.cpu.aluIn1_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 19949 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 19952 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 19953 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 19954 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 19955 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 19958 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 19959 sys1.cpu.regs[11][2]
.sym 19960 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19961 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19966 sys1.cpu.regsD[18]
.sym 19970 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 19971 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19972 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19973 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19979 sys1.cpu.regsD[19]
.sym 19980 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 19981 clk_$glb_clk
.sym 19983 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19984 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 19985 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 19986 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19987 sys1.cpu.aluIn1_SB_LUT4_O_2_I3
.sym 19988 sys1.cpu.regs[7][17]
.sym 19989 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 19990 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19999 sys1.cpu.regs[11][2]
.sym 20005 sys1.cpu.aluIn1[21]
.sym 20008 sys1.cpu.regs[11][2]
.sym 20009 sys1.cpu.regsD[19]
.sym 20010 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 20011 sys1.cpu.IR[15]
.sym 20012 sys1.cpu.IR[15]
.sym 20013 sys1.cpu.regs[3][17]
.sym 20014 sys1.cpu.regs[11][17]
.sym 20015 sys1.cpu.regs[13][2]
.sym 20016 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 20017 sys1.cpu.regs[12][19]
.sym 20024 sys1.cpu.regs[0][18]
.sym 20025 sys1.cpu.IR[15]
.sym 20026 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20027 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20028 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 20029 sys1.cpu.aluIn1_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20030 sys1.cpu.regs[12][2]
.sym 20031 sys1.cpu.regsD[18]
.sym 20032 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 20033 sys1.cpu.regs[2][18]
.sym 20034 sys1.cpu.regs[1][18]
.sym 20035 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 20037 sys1.cpu.regs[4][18]
.sym 20039 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20040 sys1.cpu.regs[6][18]
.sym 20041 sys1.cpu.regs[13][2]
.sym 20042 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 20043 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 20045 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 20048 sys1.cpu.regs[6][18]
.sym 20050 sys1.cpu.regs[14][19]
.sym 20051 sys1.cpu.regs[14][2]
.sym 20053 sys1.cpu.opvalid
.sym 20058 sys1.cpu.regsD[18]
.sym 20063 sys1.cpu.regs[14][19]
.sym 20064 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 20065 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 20066 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20069 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 20070 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 20071 sys1.cpu.regs[2][18]
.sym 20072 sys1.cpu.regs[6][18]
.sym 20075 sys1.cpu.regs[13][2]
.sym 20076 sys1.cpu.regs[12][2]
.sym 20077 sys1.cpu.IR[15]
.sym 20078 sys1.cpu.opvalid
.sym 20081 sys1.cpu.regs[0][18]
.sym 20082 sys1.cpu.regs[1][18]
.sym 20083 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 20084 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20087 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 20088 sys1.cpu.regs[6][18]
.sym 20089 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 20090 sys1.cpu.regs[4][18]
.sym 20093 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20094 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 20095 sys1.cpu.regs[14][2]
.sym 20096 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 20099 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 20100 sys1.cpu.regs[0][18]
.sym 20101 sys1.cpu.aluIn1_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20102 sys1.cpu.regs[2][18]
.sym 20103 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 20104 clk_$glb_clk
.sym 20106 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 20107 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 20108 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 20109 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20110 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 20111 sys1.cpu.regs[9][17]
.sym 20112 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20113 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20120 sys1.cpu.regs[2][17]
.sym 20122 sys1.cpu.regs[0][17]
.sym 20123 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 20126 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 20128 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 20135 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 20137 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 20140 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 20147 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 20149 sys1.cpu.regs[14][19]
.sym 20150 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 20151 sys1.cpu.regsD[18]
.sym 20152 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 20153 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 20155 sys1.cpu.regs[13][19]
.sym 20158 sys1.cpu.regs[14][2]
.sym 20160 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 20161 sys1.cpu.regs[10][2]
.sym 20163 sys1.cpu.opvalid
.sym 20165 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 20166 sys1.cpu.regs[12][2]
.sym 20167 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 20168 sys1.cpu.regs[11][2]
.sym 20169 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20170 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20171 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 20172 sys1.cpu.IR[15]
.sym 20175 sys1.cpu.regs[13][2]
.sym 20176 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 20177 sys1.cpu.regs[12][19]
.sym 20181 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 20182 sys1.cpu.regs[14][19]
.sym 20183 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20187 sys1.cpu.regsD[18]
.sym 20192 sys1.cpu.opvalid
.sym 20193 sys1.cpu.regs[12][19]
.sym 20194 sys1.cpu.IR[15]
.sym 20195 sys1.cpu.regs[13][19]
.sym 20198 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 20199 sys1.cpu.regs[14][2]
.sym 20201 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20204 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 20205 sys1.cpu.regs[12][2]
.sym 20206 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 20207 sys1.cpu.regs[13][2]
.sym 20210 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 20211 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 20212 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 20213 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 20216 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 20217 sys1.cpu.regs[10][2]
.sym 20218 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 20219 sys1.cpu.regs[11][2]
.sym 20222 sys1.cpu.regs[13][19]
.sym 20223 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 20224 sys1.cpu.regs[12][19]
.sym 20226 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 20227 clk_$glb_clk
.sym 20230 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20232 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20234 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20235 sys1.cpu.regs[8][17]
.sym 20241 sys1.cpu.regs[0][18]
.sym 20243 sys1.cpu.regsD[17]
.sym 20246 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 20252 sys1.cpu.regs[10][17]
.sym 20281 sys1.cpu.regsD[19]
.sym 20297 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 20305 sys1.cpu.regsD[19]
.sym 20349 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 20350 clk_$glb_clk
.sym 20360 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 20379 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 20424 CLKIN$SB_IO_IN
.sym 20453 sys1.irqvect[7][11]
.sym 20455 sys1.irqvect[7][6]
.sym 20459 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 20466 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 20467 sys1.cdo[8]
.sym 20470 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 20473 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 20476 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 20481 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 20485 EN_5V_UP_SB_DFFESR_Q_D
.sym 20496 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFE_Q_E
.sym 20502 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20507 sys1.uart0.dv_SB_LUT4_I2_O
.sym 20509 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 20510 sys1.uwrtx0
.sym 20527 sys1.uwrtx0
.sym 20530 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20545 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 20558 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 20560 sys1.uart0.dv_SB_LUT4_I2_O
.sym 20563 sys1.uart0.dv_SB_LUT4_I2_O
.sym 20565 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 20573 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFE_Q_E
.sym 20574 clk_$glb_clk
.sym 20585 sys1.dout_spi_ICE[29]
.sym 20586 sys1.cdo[11]
.sym 20590 sys1.dout_spi_ICE[7]
.sym 20591 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 20594 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20600 sys1.uart0.cntbit_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 20608 sys1.wr_spi_ICE
.sym 20617 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 20620 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20623 sys1.cdo[29]
.sym 20624 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20626 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20630 ICE_MOSI$SB_IO_OUT
.sym 20631 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_DFFE_Q_E
.sym 20634 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 20636 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 20639 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20642 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20644 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20645 sys1.control_ICE[11]
.sym 20646 sys1.wr_spi_ICE
.sym 20658 sys1.dout_spi_ICE[8]
.sym 20659 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 20662 sys1.cdo[9]
.sym 20666 sys1.wr_spi_ICE
.sym 20672 $PACKER_VCC_NET
.sym 20674 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 20677 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 20678 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 20679 sys1.mc_flag_SB_LUT4_I2_I1
.sym 20681 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 20682 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 20683 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 20689 $nextpnr_ICESTORM_LC_24$O
.sym 20691 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 20695 sys1.spi0.shreg_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 20698 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 20701 sys1.spi0.shreg_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 20703 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 20704 $PACKER_VCC_NET
.sym 20707 sys1.spi0.shreg_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 20709 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 20713 sys1.spi0.shreg_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 20715 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 20720 sys1.dout_spi_ICE[8]
.sym 20721 sys1.wr_spi_ICE
.sym 20722 sys1.cdo[9]
.sym 20723 sys1.spi0.shreg_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 20726 sys1.mc_flag_SB_LUT4_I2_I1
.sym 20728 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 20733 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 20735 sys1.mc_flag_SB_LUT4_I2_I1
.sym 20736 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 20737 clk_$glb_clk
.sym 20745 sys1.dout_spi_ICE[26]
.sym 20749 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20750 sys1.uart0.thr[2]
.sym 20751 sys1.dout_spi_ICE[11]
.sym 20753 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 20755 $PACKER_VCC_NET
.sym 20757 sys1.uart0.divider[7]
.sym 20759 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 20760 $PACKER_VCC_NET
.sym 20764 LORA_BUSY_SB_LUT4_I2_I0
.sym 20766 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 20767 sys1.dout_spi_ICE[12]
.sym 20768 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 20769 sys1.dout_spi_ICE[29]
.sym 20770 sys1.dout_spi_ICE[9]
.sym 20771 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 20772 sys1.irqvect[7][11]
.sym 20773 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 20781 $PACKER_VCC_NET
.sym 20782 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 20788 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 20789 $PACKER_VCC_NET
.sym 20791 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 20792 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 20794 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20795 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 20796 sys1.cdo[12]
.sym 20801 sys1.dout_spi_ICE[11]
.sym 20802 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 20805 sys1.uart0.dv_SB_LUT4_I2_O
.sym 20806 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 20811 sys1.wr_spi_ICE
.sym 20812 $nextpnr_ICESTORM_LC_20$O
.sym 20814 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 20818 sys1.spi0.shreg_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 20821 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 20824 sys1.spi0.shreg_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 20826 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 20827 $PACKER_VCC_NET
.sym 20830 sys1.spi0.shreg_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 20832 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 20833 $PACKER_VCC_NET
.sym 20836 sys1.spi0.shreg_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 20839 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 20842 sys1.spi0.shreg_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 20844 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 20849 sys1.wr_spi_ICE
.sym 20850 sys1.dout_spi_ICE[11]
.sym 20851 sys1.cdo[12]
.sym 20852 sys1.spi0.shreg_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 20856 sys1.uart0.dv_SB_LUT4_I2_O
.sym 20857 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20859 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 20860 clk_$glb_clk
.sym 20862 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20863 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20864 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20865 sys1.spi0.sin
.sym 20866 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 20867 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20868 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20869 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20870 sys1.irqvect[1][11]
.sym 20873 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 20875 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 20878 sys1.cdo[7]
.sym 20879 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 20880 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20882 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 20883 sys1.uart0.divider[6]
.sym 20885 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 20886 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20887 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 20888 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 20889 sys1.dout_spi_ICE[28]
.sym 20890 sys1.control_ICE[9]
.sym 20892 sys1.wr_spi_ICE
.sym 20894 sys1.control_ICE[11]
.sym 20895 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 20896 EN_1V4_M4_SB_DFFESR_Q_D
.sym 20897 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 20904 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20905 sys1.uwrtx0
.sym 20908 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 20909 sys1.dout_spi_ICE[12]
.sym 20913 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 20914 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 20915 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20916 sys1.control_ICE[10]
.sym 20920 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20922 EN_1V4_M4_SB_DFFESR_Q_D
.sym 20923 sys1.dout_spi_ICE[8]
.sym 20924 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20925 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20926 EN_5V_UP_SB_DFFESR_Q_D
.sym 20928 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20932 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 20934 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20936 sys1.control_ICE[10]
.sym 20942 EN_5V_UP_SB_DFFESR_Q_D
.sym 20950 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 20956 EN_1V4_M4_SB_DFFESR_Q_D
.sym 20960 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20961 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20962 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 20963 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 20972 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20973 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 20974 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20975 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20978 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 20979 sys1.dout_spi_ICE[8]
.sym 20980 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20981 sys1.dout_spi_ICE[12]
.sym 20982 sys1.uwrtx0
.sym 20983 clk_$glb_clk
.sym 20984 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 20985 sys1.irqvect[5][11]
.sym 20986 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 20987 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20988 ICE_MOSI_SB_LUT4_O_I2
.sym 20989 ICE_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20990 ICE_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 20991 ICE_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20992 ICE_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20995 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 20996 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 20997 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 20999 $PACKER_VCC_NET
.sym 21000 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 21001 sys1.cpu.regs[13][8]
.sym 21003 sys1.irqvect[4][6]
.sym 21006 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 21008 sys1.dout_spi_ICE[12]
.sym 21009 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21010 sys1.irqvect[3][11]
.sym 21011 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21012 EN_5V_UP_SB_DFFESR_Q_D
.sym 21013 ICE_MOSI$SB_IO_OUT
.sym 21017 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 21020 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21027 sys1.cdo[6]
.sym 21028 $PACKER_VCC_NET
.sym 21030 ICE_MOSI_SB_LUT4_O_I0
.sym 21033 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21034 ICE_MOSI_SB_LUT4_O_I3
.sym 21036 sys1.control_ICE[10]
.sym 21037 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 21039 sys1.control_ICE[12]
.sym 21041 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21050 sys1.control_ICE[9]
.sym 21053 ICE_MOSI_SB_LUT4_O_I2
.sym 21054 sys1.control_ICE[11]
.sym 21057 sys1.cdo[11]
.sym 21058 $nextpnr_ICESTORM_LC_0$O
.sym 21061 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21064 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 21066 $PACKER_VCC_NET
.sym 21067 sys1.control_ICE[9]
.sym 21068 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21070 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 21072 sys1.control_ICE[10]
.sym 21073 $PACKER_VCC_NET
.sym 21074 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 21076 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 21078 $PACKER_VCC_NET
.sym 21079 sys1.control_ICE[11]
.sym 21080 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 21083 sys1.control_ICE[12]
.sym 21085 $PACKER_VCC_NET
.sym 21086 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 21092 sys1.cdo[11]
.sym 21095 ICE_MOSI_SB_LUT4_O_I2
.sym 21096 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21097 ICE_MOSI_SB_LUT4_O_I0
.sym 21098 ICE_MOSI_SB_LUT4_O_I3
.sym 21101 sys1.cdo[6]
.sym 21105 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 21106 clk_$glb_clk
.sym 21107 reset_$glb_sr
.sym 21114 sys1.dout_spi_ICE[24]
.sym 21115 sys1.dout_spi_ICE[0]
.sym 21118 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 21119 sys1.cpu.PCci[20]
.sym 21120 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 21121 sys1.ca[5]
.sym 21123 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 21125 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21127 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 21130 ICE_MOSI_SB_LUT4_O_I3
.sym 21132 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 21133 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 21134 LORA_CS_SB_LUT4_O_I2
.sym 21135 sys1.control_ICE[11]
.sym 21136 sys1.dout_spi_ICE[27]
.sym 21137 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 21138 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 21140 sys1.cpu.rdata_SB_LUT4_O_28_I2
.sym 21142 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21143 sys1.cdo[11]
.sym 21150 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 21152 sys1.dout_spi_ICE[6]
.sym 21156 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 21157 $PACKER_VCC_NET
.sym 21158 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 21160 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 21162 sys1.cdo[7]
.sym 21164 sys1.wr_spi_ICE
.sym 21169 sys1.cdo[8]
.sym 21171 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 21172 sys1.dout_spi_ICE[7]
.sym 21173 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 21177 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21181 $nextpnr_ICESTORM_LC_25$O
.sym 21183 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 21187 sys1.spi0.shreg_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 21190 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 21193 sys1.spi0.shreg_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 21196 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 21199 sys1.spi0.shreg_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 21201 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 21202 $PACKER_VCC_NET
.sym 21205 sys1.spi0.shreg_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 21207 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21211 sys1.spi0.shreg_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 21214 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 21218 sys1.cdo[8]
.sym 21219 sys1.dout_spi_ICE[7]
.sym 21220 sys1.wr_spi_ICE
.sym 21221 sys1.spi0.shreg_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 21225 sys1.cdo[7]
.sym 21226 sys1.dout_spi_ICE[6]
.sym 21227 sys1.wr_spi_ICE
.sym 21228 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 21229 clk_$glb_clk
.sym 21231 sys1.irqvect[3][11]
.sym 21232 sys1.irqvect[3][6]
.sym 21233 sys1.cpu.rdata_SB_LUT4_O_28_I2
.sym 21234 sys1.cpu.rdata_SB_LUT4_O_25_I3
.sym 21235 sys1.irqvect[3][3]
.sym 21236 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21237 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 21238 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 21239 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 21240 sys1.control_ICE[13]
.sym 21241 sys1.mc_flag_SB_DFFE_Q_D
.sym 21243 sys1.irqen[3]
.sym 21244 sys1.ca[11]
.sym 21245 sys1.uwrbaud0
.sym 21246 sys1.ca[8]
.sym 21247 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 21248 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21249 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21250 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 21252 sys1.uart0.thr[3]
.sym 21253 sys1.urd0
.sym 21254 sys1.dout_spi_ICE[23]
.sym 21256 LORA_BUSY_SB_LUT4_I2_I0
.sym 21257 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21258 sys1.irqvect[2][11]
.sym 21259 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 21262 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 21263 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21264 sys1.dout_spi_ICE[8]
.sym 21265 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 21266 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 21274 LORA_DIO1_SB_LUT4_I1_I3
.sym 21279 sys1.mc_flag_SB_DFFE_Q_E
.sym 21286 sys1.control_ICE[9]
.sym 21290 sys1.mc_flag_SB_DFFE_Q_E
.sym 21293 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 21294 sys1.mc_flag_SB_DFFE_Q_D
.sym 21297 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 21301 EN_1V4_M4_SB_LUT4_I1_I3
.sym 21305 sys1.mc_flag_SB_DFFE_Q_D
.sym 21313 sys1.control_ICE[9]
.sym 21320 sys1.mc_flag_SB_DFFE_Q_E
.sym 21341 LORA_DIO1_SB_LUT4_I1_I3
.sym 21343 EN_1V4_M4_SB_LUT4_I1_I3
.sym 21347 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 21348 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 21350 sys1.mc_flag_SB_DFFE_Q_D
.sym 21351 sys1.mc_flag_SB_DFFE_Q_E
.sym 21352 clk_$glb_clk
.sym 21354 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21355 sys1.cpu.rdata_SB_LUT4_O_26_I3
.sym 21356 sys1.cpu.rdata_SB_LUT4_O_27_I2
.sym 21357 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.sym 21358 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21359 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21360 sys1.cpu.IR[4]
.sym 21361 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21364 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 21365 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 21366 sys1.cpu.PC0[19]
.sym 21368 LORA_DIO1_SB_LUT4_I1_I3
.sym 21370 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 21371 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 21372 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21373 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 21374 sys1.dout_spi_ICE[6]
.sym 21375 sys1.cpu.PC0[18]
.sym 21376 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I3
.sym 21379 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 21380 sys1.cpu.rdata_SB_LUT4_O_25_I3
.sym 21381 sys1.wr_spi_ICE
.sym 21382 sys1.irqvect[3][3]
.sym 21383 sys1.dv2
.sym 21384 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 21385 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 21386 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 21387 sys1.cdo[11]
.sym 21388 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 21398 sys1.cdo[11]
.sym 21400 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I1
.sym 21401 sys1.uart1.ove_SB_LUT4_I3_I2
.sym 21402 LORA_BUSY_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 21403 sys1.cdo[3]
.sym 21404 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 21405 sys1.control_ICE[11]
.sym 21406 LORA_CS_SB_LUT4_O_I2
.sym 21407 sys1.ove1
.sym 21408 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.sym 21409 sys1.uart0.ove_SB_LUT4_I0_O
.sym 21413 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21416 LORA_BUSY_SB_LUT4_I2_I0
.sym 21417 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3
.sym 21418 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21422 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 21424 sys1.uart1.ove_SB_LUT4_I3_I1
.sym 21426 sys1.dout_spi_ICE[0]
.sym 21429 sys1.cdo[3]
.sym 21434 LORA_BUSY_SB_LUT4_I2_I0
.sym 21435 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 21437 LORA_CS_SB_LUT4_O_I2
.sym 21440 sys1.uart1.ove_SB_LUT4_I3_I1
.sym 21441 sys1.ove1
.sym 21442 sys1.uart1.ove_SB_LUT4_I3_I2
.sym 21443 sys1.uart0.ove_SB_LUT4_I0_O
.sym 21446 sys1.control_ICE[11]
.sym 21452 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3
.sym 21453 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I1
.sym 21454 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.sym 21464 sys1.dout_spi_ICE[0]
.sym 21465 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21466 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21467 LORA_BUSY_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 21472 sys1.cdo[11]
.sym 21474 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 21475 clk_$glb_clk
.sym 21476 reset_$glb_sr
.sym 21477 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 21478 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21479 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 21480 sys1.irqvect[4][2]
.sym 21481 sys1.irqvect[4][3]
.sym 21482 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21483 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 21484 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21485 sys1.cdo[8]
.sym 21486 sys1.cpu.regsQ1[29]
.sym 21487 sys1.cdi[1]
.sym 21488 sys1.cpu.aluIn1_SB_LUT4_O_2_I0
.sym 21489 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 21490 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 21491 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 21492 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.sym 21493 sys1.cpu.regs[13][8]
.sym 21496 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 21497 sys1.dv2
.sym 21499 sys1.cdo[3]
.sym 21500 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 21501 sys1.cpu.rdata_SB_LUT4_O_25_I1
.sym 21502 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 21503 sys1.cpu.PC0[6]
.sym 21504 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21505 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1
.sym 21506 sys1.cpu.rdata_SB_LUT4_O_31_I1
.sym 21507 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21508 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21509 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21510 sys1.cdi[2]
.sym 21511 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21512 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I3
.sym 21518 sys1.irqvect[2][3]
.sym 21519 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21520 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21522 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21525 sys1.irqvect[6][3]
.sym 21526 sys1.irqvect[5][3]
.sym 21527 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 21528 sys1.uart1.ove_SB_LUT4_I3_O
.sym 21529 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 21531 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 21532 sys1.cpu.IR[5]
.sym 21534 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 21535 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21536 sys1.cdo[3]
.sym 21537 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21538 sys1.irqvect[4][3]
.sym 21539 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 21542 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21543 sys1.uart2.ove_SB_LUT4_I3_O
.sym 21544 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 21545 sys1.cdo[2]
.sym 21546 sys1.irqvect[0][3]
.sym 21547 sys1.irqvect[7][3]
.sym 21548 sys1.uart2.ove_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 21549 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21553 sys1.cdo[3]
.sym 21557 sys1.uart1.ove_SB_LUT4_I3_O
.sym 21559 sys1.uart2.ove_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 21560 sys1.uart2.ove_SB_LUT4_I3_O
.sym 21563 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 21564 sys1.irqvect[5][3]
.sym 21565 sys1.irqvect[7][3]
.sym 21566 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 21569 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21570 sys1.irqvect[2][3]
.sym 21571 sys1.irqvect[6][3]
.sym 21572 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21577 sys1.cdo[2]
.sym 21581 sys1.cpu.IR[5]
.sym 21582 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 21583 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 21587 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21588 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21589 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21590 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21593 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21594 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 21595 sys1.irqvect[0][3]
.sym 21596 sys1.irqvect[4][3]
.sym 21597 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 21598 clk_$glb_clk
.sym 21599 reset_$glb_sr
.sym 21600 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21601 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21602 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 21603 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 21604 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21605 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 21606 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I3
.sym 21607 sys1.cpu.IR[6]
.sym 21609 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 21610 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 21611 sys1.cpu.rdata_SB_LUT4_O_29_I2
.sym 21612 sys1.cpu.rdata_SB_LUT4_O_29_I0
.sym 21614 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 21615 sys1.cpu.PCci[2]
.sym 21616 sys1.cpu.Bimm[7]
.sym 21617 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21620 sys1.cpu.IR[5]
.sym 21621 sys1.cdi[24]
.sym 21622 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 21623 sys1.cpu.regsD[7]
.sym 21624 sys1.irqen[5]
.sym 21625 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 21626 sys1.irqvect[4][2]
.sym 21627 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21628 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 21629 sys1.irqvect[5][2]
.sym 21630 $PACKER_GND_NET
.sym 21631 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 21632 sys1.irqvect[1][3]
.sym 21633 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 21634 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 21635 sys1.cdi[23]
.sym 21641 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 21643 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 21644 sys1.cpu.PCci[6]
.sym 21646 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 21648 LORA_BUSY_SB_LUT4_I2_I0
.sym 21651 sys1.cpu.IR[0]
.sym 21652 sys1.cpu.rdata_SB_LUT4_O_29_I1
.sym 21653 sys1.cdo[2]
.sym 21654 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 21656 sys1.cpu.IR[1]
.sym 21657 sys1.cpu.rdata_SB_LUT4_O_29_I3
.sym 21662 sys1.cpu.rdata_SB_LUT4_O_29_I0
.sym 21663 sys1.irqen[2]
.sym 21664 sys1.cpu.rdata_SB_LUT4_O_29_I2
.sym 21667 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21670 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 21672 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_I3
.sym 21674 sys1.irqen[2]
.sym 21675 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21681 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 21683 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 21686 sys1.cpu.rdata_SB_LUT4_O_29_I3
.sym 21687 sys1.cpu.rdata_SB_LUT4_O_29_I0
.sym 21688 sys1.cpu.rdata_SB_LUT4_O_29_I1
.sym 21689 sys1.cpu.rdata_SB_LUT4_O_29_I2
.sym 21692 LORA_BUSY_SB_LUT4_I2_I0
.sym 21695 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 21698 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_I3
.sym 21700 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 21704 sys1.cdo[2]
.sym 21711 sys1.cpu.PCci[6]
.sym 21713 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 21718 sys1.cpu.IR[0]
.sym 21719 sys1.cpu.IR[1]
.sym 21720 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 21721 clk_$glb_clk
.sym 21722 reset_$glb_sr
.sym 21723 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21724 sys1.cdi[0]
.sym 21725 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1
.sym 21726 sys1.irqen[0]
.sym 21727 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21728 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 21729 sys1.irqen[5]
.sym 21730 sys1.irqen[4]
.sym 21731 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 21732 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 21733 sys1.cpu.IR[23]
.sym 21735 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 21736 sys1.ca[11]
.sym 21738 sys1.cpu.regs[10][6]
.sym 21739 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 21740 sys1.cpu.Bimm[11]
.sym 21741 sys1.cpu.regs[10][6]
.sym 21742 EN_5V_M4_SB_LUT4_I3_O
.sym 21743 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 21744 sys1.ca[12]
.sym 21745 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 21747 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 21748 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21749 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 21750 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 21751 sys1.cdo[3]
.sym 21752 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 21753 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 21754 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 21755 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 21756 sys1.cpu.opvalid
.sym 21757 sys1.dout_spi_ICE[8]
.sym 21758 sys1.cpu.PC[4]
.sym 21765 sys1.cdi[1]
.sym 21766 sys1.cpu.rdata_SB_LUT4_O_30_I0
.sym 21768 sys1.cpu.PC[18]
.sym 21769 sys1.cpu.rdata_SB_LUT4_O_30_I2
.sym 21772 sys1.irqen[1]
.sym 21779 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21782 sys1.cpu.PC[4]
.sym 21787 sys1.cpu.PC[20]
.sym 21788 sys1.cpu.rdata_SB_LUT4_O_30_I3
.sym 21789 sys1.cdi[0]
.sym 21793 sys1.cpu.rdata_SB_LUT4_O_30_I1
.sym 21795 sys1.cdi[23]
.sym 21797 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21800 sys1.irqen[1]
.sym 21803 sys1.cpu.rdata_SB_LUT4_O_30_I3
.sym 21804 sys1.cpu.rdata_SB_LUT4_O_30_I1
.sym 21805 sys1.cpu.rdata_SB_LUT4_O_30_I2
.sym 21806 sys1.cpu.rdata_SB_LUT4_O_30_I0
.sym 21811 sys1.cdi[0]
.sym 21816 sys1.cdi[23]
.sym 21821 sys1.cpu.PC[4]
.sym 21830 sys1.cpu.PC[18]
.sym 21836 sys1.cpu.PC[20]
.sym 21839 sys1.cdi[1]
.sym 21844 clk_$glb_clk
.sym 21846 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21847 sys1.irqvect[0][2]
.sym 21848 sys1.irqvect[0][3]
.sym 21849 sys1.cpu.rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 21850 sys1.cpu.regsD[5]
.sym 21851 sys1.cpu.regsD_SB_LUT4_O_29_I2
.sym 21852 sys1.cpu.regsD_SB_LUT4_O_28_I2
.sym 21853 sys1.cpu.regsD[4]
.sym 21856 sys1.cpu.aluIn1[6]
.sym 21857 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 21858 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I2
.sym 21859 sys1.irqen[5]
.sym 21860 sys1.cpu.rdata_SB_LUT4_O_30_I0
.sym 21862 sys1.cdo[4]
.sym 21863 sys1.cpu.aluIn1[6]
.sym 21865 sys1.ram0.ram_array.0.0.0_RDATA
.sym 21866 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 21867 sys1.cdi[0]
.sym 21868 sys1.cpu.PCci[4]
.sym 21869 sys1.irqvect[1][2]
.sym 21870 LORA_DIO1_SB_LUT4_I1_I2
.sym 21871 sys1.cpu.regsD[5]
.sym 21873 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 21874 sys1.dout_spi_ICE[16]
.sym 21875 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 21876 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 21877 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 21878 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 21879 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21880 sys1.irqen[2]
.sym 21881 sys1.wr_spi_ICE
.sym 21888 sys1.cpu.regs[14][6]
.sym 21889 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 21891 sys1.cpu.aluIn1_SB_LUT4_O_19_I0
.sym 21894 sys1.cpu.regsQ1_SB_LUT4_O_27_I3
.sym 21895 sys1.cpu.regs[12][6]
.sym 21897 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 21898 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 21902 sys1.cpu.IR[15]
.sym 21903 sys1.cdo[2]
.sym 21904 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21905 $PACKER_GND_NET
.sym 21906 sys1.cpu.regsQ1_SB_LUT4_O_27_I2
.sym 21907 sys1.cpu.regs[13][6]
.sym 21908 sys1.cdo[1]
.sym 21909 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 21910 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 21911 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21915 sys1.cpu.regs[13][6]
.sym 21916 sys1.cpu.opvalid
.sym 21918 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21923 sys1.cdo[1]
.sym 21929 sys1.cdo[2]
.sym 21932 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21933 sys1.cpu.regs[14][6]
.sym 21934 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 21935 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 21938 sys1.cpu.regsQ1_SB_LUT4_O_27_I2
.sym 21939 sys1.cpu.aluIn1_SB_LUT4_O_19_I0
.sym 21940 sys1.cpu.regsQ1_SB_LUT4_O_27_I3
.sym 21941 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 21944 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 21945 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 21946 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 21947 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 21950 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 21952 sys1.cpu.regs[12][6]
.sym 21953 sys1.cpu.regs[13][6]
.sym 21957 sys1.cpu.regsQ1_SB_LUT4_O_27_I2
.sym 21959 sys1.cpu.regsQ1_SB_LUT4_O_27_I3
.sym 21962 sys1.cpu.regs[13][6]
.sym 21963 sys1.cpu.opvalid
.sym 21964 sys1.cpu.regs[12][6]
.sym 21965 sys1.cpu.IR[15]
.sym 21966 $PACKER_GND_NET
.sym 21967 clk_$glb_clk
.sym 21968 reset_$glb_sr
.sym 21969 EN_5V_M4_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 21970 EN_5V_M4_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 21971 sys1.cpu.regs[4][6]
.sym 21972 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 21973 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 21974 ICE_LED4_SB_DFFESR_Q_D
.sym 21975 sys1.cdo[6]
.sym 21976 sys1.cpu.aluIn1_SB_LUT4_O_21_I0
.sym 21977 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 21978 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 21980 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 21981 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 21982 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 21984 sys1.cpu.IR[23]
.sym 21985 sys1.cpu.regs[0][6]
.sym 21986 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 21987 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.sym 21988 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21989 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 21990 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21991 sys1.cpu.regs[12][6]
.sym 21992 sys1.irqvect[0][3]
.sym 21993 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 21994 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 21995 sys1.cdo[4]
.sym 21996 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21997 sys1.cpu.regsD[5]
.sym 21998 sys1.cdo[6]
.sym 21999 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 22000 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22001 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22002 sys1.cdi[2]
.sym 22003 sys1.cpu.regsD[4]
.sym 22004 sys1.dout_spi_ICE[4]
.sym 22010 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22011 sys1.dout_spi_ICE[22]
.sym 22012 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22014 sys1.dout_spi_ICE[19]
.sym 22015 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 22016 ICE_LED3$SB_IO_OUT
.sym 22017 sys1.dout_spi_ICE[3]
.sym 22019 sys1.dout_spi_ICE[2]
.sym 22020 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22021 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 22023 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22026 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22027 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22028 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22029 sys1.dout_spi_ICE[23]
.sym 22030 sys1.dout_spi_ICE[18]
.sym 22031 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22033 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22034 sys1.cpu.regsD[6]
.sym 22035 sys1.dout_spi_ICE[7]
.sym 22036 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22037 sys1.dout_spi_ICE[6]
.sym 22038 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 22039 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22043 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22044 sys1.dout_spi_ICE[22]
.sym 22045 sys1.dout_spi_ICE[18]
.sym 22046 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 22049 sys1.cpu.regsD[6]
.sym 22055 sys1.dout_spi_ICE[2]
.sym 22056 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22057 sys1.dout_spi_ICE[6]
.sym 22058 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 22061 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 22062 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22063 sys1.dout_spi_ICE[3]
.sym 22064 ICE_LED3$SB_IO_OUT
.sym 22067 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22068 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22069 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22070 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22073 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 22074 sys1.dout_spi_ICE[7]
.sym 22075 sys1.dout_spi_ICE[3]
.sym 22076 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22079 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22080 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22081 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22082 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22085 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 22086 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22087 sys1.dout_spi_ICE[23]
.sym 22088 sys1.dout_spi_ICE[19]
.sym 22089 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 22090 clk_$glb_clk
.sym 22092 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22093 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 22094 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22095 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 22096 sys1.cpu.rdata_SB_LUT4_O_8_I3
.sym 22097 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 22098 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 22099 sys1.irqvect[2][2]
.sym 22100 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22101 sys1.cpu.PC[4]
.sym 22102 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 22103 sys1.cdo_SB_LUT4_O_5_I3
.sym 22104 sys1.cpu.opvalid
.sym 22105 sys1.cdo[6]
.sym 22106 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 22108 sys1.ca[3]
.sym 22109 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22110 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22112 ICE_LED3$SB_IO_OUT
.sym 22114 sys1.cpu.PCci[5]
.sym 22115 EN_5V_M4_SB_DFFESR_Q_D
.sym 22116 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 22117 sys1.cpu.rdata_SB_LUT4_O_8_I3
.sym 22118 sys1.ram0.ram_array.0.1.0_WCLKE
.sym 22119 sys1.cdo[1]
.sym 22120 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 22121 sys1.dout_spi_LORA[4]
.sym 22122 sys1.cdo_SB_LUT4_O_1_I3
.sym 22123 sys1.cdo_SB_LUT4_O_3_I3
.sym 22124 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 22125 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 22126 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 22127 sys1.cdi[23]
.sym 22133 sys1.dout_spi_ICE[1]
.sym 22135 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22137 ICE_LED2$SB_IO_OUT
.sym 22138 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 22140 sys1.dout_spi_ICE[3]
.sym 22142 sys1.cdo[2]
.sym 22143 sys1.cdo[1]
.sym 22144 sys1.dout_spi_ICE[17]
.sym 22145 sys1.cpu.rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I1
.sym 22149 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22150 sys1.dout_spi_ICE[2]
.sym 22151 sys1.wr_spi_ICE
.sym 22152 ICE_LED1_SB_LUT4_I0_O
.sym 22154 sys1.cdo[3]
.sym 22155 sys1.cdo[4]
.sym 22156 sys1.dout_spi_ICE[5]
.sym 22157 sys1.dout_spi_ICE[1]
.sym 22160 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 22161 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22162 sys1.dout_spi_ICE[0]
.sym 22163 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 22164 sys1.dout_spi_ICE[21]
.sym 22166 sys1.wr_spi_ICE
.sym 22168 sys1.dout_spi_ICE[0]
.sym 22169 sys1.cdo[1]
.sym 22172 sys1.dout_spi_ICE[1]
.sym 22173 sys1.cdo[2]
.sym 22175 sys1.wr_spi_ICE
.sym 22178 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22179 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 22180 ICE_LED2$SB_IO_OUT
.sym 22181 sys1.dout_spi_ICE[2]
.sym 22184 sys1.dout_spi_ICE[3]
.sym 22185 sys1.cdo[4]
.sym 22187 sys1.wr_spi_ICE
.sym 22190 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22191 sys1.cpu.rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I1
.sym 22192 sys1.dout_spi_ICE[1]
.sym 22193 ICE_LED1_SB_LUT4_I0_O
.sym 22196 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 22197 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 22198 sys1.dout_spi_ICE[1]
.sym 22199 sys1.dout_spi_ICE[17]
.sym 22202 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 22203 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22204 sys1.dout_spi_ICE[21]
.sym 22205 sys1.dout_spi_ICE[5]
.sym 22208 sys1.dout_spi_ICE[2]
.sym 22210 sys1.cdo[3]
.sym 22211 sys1.wr_spi_ICE
.sym 22212 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22213 clk_$glb_clk
.sym 22221 sys1.dout_spi_ICE[20]
.sym 22222 sys1.dout_spi_ICE[5]
.sym 22223 sys1.uart0.thr[2]
.sym 22224 sys1.cpu.regsQ1[16]
.sym 22225 sys1.cpu.regsQ1[16]
.sym 22228 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 22229 sys1.cpu.regsQ1[6]
.sym 22230 sys1.cpu.regsQ1[3]
.sym 22231 sys1.cdo[23]
.sym 22232 sys1.irqvect[2][2]
.sym 22233 sys1.ca[11]
.sym 22234 sys1.ca[12]
.sym 22235 sys1.ca[6]
.sym 22236 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O
.sym 22237 sys1.cpu.regsD[3]
.sym 22239 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 22240 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 22241 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 22242 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22243 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 22244 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 22245 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 22246 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22247 sys1.dout_spi_ICE[19]
.sym 22248 sys1.cpu.opvalid
.sym 22249 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 22250 sys1.dout_spi_ICE[21]
.sym 22257 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22260 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 22261 sys1.dout_spi_LORA[2]
.sym 22262 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 22263 sys1.cpu.regsD[6]
.sym 22265 sys1.uart2_do[2]
.sym 22266 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22267 sys1.dout_spi_ICE[4]
.sym 22269 sys1.cpu.regsD[5]
.sym 22270 sys1.uart2.ove_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 22275 sys1.cpu.regsD[4]
.sym 22276 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 22277 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 22279 sys1.cpu.regsD[3]
.sym 22281 sys1.dout_spi_LORA[4]
.sym 22282 sys1.cpu.rdata_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.sym 22283 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 22285 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 22289 sys1.cpu.regsD[5]
.sym 22297 sys1.cpu.regsD[6]
.sym 22301 sys1.uart2_do[2]
.sym 22302 sys1.dout_spi_LORA[2]
.sym 22303 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 22304 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22307 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22308 sys1.dout_spi_LORA[4]
.sym 22309 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22310 sys1.dout_spi_ICE[4]
.sym 22314 sys1.cpu.regsD[3]
.sym 22319 sys1.uart2.ove_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 22320 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 22321 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 22322 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 22326 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 22327 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 22328 sys1.cpu.rdata_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.sym 22333 sys1.cpu.regsD[4]
.sym 22335 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 22336 clk_$glb_clk
.sym 22338 sys1.cpu.regs[5][5]
.sym 22339 sys1.cdo[1]
.sym 22340 sys1.cpu.rdata_SB_LUT4_O_8_I2
.sym 22341 sys1.cpu.aluIn1[3]
.sym 22342 sys1.cpu.regs[5][3]
.sym 22343 sys1.cdi[23]
.sym 22344 sys1.cpu.regs[5][30]
.sym 22345 sys1.cpu.aluIn1_SB_LUT4_O_12_I0
.sym 22346 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22347 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 22348 sys1.cpu.regs[10][18]
.sym 22350 sys1.cpu.regs[11][5]
.sym 22352 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 22353 sys1.cpu.regsQ1[5]
.sym 22354 sys1.cdi[8]
.sym 22355 sys1.cpu.IR[12]
.sym 22356 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22357 sys1.dout_spi_LORA[2]
.sym 22358 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 22359 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 22362 sys1.cdo_SB_LUT4_O_4_I3
.sym 22363 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 22364 sys1.uart2_do[0]
.sym 22365 sys1.dout_spi_ICE[16]
.sym 22366 ICE_LED1_SB_DFFESR_Q_D
.sym 22367 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22368 sys1.cpu.aluAdder[3]
.sym 22369 sys1.wr_spi_ICE
.sym 22370 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22371 LORA_DIO1_SB_LUT4_I1_I2
.sym 22372 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 22373 sys1.tcount[20]
.sym 22379 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 22383 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22385 sys1.dout_spi_ICE[22]
.sym 22387 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22389 $PACKER_VCC_NET
.sym 22393 sys1.wr_spi_ICE
.sym 22394 sys1.cdo_SB_LUT4_O_1_I3
.sym 22395 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 22398 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 22399 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 22401 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 22404 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 22405 sys1.tcount[22]
.sym 22406 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22408 sys1.dout_spi_ICE[21]
.sym 22411 $nextpnr_ICESTORM_LC_33$O
.sym 22414 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 22417 sys1.spi0.shreg_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 22419 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 22420 $PACKER_VCC_NET
.sym 22423 sys1.spi0.shreg_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 22425 $PACKER_VCC_NET
.sym 22426 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 22429 sys1.spi0.shreg_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 22432 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 22435 sys1.spi0.shreg_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 22437 $PACKER_VCC_NET
.sym 22438 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 22441 sys1.spi0.shreg_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 22443 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 22448 sys1.cdo_SB_LUT4_O_1_I3
.sym 22449 sys1.wr_spi_ICE
.sym 22450 sys1.dout_spi_ICE[21]
.sym 22451 sys1.spi0.shreg_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 22454 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22455 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22456 sys1.tcount[22]
.sym 22457 sys1.dout_spi_ICE[22]
.sym 22458 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22459 clk_$glb_clk
.sym 22466 sys1.dout_spi_ICE[21]
.sym 22467 sys1.cdi[20]
.sym 22468 sys1.cpu.rdata_SB_LUT4_O_1_I3
.sym 22469 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 22470 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 22471 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 22473 sys1.cpu.regs[12][5]
.sym 22474 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 22475 $PACKER_VCC_NET
.sym 22476 sys1.cpu.rdata_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 22478 sys1.tcount[23]
.sym 22480 sys1.cpu.regs[12][5]
.sym 22481 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 22482 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 22483 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22484 sys1.cpu.rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 22485 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 22486 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 22487 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 22488 sys1.dout_spi_ICE[26]
.sym 22489 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 22490 sys1.cdo[6]
.sym 22491 sys1.cpu.regs[14][3]
.sym 22493 L_TX$SB_IO_OUT
.sym 22494 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 22495 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 22496 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 22504 gpout_bus[20]
.sym 22505 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 22507 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22510 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 22513 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22514 LORA_BUSY_SB_LUT4_I2_O
.sym 22515 $PACKER_VCC_NET
.sym 22516 sys1.dout_spi_ICE[18]
.sym 22518 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I2
.sym 22519 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 22520 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 22521 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 22522 sys1.cdo_SB_LUT4_O_4_I3
.sym 22523 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 22524 sys1.uart2_do[0]
.sym 22525 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 22529 sys1.wr_spi_ICE
.sym 22530 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 22531 LORA_DIO1_SB_LUT4_I1_I2
.sym 22532 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 22533 sys1.tcount[20]
.sym 22534 $nextpnr_ICESTORM_LC_13$O
.sym 22536 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 22540 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 22543 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 22546 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 22548 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 22549 $PACKER_VCC_NET
.sym 22552 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 22555 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 22559 sys1.cdo_SB_LUT4_O_4_I3
.sym 22560 sys1.dout_spi_ICE[18]
.sym 22561 sys1.wr_spi_ICE
.sym 22562 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 22565 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 22566 LORA_DIO1_SB_LUT4_I1_I2
.sym 22567 LORA_BUSY_SB_LUT4_I2_O
.sym 22568 sys1.uart2_do[0]
.sym 22571 gpout_bus[20]
.sym 22572 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22573 sys1.tcount[20]
.sym 22574 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 22577 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 22578 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I2
.sym 22579 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 22580 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 22581 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22582 clk_$glb_clk
.sym 22584 sys1.cpu.regs[3][23]
.sym 22585 sys1.cpu.rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 22586 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 22587 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 22588 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 22589 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22590 sys1.cpu.rdata_SB_LUT4_O_11_I2
.sym 22591 L_TX_SB_LUT4_I0_O
.sym 22592 LORA_BUSY$SB_IO_IN
.sym 22593 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22594 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22595 sys1.cpu.PCci[20]
.sym 22598 sys1.ca[4]
.sym 22600 sys1.cpu.opvalid
.sym 22601 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 22602 LORA_BUSY_SB_LUT4_I2_O
.sym 22603 ICE_LED1_SB_LUT4_I0_I3
.sym 22605 sys1.cpu.PCci[2]
.sym 22607 sys1.tcount[12]
.sym 22608 sys1.cpu.regsD[18]
.sym 22609 sys1.cpu.regsD[23]
.sym 22610 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 22611 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 22612 sys1.cpu.rdata_SB_LUT4_O_16_I2
.sym 22613 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 22614 sys1.cdo_SB_LUT4_O_1_I3
.sym 22615 sys1.cdo[3]
.sym 22616 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 22617 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 22618 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 22619 sys1.cdo_SB_LUT4_O_3_I3
.sym 22625 $PACKER_VCC_NET
.sym 22626 sys1.dout_spi_LORA[3]
.sym 22627 sys1.dout_spi_ICE[17]
.sym 22628 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 22629 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 22631 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 22633 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 22636 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22639 sys1.wr_spi_ICE
.sym 22642 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22645 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 22646 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 22647 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 22655 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 22656 sys1.cdo_SB_LUT4_O_5_I3
.sym 22657 $nextpnr_ICESTORM_LC_14$O
.sym 22660 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 22663 sys1.spi0.shreg_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 22665 $PACKER_VCC_NET
.sym 22666 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 22669 sys1.spi0.shreg_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 22672 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 22675 sys1.spi0.shreg_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 22678 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 22681 sys1.spi0.shreg_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 22683 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 22684 $PACKER_VCC_NET
.sym 22687 sys1.spi0.shreg_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 22690 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 22694 sys1.dout_spi_ICE[17]
.sym 22695 sys1.wr_spi_ICE
.sym 22696 sys1.cdo_SB_LUT4_O_5_I3
.sym 22697 sys1.spi0.shreg_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 22700 sys1.dout_spi_LORA[3]
.sym 22701 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 22702 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22703 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 22704 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22705 clk_$glb_clk
.sym 22707 sys1.cpu.rdata_SB_LUT4_O_16_I2
.sym 22708 sys1.cdo_SB_LUT4_O_1_I3
.sym 22709 sys1.cdo_SB_LUT4_O_I3
.sym 22710 sys1.cpu.rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 22711 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22712 sys1.cpu.rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I1
.sym 22713 sys1.cpu.rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 22714 sys1.cpu.regs[13][3]
.sym 22715 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 22716 sys1.cpu.regsQ1[17]
.sym 22717 sys1.cpu.regsQ1[17]
.sym 22721 sys1.cpu.PCci[17]
.sym 22722 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 22723 sys1.dout_spi_ICE[17]
.sym 22724 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 22725 sys1.cdo[23]
.sym 22726 sys1.cpu.regsQ1[3]
.sym 22727 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 22729 $PACKER_VCC_NET
.sym 22730 sys1.cpu.regsQ1[23]
.sym 22731 sys1.dout_spi_ICE[21]
.sym 22732 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 22733 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 22734 sys1.tcount[8]
.sym 22735 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 22736 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 22737 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_I1
.sym 22738 sys1.cpu.PCci[21]
.sym 22739 sys1.cpu.opvalid
.sym 22740 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 22741 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 22742 sys1.cdo[14]
.sym 22749 sys1.cpu.regsQ1_SB_LUT4_O_10_I2
.sym 22750 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 22752 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22753 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22754 sys1.dout_spi_ICE[18]
.sym 22756 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 22757 ICE_LED1$SB_IO_OUT
.sym 22758 sys1.dout_spi_ICE[26]
.sym 22759 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 22761 sys1.cpu.PCci[23]
.sym 22762 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 22763 sys1.cpu.regsD[23]
.sym 22765 sys1.cpu.regsQ1_SB_LUT4_O_10_I3
.sym 22766 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 22768 sys1.cpu.aluIn1_SB_LUT4_O_14_I0
.sym 22769 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 22770 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22772 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 22773 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 22777 ICE_LED1_SB_LUT4_I0_I3
.sym 22779 sys1.tcount[31]
.sym 22781 sys1.dout_spi_ICE[18]
.sym 22782 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 22783 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22784 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 22790 sys1.cpu.regsD[23]
.sym 22793 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 22794 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 22795 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22796 sys1.dout_spi_ICE[26]
.sym 22799 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 22800 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 22801 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22802 sys1.tcount[31]
.sym 22805 sys1.cpu.PCci[23]
.sym 22808 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 22811 sys1.cpu.regsQ1_SB_LUT4_O_10_I2
.sym 22812 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 22813 sys1.cpu.regsQ1_SB_LUT4_O_10_I3
.sym 22814 sys1.cpu.aluIn1_SB_LUT4_O_14_I0
.sym 22818 sys1.cpu.regsQ1_SB_LUT4_O_10_I2
.sym 22820 sys1.cpu.regsQ1_SB_LUT4_O_10_I3
.sym 22823 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 22824 ICE_LED1_SB_LUT4_I0_I3
.sym 22825 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 22826 ICE_LED1$SB_IO_OUT
.sym 22827 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 22828 clk_$glb_clk
.sym 22830 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 22831 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_I1
.sym 22832 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22833 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 22834 sys1.cpu.aluAdder_SB_LUT4_O_16_I2_SB_LUT4_O_I3
.sym 22835 sys1.cpu.aluAdder_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 22836 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 22837 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 22838 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 22839 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 22840 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 22841 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 22842 sys1.ca[11]
.sym 22843 sys1.cpu.rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 22844 sys1.cdo[26]
.sym 22845 sys1.cdo[7]
.sym 22846 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 22847 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 22849 sys1.cpu.PCci[23]
.sym 22850 sys1.cpu.rdata_SB_LUT4_O_I2
.sym 22851 sys1.tcount[29]
.sym 22852 sys1.cpu.IR[14]
.sym 22853 sys1.cdo_SB_LUT4_O_I3
.sym 22854 sys1.cdo_SB_LUT4_O_4_I3
.sym 22857 sys1.tcount[30]
.sym 22858 sys1.tcount[27]
.sym 22859 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22861 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 22862 ICE_LED1_SB_DFFESR_Q_D
.sym 22863 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 22864 sys1.cpu.aluAdder[3]
.sym 22865 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_I1
.sym 22871 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22873 sys1.cpu.rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 22874 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 22875 sys1.cdo_SB_LUT4_O_6_I3_SB_DFFE_D_Q
.sym 22877 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 22879 sys1.cpu.rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 22880 sys1.cpu.regsD[18]
.sym 22883 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22886 sys1.dout_spi_ICE[9]
.sym 22887 sys1.dout_spi_ICE[17]
.sym 22888 sys1.tcount[26]
.sym 22891 sys1.cpu.PCci[17]
.sym 22892 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I2
.sym 22894 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 22896 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 22897 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 22898 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 22900 sys1.tcount[18]
.sym 22904 sys1.cpu.PCci[17]
.sym 22907 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 22910 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 22911 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 22912 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I2
.sym 22913 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 22916 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22917 sys1.cpu.rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 22918 sys1.tcount[18]
.sym 22924 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 22928 sys1.cdo_SB_LUT4_O_6_I3_SB_DFFE_D_Q
.sym 22929 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22930 sys1.dout_spi_ICE[17]
.sym 22931 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 22934 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 22935 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 22936 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22937 sys1.dout_spi_ICE[9]
.sym 22940 sys1.cpu.rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 22942 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22943 sys1.tcount[26]
.sym 22949 sys1.cpu.regsD[18]
.sym 22950 sys1.cpu.regs[10]_SB_DFFE_Q_E_$glb_ce
.sym 22951 clk_$glb_clk
.sym 22953 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 22954 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 22955 sys1.cpu.rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 22956 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3
.sym 22957 gpout_bus[19]
.sym 22958 gpout_bus[16]
.sym 22959 sys1.cpu.regsQ1[22]
.sym 22960 sys1.cpu.rdata_SB_LUT4_O_12_I2
.sym 22962 sys1.cdi[1]
.sym 22964 sys1.cpu.aluIn1_SB_LUT4_O_2_I0
.sym 22966 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 22967 sys1.ca[11]
.sym 22968 sys1.cpu.IR[23]
.sym 22969 sys1.ca[11]
.sym 22970 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 22971 sys1.cpu.rdata_SB_LUT4_O_13_I2
.sym 22972 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 22973 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 22974 sys1.ca[8]
.sym 22975 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22976 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 22977 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 22978 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 22979 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 22980 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 22981 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 22982 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 22983 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 22984 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 22985 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 22987 sys1.cdo_SB_LUT4_O_6_I3
.sym 22988 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22994 sys1.tcount[9]
.sym 22995 sys1.cpu.rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 22997 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22999 sys1.cpu.rdata_SB_LUT4_O_22_I2_SB_LUT4_O_I1
.sym 23000 sys1.cdo[7]
.sym 23003 sys1.tcount[16]
.sym 23005 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 23006 sys1.cpu.rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 23009 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 23011 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 23013 sys1.cdo_SB_LUT4_O_6_I3
.sym 23014 sys1.cdo_SB_LUT4_O_4_I3
.sym 23015 gpout_bus[16]
.sym 23022 sys1.cdo[3]
.sym 23023 sys1.tcount[17]
.sym 23027 sys1.tcount[17]
.sym 23028 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 23030 sys1.cpu.rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 23033 gpout_bus[16]
.sym 23034 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 23035 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 23036 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 23039 sys1.cdo[7]
.sym 23045 sys1.cpu.rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 23047 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 23048 sys1.tcount[16]
.sym 23052 sys1.cdo_SB_LUT4_O_6_I3
.sym 23058 sys1.cdo_SB_LUT4_O_4_I3
.sym 23063 sys1.tcount[9]
.sym 23064 sys1.cpu.rdata_SB_LUT4_O_22_I2_SB_LUT4_O_I1
.sym 23066 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 23071 sys1.cdo[3]
.sym 23073 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 23074 clk_$glb_clk
.sym 23076 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 23077 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23078 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23079 sys1.cpu.regs[14][22]
.sym 23080 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I1
.sym 23081 sys1.cpu.regs[14][20]
.sym 23082 sys1.cpu.regs[14][23]
.sym 23083 sys1.cpu.aluIn1[22]
.sym 23085 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 23088 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 23089 sys1.cpu.regsQ1[22]
.sym 23090 sys1.cpu.regsQ1[17]
.sym 23091 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 23092 sys1.cpu.regsD_SB_LUT4_O_19_I2
.sym 23093 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 23094 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23095 sys1.ca[4]
.sym 23096 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 23097 sys1.cpu.regsD[22]
.sym 23099 sys1.tcount[16]
.sym 23100 sys1.cpu.regsD[23]
.sym 23101 sys1.cpu.IR[20]
.sym 23102 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 23104 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 23105 sys1.cpu.regs[12][23]
.sym 23106 sys1.cpu.regsD[18]
.sym 23107 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 23108 sys1.cdo[3]
.sym 23109 sys1.cdo[19]
.sym 23110 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 23111 sys1.cdo_SB_LUT4_O_3_I3
.sym 23118 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 23119 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 23122 sys1.cdo[7]
.sym 23123 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 23125 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 23128 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 23131 sys1.cpu.regs[0][22]
.sym 23132 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 23133 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 23135 sys1.cpu.regsD[22]
.sym 23137 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23141 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 23143 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23144 sys1.cpu.regs[14][22]
.sym 23145 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I1
.sym 23151 sys1.cpu.regs[0][22]
.sym 23156 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I1
.sym 23157 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 23158 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 23159 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 23162 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 23163 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 23164 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 23165 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 23171 sys1.cpu.regsD[22]
.sym 23189 sys1.cdo[7]
.sym 23192 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23193 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23195 sys1.cpu.regs[14][22]
.sym 23196 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 23197 clk_$glb_clk
.sym 23199 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 23200 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 23201 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23202 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 23203 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_I1
.sym 23204 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23205 sys1.cdo_SB_LUT4_O_2_I3
.sym 23206 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23208 sys1.cpu.IR[23]
.sym 23211 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 23212 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 23213 sys1.cdo[16]
.sym 23214 sys1.cpu.regs[14][22]
.sym 23215 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 23216 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 23217 sys1.cdo_SB_LUT4_O_7_I3
.sym 23218 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 23220 sys1.cpu.aluIn1[23]
.sym 23223 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 23224 sys1.cpu.rdata_SB_LUT4_O_12_I1
.sym 23225 sys1.cpu.regsQ1[21]
.sym 23227 sys1.cpu.opvalid
.sym 23229 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23231 sys1.cpu.PCci[21]
.sym 23232 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 23233 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 23241 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23242 sys1.cpu.regs[13][23]
.sym 23243 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 23246 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23247 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23249 sys1.cpu.regsD[16]
.sym 23251 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 23253 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 23257 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23258 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23259 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 23260 sys1.cpu.PCci[20]
.sym 23261 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 23265 sys1.cpu.regs[12][23]
.sym 23267 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 23269 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 23271 sys1.cpu.regsD[22]
.sym 23273 sys1.cpu.regsD[16]
.sym 23279 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23280 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 23281 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 23282 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23285 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 23287 sys1.cpu.PCci[20]
.sym 23291 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 23292 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 23293 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23294 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23297 sys1.cpu.regsD[22]
.sym 23303 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 23304 sys1.cpu.regs[12][23]
.sym 23305 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23306 sys1.cpu.regs[13][23]
.sym 23319 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 23320 clk_$glb_clk
.sym 23322 sys1.cpu.regs[0][20]
.sym 23323 sys1.cdo_SB_LUT4_O_4_I3
.sym 23324 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23325 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23326 sys1.cdo[19]
.sym 23327 sys1.cdo_SB_LUT4_O_3_I3
.sym 23328 sys1.cpu.aluAdder_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23329 sys1.cpu.regs[0][21]
.sym 23334 sys1.cpu.regs[7][16]
.sym 23335 sys1.cpu.regsD[16]
.sym 23336 sys1.cpu.regs[13][23]
.sym 23338 sys1.cpu.aluAdder_SB_LUT4_O_23_I2_SB_LUT4_O_I3
.sym 23339 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 23340 sys1.cdo[26]
.sym 23341 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 23342 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 23343 sys1.cdo[9]
.sym 23344 sys1.cpu.aluAdder_SB_LUT4_O_18_I2_SB_LUT4_O_I3
.sym 23346 sys1.cpu.aluIn1[20]
.sym 23347 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 23348 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23349 sys1.cpu.aluIn1[16]
.sym 23350 sys1.cpu.regs[12][20]
.sym 23351 sys1.cdo[11]
.sym 23353 ICE_LED1_SB_DFFESR_Q_D
.sym 23354 sys1.cpu.aluIn1_SB_LUT4_O_10_I0
.sym 23355 sys1.cpu.regs[0][20]
.sym 23356 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 23357 sys1.cdo_SB_LUT4_O_4_I3
.sym 23365 sys1.cpu.regsD[22]
.sym 23366 sys1.cpu.aluIn1[20]
.sym 23369 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 23371 sys1.cpu.IR[20]
.sym 23372 sys1.cpu.aluAdder_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23373 sys1.cpu.PCci[16]
.sym 23378 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 23380 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 23384 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 23385 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 23390 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 23391 sys1.cpu.PCci[21]
.sym 23397 sys1.cpu.PCci[21]
.sym 23398 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 23402 sys1.cpu.IR[20]
.sym 23403 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 23405 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 23421 sys1.cpu.aluIn1[20]
.sym 23427 sys1.cpu.regsD[22]
.sym 23433 sys1.cpu.PCci[16]
.sym 23434 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 23438 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 23440 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 23441 sys1.cpu.aluAdder_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23442 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 23443 clk_$glb_clk
.sym 23445 sys1.cpu.regs[12][20]
.sym 23446 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23447 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23448 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23449 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 23450 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 23451 sys1.cpu.regs[12][21]
.sym 23452 sys1.cpu.regs[12][16]
.sym 23453 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 23454 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 23458 sys1.cpu.aluAdder_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23459 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 23461 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 23465 sys1.cpu.aluIn1[5]
.sym 23466 sys1.cpu.aluIn1[6]
.sym 23467 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23469 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 23470 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 23472 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23474 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 23475 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3
.sym 23476 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23477 sys1.cpu.PCci[2]
.sym 23478 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 23479 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23480 sys1.cpu.regs[12][18]
.sym 23487 sys1.cpu.aluIn1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23489 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23490 sys1.cpu.aluIn1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23491 sys1.cdo_SB_LUT4_O_5_I3
.sym 23492 sys1.cpu.aluIn1_SB_LUT4_O_I0
.sym 23494 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 23495 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 23500 sys1.cpu.aluIn1_SB_LUT4_O_I1
.sym 23501 sys1.cpu.regs[5][16]
.sym 23502 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 23503 sys1.cdo[9]
.sym 23504 sys1.cpu.aluIn1_SB_LUT4_O_I3
.sym 23505 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23506 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23507 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 23508 sys1.cpu.regs[7][16]
.sym 23511 sys1.cdo[11]
.sym 23514 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23516 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 23519 sys1.cdo[11]
.sym 23525 sys1.cpu.aluIn1_SB_LUT4_O_I1
.sym 23528 sys1.cpu.aluIn1_SB_LUT4_O_I3
.sym 23531 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 23532 sys1.cpu.aluIn1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23533 sys1.cpu.aluIn1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23534 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 23537 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23538 sys1.cpu.regs[7][16]
.sym 23539 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 23540 sys1.cpu.regs[5][16]
.sym 23546 sys1.cdo_SB_LUT4_O_5_I3
.sym 23551 sys1.cdo[9]
.sym 23555 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23556 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23557 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 23558 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23561 sys1.cpu.aluIn1_SB_LUT4_O_I1
.sym 23562 sys1.cpu.aluIn1_SB_LUT4_O_I0
.sym 23563 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 23564 sys1.cpu.aluIn1_SB_LUT4_O_I3
.sym 23565 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 23566 clk_$glb_clk
.sym 23568 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 23569 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23570 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23571 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23572 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23573 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23574 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23575 sys1.cpu.regs[4][16]
.sym 23576 sys1.cdo_SB_LUT4_O_5_I3
.sym 23577 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 23580 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 23581 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23582 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 23583 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 23584 sys1.cpu.regsQ1[16]
.sym 23585 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 23586 sys1.cpu.regsD[2]
.sym 23588 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 23590 sys1.cpu.regs[14][16]
.sym 23591 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23594 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 23597 sys1.cpu.aluIn1[17]
.sym 23598 sys1.cpu.regsD[18]
.sym 23600 sys1.cpu.aluIn1[2]
.sym 23603 sys1.cpu.aluIn1[16]
.sym 23609 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23611 sys1.cpu.regs[6][16]
.sym 23612 sys1.cpu.aluIn1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 23615 sys1.cpu.aluIn1_SB_LUT4_O_27_I3
.sym 23617 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 23619 sys1.cpu.regsD[16]
.sym 23620 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 23622 sys1.cpu.regs[0][16]
.sym 23624 sys1.cpu.regs[5][16]
.sym 23628 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23629 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 23631 sys1.cpu.regs[2][16]
.sym 23632 sys1.cpu.regs[4][16]
.sym 23635 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 23637 sys1.cpu.PCci[2]
.sym 23638 sys1.cpu.aluIn1_SB_LUT4_O_27_I2
.sym 23639 sys1.cpu.regs[2][16]
.sym 23640 sys1.cpu.regsD[22]
.sym 23642 sys1.cpu.aluIn1_SB_LUT4_O_27_I2
.sym 23644 sys1.cpu.aluIn1_SB_LUT4_O_27_I3
.sym 23648 sys1.cpu.aluIn1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 23649 sys1.cpu.regs[2][16]
.sym 23650 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23651 sys1.cpu.regs[0][16]
.sym 23656 sys1.cpu.regsD[22]
.sym 23660 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23661 sys1.cpu.regs[6][16]
.sym 23662 sys1.cpu.regs[4][16]
.sym 23663 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 23666 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23667 sys1.cpu.regs[2][16]
.sym 23668 sys1.cpu.regs[6][16]
.sym 23669 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 23672 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 23674 sys1.cpu.PCci[2]
.sym 23678 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23679 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 23680 sys1.cpu.regs[5][16]
.sym 23681 sys1.cpu.regs[4][16]
.sym 23684 sys1.cpu.regsD[16]
.sym 23688 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 23689 clk_$glb_clk
.sym 23691 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23692 sys1.cpu.regs[13][20]
.sym 23693 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23694 sys1.cpu.regs[13][17]
.sym 23695 sys1.cpu.regs[13][18]
.sym 23696 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 23697 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 23698 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23700 sys1.cpu.aluAdder[16]
.sym 23703 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 23705 sys1.cpu.regsD[16]
.sym 23706 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 23707 sys1.ca[12]
.sym 23708 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 23709 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23711 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 23712 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 23713 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23714 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 23715 sys1.cpu.opvalid
.sym 23717 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 23718 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 23719 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23720 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 23724 sys1.cpu.opvalid
.sym 23732 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23733 sys1.cpu.IR[15]
.sym 23738 sys1.cpu.regs[14][18]
.sym 23740 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 23741 sys1.cpu.IR[15]
.sym 23743 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 23744 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 23745 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 23746 sys1.cpu.regs[11][18]
.sym 23747 sys1.cpu.regsD[16]
.sym 23748 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 23749 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23750 sys1.cpu.regs[12][18]
.sym 23752 sys1.cpu.regs[13][18]
.sym 23753 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 23755 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23756 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23757 sys1.cpu.regs[10][18]
.sym 23759 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 23763 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23765 sys1.cpu.regs[12][18]
.sym 23766 sys1.cpu.IR[15]
.sym 23767 sys1.cpu.regs[13][18]
.sym 23771 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 23772 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 23773 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23774 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 23779 sys1.cpu.regsD[16]
.sym 23783 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 23784 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 23785 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23786 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 23789 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23790 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 23791 sys1.cpu.regs[10][18]
.sym 23792 sys1.cpu.regs[11][18]
.sym 23795 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 23796 sys1.cpu.regs[10][18]
.sym 23797 sys1.cpu.regs[11][18]
.sym 23798 sys1.cpu.IR[15]
.sym 23801 sys1.cpu.regs[13][18]
.sym 23802 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 23803 sys1.cpu.regs[12][18]
.sym 23804 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23807 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23809 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 23810 sys1.cpu.regs[14][18]
.sym 23811 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 23812 clk_$glb_clk
.sym 23814 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23815 sys1.cpu.regs[9][20]
.sym 23816 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23817 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23818 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23819 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23820 sys1.cpu.regs[9][18]
.sym 23821 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23822 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23829 sys1.cpu.regs[12][2]
.sym 23832 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 23834 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 23836 sys1.cpu.opvalid
.sym 23839 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 23840 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 23841 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 23842 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 23843 sys1.cpu.regsD[18]
.sym 23845 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 23846 sys1.cpu.regsD[19]
.sym 23847 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23848 sys1.cpu.regs[1][2]
.sym 23849 sys1.cpu.regs[9][20]
.sym 23855 sys1.cpu.regsD[20]
.sym 23857 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23858 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 23860 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 23861 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 23862 sys1.cpu.regs[11][19]
.sym 23864 sys1.cpu.regsD[19]
.sym 23865 sys1.cpu.regs[8][18]
.sym 23866 sys1.cpu.IR[15]
.sym 23867 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23868 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 23870 sys1.cpu.regsD[18]
.sym 23873 sys1.cpu.regs[10][19]
.sym 23877 sys1.cpu.regs[9][18]
.sym 23878 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23880 sys1.cpu.regsD[17]
.sym 23882 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 23884 sys1.cpu.opvalid
.sym 23890 sys1.cpu.regsD[17]
.sym 23895 sys1.cpu.regsD[20]
.sym 23900 sys1.cpu.IR[15]
.sym 23901 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 23902 sys1.cpu.opvalid
.sym 23903 sys1.cpu.regs[11][19]
.sym 23906 sys1.cpu.regs[8][18]
.sym 23907 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 23908 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23909 sys1.cpu.regs[9][18]
.sym 23912 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23913 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 23914 sys1.cpu.regs[10][19]
.sym 23915 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23918 sys1.cpu.regs[8][18]
.sym 23919 sys1.cpu.regs[9][18]
.sym 23920 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 23921 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 23924 sys1.cpu.regsD[18]
.sym 23933 sys1.cpu.regsD[19]
.sym 23934 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 23935 clk_$glb_clk
.sym 23937 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 23938 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23939 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23940 sys1.cpu.regs[1][2]
.sym 23941 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 23942 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23943 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23944 sys1.cpu.regs[1][18]
.sym 23949 sys1.cpu.regs[11][17]
.sym 23950 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 23952 sys1.cpu.IR[15]
.sym 23957 sys1.cpu.regs[11][2]
.sym 23958 sys1.cpu.regs[9][20]
.sym 23959 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23960 sys1.cpu.regsD[19]
.sym 23962 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 23963 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23964 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 23965 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 23966 sys1.cpu.regsD[17]
.sym 23967 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23968 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 23969 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 23970 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 23978 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 23979 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 23982 sys1.cpu.aluIn1_SB_LUT4_O_2_I3
.sym 23983 sys1.cpu.regs[10][2]
.sym 23984 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 23986 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 23987 sys1.cpu.opvalid
.sym 23989 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 23990 sys1.cpu.regsD[17]
.sym 23991 sys1.cpu.regs[7][17]
.sym 23992 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 23994 sys1.cpu.IR[15]
.sym 23995 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 23997 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23999 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 24000 sys1.cpu.regsD[18]
.sym 24002 sys1.cpu.aluIn1_SB_LUT4_O_2_I1
.sym 24003 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 24005 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24006 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 24007 sys1.cpu.regs[3][17]
.sym 24009 sys1.cpu.aluIn1_SB_LUT4_O_2_I0
.sym 24011 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 24012 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 24013 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 24014 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 24019 sys1.cpu.aluIn1_SB_LUT4_O_2_I1
.sym 24020 sys1.cpu.aluIn1_SB_LUT4_O_2_I3
.sym 24023 sys1.cpu.opvalid
.sym 24024 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 24025 sys1.cpu.IR[15]
.sym 24026 sys1.cpu.regs[10][2]
.sym 24029 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 24030 sys1.cpu.regs[7][17]
.sym 24032 sys1.cpu.regs[3][17]
.sym 24035 sys1.cpu.aluIn1_SB_LUT4_O_2_I3
.sym 24036 sys1.cpu.aluIn1_SB_LUT4_O_2_I1
.sym 24037 sys1.cpu.aluIn1_SB_LUT4_O_2_I0
.sym 24038 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 24041 sys1.cpu.regsD[17]
.sym 24047 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 24048 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 24049 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24050 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24056 sys1.cpu.regsD[18]
.sym 24057 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 24058 clk_$glb_clk
.sym 24060 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24061 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 24062 sys1.cpu.regs[4][17]
.sym 24063 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24064 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24065 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24066 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24067 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 24068 sys1.cpu.aluIn1[17]
.sym 24070 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 24072 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 24073 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 24075 sys1.cpu.regs[1][2]
.sym 24076 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 24078 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 24079 sys1.cpu.regs[10][2]
.sym 24080 sys1.cpu.aluIn1[18]
.sym 24081 sys1.cpu.rdata_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 24083 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 24084 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 24086 sys1.cpu.regsD[18]
.sym 24089 sys1.cpu.aluIn1[17]
.sym 24091 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24093 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 24101 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 24103 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 24104 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 24106 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 24107 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 24108 sys1.cpu.regs[2][17]
.sym 24109 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24110 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24111 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24112 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 24113 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 24114 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 24115 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 24116 sys1.cpu.regs[0][17]
.sym 24117 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24119 sys1.cpu.regs[4][17]
.sym 24120 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 24121 sys1.cpu.regs[6][17]
.sym 24122 sys1.cpu.regs[7][17]
.sym 24124 sys1.cpu.regs[3][17]
.sym 24125 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24126 sys1.cpu.regsD[17]
.sym 24127 sys1.cpu.regs[4][17]
.sym 24128 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 24132 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24134 sys1.cpu.regs[0][17]
.sym 24135 sys1.cpu.regs[4][17]
.sym 24136 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 24137 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 24140 sys1.cpu.regs[3][17]
.sym 24141 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24142 sys1.cpu.regs[2][17]
.sym 24143 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 24146 sys1.cpu.regs[0][17]
.sym 24147 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 24148 sys1.cpu.regs[4][17]
.sym 24152 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24153 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24154 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 24155 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24158 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 24159 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 24160 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 24161 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 24167 sys1.cpu.regsD[17]
.sym 24170 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 24171 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24172 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 24173 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24176 sys1.cpu.regs[7][17]
.sym 24177 sys1.cpu.regs[6][17]
.sym 24178 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 24179 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 24180 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 24181 clk_$glb_clk
.sym 24183 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24184 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24185 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 24186 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24187 sys1.cpu.regs[6][17]
.sym 24188 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24189 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24190 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24192 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 24198 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 24199 sys1.cpu.regs[1][19]
.sym 24200 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 24203 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 24205 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24206 sys1.cpu.regs[10][19]
.sym 24210 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 24224 sys1.cpu.opvalid
.sym 24226 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 24227 sys1.cpu.regs[11][17]
.sym 24229 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24230 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 24231 sys1.cpu.regsD[17]
.sym 24232 sys1.cpu.IR[15]
.sym 24235 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24236 sys1.cpu.regs[10][17]
.sym 24237 sys1.cpu.regs[9][17]
.sym 24238 sys1.cpu.regs[8][17]
.sym 24239 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 24243 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24245 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 24246 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 24247 sys1.cpu.regs[14][17]
.sym 24248 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 24251 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 24253 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24255 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 24257 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 24258 sys1.cpu.regs[10][17]
.sym 24259 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 24260 sys1.cpu.regs[11][17]
.sym 24263 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 24264 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 24265 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24266 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24269 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 24270 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24272 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 24276 sys1.cpu.opvalid
.sym 24277 sys1.cpu.IR[15]
.sym 24278 sys1.cpu.regs[9][17]
.sym 24281 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 24282 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 24283 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24284 sys1.cpu.regs[14][17]
.sym 24287 sys1.cpu.regsD[17]
.sym 24293 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 24294 sys1.cpu.regs[10][17]
.sym 24295 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 24296 sys1.cpu.regs[11][17]
.sym 24299 sys1.cpu.regs[8][17]
.sym 24300 sys1.cpu.opvalid
.sym 24301 sys1.cpu.IR[15]
.sym 24302 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 24303 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 24304 clk_$glb_clk
.sym 24306 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24307 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24308 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24309 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24310 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 24312 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24313 sys1.cpu.regs[14][17]
.sym 24318 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 24320 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24321 sys1.cpu.regs[0][16]
.sym 24323 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 24324 sys1.cpu.opvalid
.sym 24326 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 24327 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 24330 ICE_LED4$SB_IO_OUT
.sym 24332 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 24334 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 24337 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 24348 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24353 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24356 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 24358 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 24360 sys1.cpu.regs[9][17]
.sym 24361 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 24366 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 24368 sys1.cpu.regsD[17]
.sym 24370 sys1.cpu.regs[14][17]
.sym 24372 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24374 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 24377 sys1.cpu.regs[8][17]
.sym 24386 sys1.cpu.regs[8][17]
.sym 24387 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 24388 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 24389 sys1.cpu.regs[9][17]
.sym 24399 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 24400 sys1.cpu.regs[14][17]
.sym 24401 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24410 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 24411 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 24412 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 24413 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24419 sys1.cpu.regsD[17]
.sym 24426 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 24427 clk_$glb_clk
.sym 24438 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24445 sys1.cpu.regs[12][19]
.sym 24449 ICE_LED3$SB_IO_OUT
.sym 24450 sys1.cpu.regsD[17]
.sym 24455 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 24456 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 24457 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24458 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 24500 ICE_LED2$SB_IO_OUT
.sym 24507 ICE_MOSI$SB_IO_OUT
.sym 24521 ICE_MOSI$SB_IO_OUT
.sym 24533 sys1.irqvect[7][5]
.sym 24534 sys1.irqvect[7][7]
.sym 24535 sys1.irqvect[7][4]
.sym 24540 sys1.cdo[11]
.sym 24543 sys1.irqvect[3][6]
.sym 24545 sys1.dout_spi_ICE[26]
.sym 24546 sys1.control_ICE[9]
.sym 24550 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 24553 sys1.dout_spi_ICE[24]
.sym 24562 ICE_SCK$SB_IO_OUT
.sym 24564 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24582 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 24593 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 24598 sys1.cdo[11]
.sym 24602 sys1.cdo[6]
.sym 24613 sys1.cdo[11]
.sym 24625 sys1.cdo[6]
.sym 24649 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 24650 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 24651 clk_$glb_clk
.sym 24652 reset_$glb_sr
.sym 24661 sys1.dout_spi_ICE[11]
.sym 24662 $PACKER_VCC_NET
.sym 24663 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24665 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24667 sys1.control_ICE[11]
.sym 24668 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24673 sys1.irqvect[7][11]
.sym 24674 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 24677 LORA_BUSY_SB_LUT4_I2_I0
.sym 24678 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 24689 sys1.cdo[7]
.sym 24694 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 24698 sys1.irqvect[7][5]
.sym 24700 sys1.irqvect[7][7]
.sym 24711 sys1.wr_spi_ICE
.sym 24712 sys1.dout_spi_ICE[26]
.sym 24713 sys1.dout_spi_ICE[29]
.sym 24714 sys1.irqvect[7][6]
.sym 24718 sys1.dout_spi_ICE[14]
.sym 24719 sys1.cdo[4]
.sym 24720 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 24723 sys1.irqvect[2][7]
.sym 24736 $PACKER_VCC_NET
.sym 24741 sys1.dout_spi_ICE[28]
.sym 24742 sys1.wr_spi_ICE
.sym 24744 $PACKER_VCC_NET
.sym 24746 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 24749 sys1.cdo[29]
.sym 24750 sys1.cdo[11]
.sym 24751 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 24753 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 24756 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 24759 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 24761 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 24766 $nextpnr_ICESTORM_LC_26$O
.sym 24769 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 24772 sys1.spi0.shreg_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 24774 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 24775 $PACKER_VCC_NET
.sym 24778 sys1.spi0.shreg_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 24780 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 24781 $PACKER_VCC_NET
.sym 24784 sys1.spi0.shreg_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 24786 $PACKER_VCC_NET
.sym 24787 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 24790 sys1.spi0.shreg_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 24792 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 24797 sys1.wr_spi_ICE
.sym 24798 sys1.cdo[29]
.sym 24799 sys1.dout_spi_ICE[28]
.sym 24800 sys1.spi0.shreg_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 24805 sys1.cdo[11]
.sym 24813 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 24814 clk_$glb_clk
.sym 24816 sys1.irqvect[6][11]
.sym 24817 sys1.irqvect[6][6]
.sym 24818 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 24820 sys1.irqvect[6][7]
.sym 24822 sys1.irqvect[6][5]
.sym 24823 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24826 sys1.cdo[5]
.sym 24829 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24830 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 24833 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 24834 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 24835 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 24837 sys1.dout_spi_ICE[28]
.sym 24838 sys1.wr_spi_ICE
.sym 24841 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24842 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 24843 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 24844 sys1.dout_spi_ICE[11]
.sym 24845 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 24846 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 24848 sys1.dout_spi_ICE[31]
.sym 24849 sys1.uwrtx0
.sym 24850 sys1.uart0.dv_SB_LUT4_I2_O
.sym 24861 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 24863 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 24875 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 24876 sys1.cdo[26]
.sym 24877 sys1.wr_spi_ICE
.sym 24879 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 24881 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 24884 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 24885 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 24886 sys1.dout_spi_ICE[25]
.sym 24887 $PACKER_VCC_NET
.sym 24889 $nextpnr_ICESTORM_LC_29$O
.sym 24891 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 24895 sys1.spi0.shreg_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 24897 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 24898 $PACKER_VCC_NET
.sym 24901 sys1.spi0.shreg_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 24903 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 24907 sys1.spi0.shreg_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 24909 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 24910 $PACKER_VCC_NET
.sym 24913 sys1.spi0.shreg_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 24915 $PACKER_VCC_NET
.sym 24916 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 24919 sys1.spi0.shreg_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 24921 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 24926 sys1.wr_spi_ICE
.sym 24927 sys1.cdo[26]
.sym 24928 sys1.dout_spi_ICE[25]
.sym 24929 sys1.spi0.shreg_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 24936 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 24937 clk_$glb_clk
.sym 24944 sys1.dout_spi_ICE[25]
.sym 24945 $PACKER_VCC_NET
.sym 24946 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24949 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 24951 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 24954 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 24955 EN_5V_UP_SB_DFFESR_Q_D
.sym 24956 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24958 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 24959 sys1.cdo[7]
.sym 24960 sys1.ca[2]
.sym 24962 sys1.cdo[29]
.sym 24964 sys1.cdo[0]
.sym 24965 $PACKER_GND_NET
.sym 24966 sys1.dout_spi_ICE[25]
.sym 24968 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 24969 sys1.uwrbaud0
.sym 24970 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 24971 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 24973 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 24984 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 24985 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 24986 sys1.dout_spi_ICE[26]
.sym 24987 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24989 ICE_SCK$SB_IO_OUT
.sym 24990 sys1.irqvect[7][6]
.sym 24991 sys1.dout_spi_ICE[28]
.sym 24993 sys1.irqvect[7][11]
.sym 24995 sys1.dout_spi_ICE[14]
.sym 24996 sys1.dout_spi_ICE[24]
.sym 24997 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 24998 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 25000 sys1.dout_spi_ICE[10]
.sym 25002 sys1.dout_spi_ICE[30]
.sym 25003 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 25005 sys1.irqvect[3][6]
.sym 25006 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25008 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25009 sys1.irqvect[3][11]
.sym 25010 sys1.uart0.dv_SB_LUT4_I2_O
.sym 25011 ICE_MISO$SB_IO_IN
.sym 25013 sys1.irqvect[3][6]
.sym 25014 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 25015 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 25016 sys1.irqvect[7][6]
.sym 25019 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25021 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25022 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 25025 sys1.dout_spi_ICE[26]
.sym 25026 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25027 sys1.dout_spi_ICE[30]
.sym 25028 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25032 ICE_MISO$SB_IO_IN
.sym 25038 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 25040 sys1.uart0.dv_SB_LUT4_I2_O
.sym 25043 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25044 sys1.dout_spi_ICE[24]
.sym 25045 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25046 sys1.dout_spi_ICE[28]
.sym 25049 sys1.irqvect[3][11]
.sym 25050 sys1.uart0.dv_SB_LUT4_I2_O
.sym 25051 sys1.irqvect[7][11]
.sym 25052 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 25055 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25056 sys1.dout_spi_ICE[10]
.sym 25057 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25058 sys1.dout_spi_ICE[14]
.sym 25060 ICE_SCK$SB_IO_OUT
.sym 25062 sys1.spi0.sin
.sym 25063 sys1.ca[2]
.sym 25064 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 25065 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 25066 sys1.uwrtx0
.sym 25067 sys1.uart0.divider[8]
.sym 25068 sys1.cpu.rdata_SB_LUT4_O_26_I1
.sym 25069 sys1.cpu.rdata_SB_LUT4_O_27_I1
.sym 25070 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 25071 sys1.dout_spi_ICE[25]
.sym 25072 sys1.dout_spi_ICE[25]
.sym 25073 sys1.cpu.regsD[5]
.sym 25075 sys1.wr_spi_ICE
.sym 25076 sys1.wr_spi_ICE
.sym 25077 sys1.dout_spi_ICE[28]
.sym 25078 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25079 LORA_CS_SB_LUT4_O_I2
.sym 25081 sys1.dout_spi_ICE[27]
.sym 25084 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 25085 ICE_SCK$SB_IO_OUT
.sym 25087 sys1.dout_spi_ICE[24]
.sym 25088 sys1.irqvect[0][11]
.sym 25089 sys1.owr_SB_LUT4_O_3_I3
.sym 25091 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25092 sys1.uwrbaud0
.sym 25093 sys1.irqen[6]
.sym 25094 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25095 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 25096 sys1.uwrtx0
.sym 25097 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 25103 sys1.irqvect[5][11]
.sym 25104 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25105 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25106 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 25107 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25108 sys1.irqvect[4][11]
.sym 25109 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 25110 sys1.dout_spi_ICE[13]
.sym 25111 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25113 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25115 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25116 sys1.dout_spi_ICE[11]
.sym 25117 sys1.dout_spi_ICE[9]
.sym 25118 sys1.dout_spi_ICE[29]
.sym 25119 sys1.dout_spi_ICE[27]
.sym 25120 sys1.dout_spi_ICE[31]
.sym 25121 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25122 sys1.cdo[11]
.sym 25123 sys1.dout_spi_ICE[15]
.sym 25125 ICE_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25126 sys1.dout_spi_ICE[25]
.sym 25129 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25130 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 25131 ICE_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 25132 ICE_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 25134 ICE_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 25139 sys1.cdo[11]
.sym 25142 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25143 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25144 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25145 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25148 sys1.irqvect[5][11]
.sym 25149 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 25150 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 25151 sys1.irqvect[4][11]
.sym 25154 ICE_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 25155 ICE_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 25156 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 25157 ICE_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 25160 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25161 sys1.dout_spi_ICE[31]
.sym 25162 sys1.dout_spi_ICE[27]
.sym 25163 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25166 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25167 sys1.dout_spi_ICE[11]
.sym 25168 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25169 sys1.dout_spi_ICE[15]
.sym 25172 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25173 sys1.dout_spi_ICE[13]
.sym 25174 sys1.dout_spi_ICE[29]
.sym 25175 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25178 sys1.dout_spi_ICE[25]
.sym 25179 ICE_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25180 sys1.dout_spi_ICE[9]
.sym 25181 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25182 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 25183 clk_$glb_clk
.sym 25184 reset_$glb_sr
.sym 25185 sys1.urd0
.sym 25186 sys1.uwrbaud0
.sym 25187 sys1.uart0.rd_SB_LUT4_O_I0
.sym 25188 sys1.uwrtx0
.sym 25189 sys1.irqen[3]
.sym 25190 $PACKER_VCC_NET
.sym 25191 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25192 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 25194 sys1.uart0.divider[8]
.sym 25195 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25196 sys1.cdo_SB_LUT4_O_2_I3
.sym 25197 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 25198 sys1.dout_spi_ICE[29]
.sym 25200 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 25201 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 25203 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 25204 sys1.dout_spi_ICE[12]
.sym 25205 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 25206 sys1.dout_spi_ICE[13]
.sym 25207 sys1.dv1
.sym 25208 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 25209 sys1.dout_spi_ICE[15]
.sym 25210 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 25211 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 25212 $PACKER_VCC_NET
.sym 25213 sys1.cpu.aluAdder[4]
.sym 25214 sys1.dout_spi_ICE[14]
.sym 25215 sys1.dout_spi_ICE[0]
.sym 25216 sys1.dout_spi_ICE[29]
.sym 25217 sys1.cpu.rdata_SB_LUT4_O_26_I1
.sym 25218 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 25219 sys1.cpu.rdata_SB_LUT4_O_27_I1
.sym 25220 sys1.irqvect[2][7]
.sym 25226 sys1.spi0.sin
.sym 25228 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 25229 $PACKER_VCC_NET
.sym 25230 sys1.dout_spi_ICE[23]
.sym 25232 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 25233 sys1.wr_spi_ICE
.sym 25234 sys1.cdo[0]
.sym 25236 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 25237 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 25243 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 25244 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 25251 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 25257 sys1.cdo[24]
.sym 25258 $nextpnr_ICESTORM_LC_31$O
.sym 25261 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 25264 sys1.spi0.shreg_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 25266 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 25270 sys1.spi0.shreg_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 25272 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 25276 sys1.spi0.shreg_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 25278 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 25279 $PACKER_VCC_NET
.sym 25282 sys1.spi0.shreg_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 25284 $PACKER_VCC_NET
.sym 25285 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 25288 sys1.spi0.shreg_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 25291 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 25295 sys1.cdo[24]
.sym 25296 sys1.wr_spi_ICE
.sym 25297 sys1.dout_spi_ICE[23]
.sym 25298 sys1.spi0.shreg_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 25301 sys1.wr_spi_ICE
.sym 25302 sys1.spi0.sin
.sym 25303 sys1.cdo[0]
.sym 25305 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 25306 clk_$glb_clk
.sym 25314 sys1.dout_spi_ICE[30]
.sym 25315 sys1.dout_spi_ICE[6]
.sym 25319 sys1.cdo[11]
.sym 25320 sys1.uart0.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 25321 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 25322 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 25323 sys1.ram0.ram_array.0.0.0_WCLKE
.sym 25324 sys1.wr_spi_ICE
.sym 25325 sys1.uart0.divtx[7]
.sym 25326 sys1.dv2
.sym 25327 sys1.urd0
.sym 25329 sys1.wr_spi_ICE
.sym 25330 sys1.uart0.divtx_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 25331 sys1.dout_spi_ICE[28]
.sym 25332 LORA_BUSY_SB_LUT4_I2_I0
.sym 25333 sys1.cdo[6]
.sym 25334 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 25335 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 25336 sys1.cpu.rdata_SB_LUT4_O_28_I1
.sym 25337 sys1.dout_spi_ICE[30]
.sym 25338 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 25339 sys1.dout_spi_ICE[6]
.sym 25340 sys1.cdo[6]
.sym 25342 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 25343 sys1.cdo[3]
.sym 25350 sys1.cdo[3]
.sym 25351 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 25352 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25353 sys1.irqen[3]
.sym 25354 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25357 sys1.cdo[6]
.sym 25358 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 25360 sys1.irqvect[0][11]
.sym 25361 LORA_CS_SB_LUT4_O_I2
.sym 25362 LORA_DIO1_SB_LUT4_I1_I3
.sym 25363 sys1.irqen[6]
.sym 25372 sys1.cdo[11]
.sym 25375 sys1.irqvect[2][11]
.sym 25376 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 25380 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 25383 sys1.cdo[11]
.sym 25390 sys1.cdo[6]
.sym 25396 sys1.irqen[3]
.sym 25397 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25400 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25402 sys1.irqen[6]
.sym 25407 sys1.cdo[3]
.sym 25412 sys1.irqvect[2][11]
.sym 25413 sys1.irqvect[0][11]
.sym 25414 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 25415 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 25418 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 25425 LORA_DIO1_SB_LUT4_I1_I3
.sym 25426 LORA_CS_SB_LUT4_O_I2
.sym 25427 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 25428 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 25429 clk_$glb_clk
.sym 25430 reset_$glb_sr
.sym 25431 sys1.irqvect[2][6]
.sym 25432 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25433 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25434 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I3
.sym 25436 sys1.irqvect[2][7]
.sym 25437 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25438 sys1.cpu.rdata_SB_LUT4_O_24_I2
.sym 25439 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 25441 sys1.cpu.aluIn1[3]
.sym 25442 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 25444 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 25445 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 25446 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 25448 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 25452 sys1.cpu.rdata_SB_LUT4_O_25_I1
.sym 25453 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I2
.sym 25455 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25456 sys1.cpu.rdata_SB_LUT4_O_28_I2
.sym 25457 sys1.cpu.IR[5]
.sym 25458 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25459 sys1.cpu.IR[3]
.sym 25460 sys1.cdo[0]
.sym 25461 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 25462 sys1.cpu.regsD[6]
.sym 25464 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 25465 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 25466 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 25472 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25474 sys1.cpu.rdata_SB_LUT4_O_27_I2
.sym 25477 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25478 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25479 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 25480 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 25481 sys1.irqen[5]
.sym 25483 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 25485 sys1.cpu.aluAdder[4]
.sym 25488 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.sym 25489 sys1.cpu.rdata_SB_LUT4_O_27_I3
.sym 25491 sys1.cpu.rdata_SB_LUT4_O_27_I1
.sym 25493 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25494 sys1.cpu.aluIn1[4]
.sym 25495 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25496 sys1.irqen[4]
.sym 25498 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 25503 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25505 sys1.cpu.aluIn1[4]
.sym 25506 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25507 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25508 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 25511 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25514 sys1.irqen[5]
.sym 25518 sys1.irqen[4]
.sym 25520 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25523 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25524 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25525 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 25526 sys1.cpu.aluAdder[4]
.sym 25529 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 25530 sys1.cpu.rdata_SB_LUT4_O_27_I3
.sym 25531 sys1.cpu.rdata_SB_LUT4_O_27_I2
.sym 25532 sys1.cpu.rdata_SB_LUT4_O_27_I1
.sym 25536 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.sym 25537 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 25542 sys1.cpu.rdata_SB_LUT4_O_27_I1
.sym 25543 sys1.cpu.rdata_SB_LUT4_O_27_I2
.sym 25544 sys1.cpu.rdata_SB_LUT4_O_27_I3
.sym 25547 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 25548 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25550 sys1.cpu.aluIn1[4]
.sym 25552 clk_$glb_clk
.sym 25554 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 25555 sys1.cpu.issub_SB_LUT4_O_I2
.sym 25556 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 25557 sys1.cpu.Bimm[8]
.sym 25558 sys1.cpu.rdata_SB_LUT4_O_29_I0
.sym 25559 sys1.cpu.Bimm[7]
.sym 25560 sys1.cpu.IR[24]
.sym 25561 sys1.cpu.IR[5]
.sym 25565 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 25566 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 25567 sys1.irqen[5]
.sym 25568 sys1.cdo[11]
.sym 25569 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 25570 sys1.cpu.rdata_SB_LUT4_O_28_I3
.sym 25571 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 25572 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 25573 sys1.dout_spi_LORA[0]
.sym 25574 sys1.dv1
.sym 25575 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 25576 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 25577 sys1.cpu.rdata_SB_LUT4_O_28_I2
.sym 25578 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 25579 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25580 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25581 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 25582 sys1.irqen[4]
.sym 25583 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 25584 sys1.cpu.PC0[5]
.sym 25585 sys1.owr_SB_LUT4_O_3_I3
.sym 25587 sys1.cpu.IR[4]
.sym 25588 sys1.cpu.IR[2]
.sym 25589 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 25597 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 25600 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 25601 sys1.cpu.IR[4]
.sym 25602 sys1.cpu.IR[6]
.sym 25603 sys1.irqvect[3][3]
.sym 25604 sys1.cpu.opvalid
.sym 25605 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 25608 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 25611 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 25617 sys1.cdo[2]
.sym 25618 sys1.cpu.IR[5]
.sym 25619 sys1.cpu.IR[3]
.sym 25623 sys1.irqvect[1][3]
.sym 25624 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25626 sys1.cdo[3]
.sym 25628 sys1.cpu.IR[4]
.sym 25629 sys1.cpu.IR[6]
.sym 25630 sys1.cpu.opvalid
.sym 25631 sys1.cpu.IR[3]
.sym 25634 sys1.irqvect[3][3]
.sym 25635 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 25636 sys1.irqvect[1][3]
.sym 25637 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 25641 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 25642 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25643 sys1.cpu.IR[3]
.sym 25647 sys1.cdo[2]
.sym 25652 sys1.cdo[3]
.sym 25658 sys1.cpu.IR[6]
.sym 25659 sys1.cpu.opvalid
.sym 25660 sys1.cpu.IR[5]
.sym 25661 sys1.cpu.IR[4]
.sym 25664 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25667 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 25672 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 25673 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25674 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 25675 clk_$glb_clk
.sym 25676 reset_$glb_sr
.sym 25677 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 25678 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O
.sym 25679 sys1.cpu.regs[1][6]
.sym 25680 sys1.cpu.regs[1][4]
.sym 25681 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 25682 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 25683 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 25684 sys1.cpu.issub_SB_LUT4_O_I0
.sym 25685 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I0
.sym 25686 sys1.control_ICE[9]
.sym 25687 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 25688 sys1.dout_spi_ICE[26]
.sym 25689 sys1.ca[2]
.sym 25690 sys1.cpu.opvalid
.sym 25692 sys1.cpu.Bimm[8]
.sym 25694 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25695 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 25696 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 25698 sys1.cpu.rdata_SB_LUT4_O_24_I3
.sym 25700 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 25701 sys1.dout_spi_ICE[15]
.sym 25702 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 25703 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 25704 sys1.cpu.Bimm[10]
.sym 25705 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I3
.sym 25706 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 25707 sys1.cdi[27]
.sym 25708 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.sym 25711 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2
.sym 25712 sys1.dout_spi_ICE[14]
.sym 25720 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 25721 sys1.cpu.rdata_SB_LUT4_O_25_I3
.sym 25722 sys1.cpu.rdata_SB_LUT4_O_25_I1
.sym 25725 sys1.cpu.IR[5]
.sym 25726 EN_5V_M4_SB_LUT4_I3_O
.sym 25728 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 25731 sys1.cpu.IR[3]
.sym 25733 sys1.cpu.IR[6]
.sym 25734 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 25739 sys1.cpu.opvalid
.sym 25741 sys1.cpu.IR[6]
.sym 25742 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25744 sys1.cpu.IR[0]
.sym 25747 sys1.cpu.IR[4]
.sym 25748 sys1.cpu.IR[2]
.sym 25749 sys1.cpu.IR[1]
.sym 25752 sys1.cpu.IR[6]
.sym 25754 sys1.cpu.opvalid
.sym 25757 sys1.cpu.opvalid
.sym 25759 sys1.cpu.IR[6]
.sym 25763 sys1.cpu.IR[3]
.sym 25764 sys1.cpu.IR[2]
.sym 25765 sys1.cpu.IR[1]
.sym 25766 sys1.cpu.IR[0]
.sym 25769 sys1.cpu.opvalid
.sym 25770 sys1.cpu.IR[4]
.sym 25771 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 25772 sys1.cpu.IR[6]
.sym 25775 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 25776 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25777 sys1.cpu.IR[4]
.sym 25778 sys1.cpu.IR[5]
.sym 25781 sys1.cpu.IR[0]
.sym 25783 sys1.cpu.IR[2]
.sym 25784 sys1.cpu.IR[1]
.sym 25787 sys1.cpu.rdata_SB_LUT4_O_25_I1
.sym 25788 EN_5V_M4_SB_LUT4_I3_O
.sym 25789 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 25790 sys1.cpu.rdata_SB_LUT4_O_25_I3
.sym 25793 sys1.cpu.rdata_SB_LUT4_O_25_I3
.sym 25794 sys1.cpu.rdata_SB_LUT4_O_25_I1
.sym 25795 EN_5V_M4_SB_LUT4_I3_O
.sym 25798 clk_$glb_clk
.sym 25800 sys1.cpu.rdata_SB_LUT4_O_31_I0
.sym 25801 sys1.cpu.rdata_SB_LUT4_O_30_I0
.sym 25802 sys1.irqvect[3][2]
.sym 25803 sys1.cpu.PC[5]
.sym 25804 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I0
.sym 25805 sys1.cpu.regsD_SB_LUT4_O_28_I0
.sym 25806 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I0
.sym 25807 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 25808 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 25809 sys1.cdo[30]
.sym 25810 sys1.cdo[30]
.sym 25811 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25812 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 25815 sys1.dv2
.sym 25816 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25817 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 25818 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 25819 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 25821 LORA_DIO1_SB_LUT4_I1_I2
.sym 25822 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 25823 sys1.cpu.IR[20]
.sym 25824 LORA_BUSY_SB_LUT4_I2_I0
.sym 25826 sys1.cpu.regsD[6]
.sym 25827 sys1.cpu.regsD[4]
.sym 25828 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 25829 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 25830 sys1.dout_spi_ICE[30]
.sym 25831 sys1.dout_spi_ICE[6]
.sym 25832 sys1.cdo[6]
.sym 25833 sys1.cpu.aluIn1_SB_LUT4_O_25_I0
.sym 25834 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 25835 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 25841 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 25842 sys1.irqvect[5][2]
.sym 25843 $PACKER_GND_NET
.sym 25844 sys1.cdo[4]
.sym 25845 sys1.irqvect[1][2]
.sym 25848 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25849 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25850 sys1.irqvect[0][2]
.sym 25852 sys1.irqen[0]
.sym 25853 sys1.cpu.rdata_SB_LUT4_O_31_I1
.sym 25854 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25855 sys1.irqvect[4][2]
.sym 25856 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25857 sys1.cdo[0]
.sym 25858 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 25859 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 25861 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25862 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25863 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 25865 sys1.cpu.rdata_SB_LUT4_O_31_I0
.sym 25867 sys1.irqvect[3][2]
.sym 25869 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 25870 sys1.irqvect[6][2]
.sym 25871 sys1.cdo[5]
.sym 25874 sys1.irqvect[0][2]
.sym 25875 sys1.irqvect[4][2]
.sym 25876 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 25877 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 25880 sys1.cpu.rdata_SB_LUT4_O_31_I1
.sym 25881 sys1.irqen[0]
.sym 25882 sys1.cpu.rdata_SB_LUT4_O_31_I0
.sym 25883 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25886 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 25887 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 25888 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25889 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25893 sys1.cdo[0]
.sym 25898 sys1.irqvect[6][2]
.sym 25899 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25900 sys1.irqvect[1][2]
.sym 25901 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 25904 sys1.irqvect[5][2]
.sym 25905 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 25906 sys1.irqvect[3][2]
.sym 25907 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 25913 sys1.cdo[5]
.sym 25916 sys1.cdo[4]
.sym 25920 $PACKER_GND_NET
.sym 25921 clk_$glb_clk
.sym 25922 reset_$glb_sr
.sym 25923 sys1.cdo[0]
.sym 25924 sys1.cpu.regsD_SB_LUT4_O_28_I3
.sym 25925 sys1.cpu.regsD_SB_LUT4_O_27_I3
.sym 25926 sys1.cpu.regsD_SB_LUT4_O_29_I3
.sym 25927 sys1.cpu.regsD_SB_LUT4_O_27_I0
.sym 25928 sys1.cpu.regs[0][6]
.sym 25929 sys1.cpu.regsD_SB_LUT4_O_27_I2
.sym 25930 sys1.cpu.regsD[6]
.sym 25931 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 25932 sys1.owr_SB_LUT4_O_3_I3
.sym 25933 sys1.cpu.aluIn1_SB_LUT4_O_12_I0
.sym 25934 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 25936 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 25937 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I3
.sym 25938 sys1.cpu.PC[6]
.sym 25940 sys1.cdo[4]
.sym 25941 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1
.sym 25942 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1
.sym 25943 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25944 sys1.cpu.rdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 25946 sys1.cpu.PC0[6]
.sym 25947 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25948 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 25949 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 25951 sys1.cpu.PC0[4]
.sym 25952 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 25953 sys1.cpu.IR[13]
.sym 25954 sys1.cpu.regsD[6]
.sym 25955 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25956 sys1.cdo[0]
.sym 25957 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2
.sym 25958 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25964 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2
.sym 25965 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.sym 25966 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25968 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 25969 sys1.cpu.regsD_SB_LUT4_O_28_I0
.sym 25970 sys1.cpu.regsD_SB_LUT4_O_28_I2
.sym 25971 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 25972 sys1.cdo[3]
.sym 25973 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 25974 sys1.cpu.regs[4][6]
.sym 25975 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I1
.sym 25977 sys1.cpu.regsD_SB_LUT4_O_29_I2
.sym 25978 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.sym 25980 sys1.dout_spi_ICE[24]
.sym 25981 sys1.cpu.regsD_SB_LUT4_O_28_I3
.sym 25983 sys1.cpu.regsD_SB_LUT4_O_29_I3
.sym 25985 sys1.cpu.regs[0][6]
.sym 25986 sys1.cdo[2]
.sym 25987 sys1.cpu.regsD_SB_LUT4_O_29_I0
.sym 25988 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25993 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25995 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 25998 sys1.cpu.regs[0][6]
.sym 25999 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 26000 sys1.cpu.regs[4][6]
.sym 26006 sys1.cdo[2]
.sym 26010 sys1.cdo[3]
.sym 26015 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26016 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 26017 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26018 sys1.dout_spi_ICE[24]
.sym 26021 sys1.cpu.regsD_SB_LUT4_O_28_I2
.sym 26022 sys1.cpu.regsD_SB_LUT4_O_28_I0
.sym 26023 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 26024 sys1.cpu.regsD_SB_LUT4_O_28_I3
.sym 26027 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.sym 26028 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2
.sym 26030 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26033 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26035 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I1
.sym 26036 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.sym 26039 sys1.cpu.regsD_SB_LUT4_O_29_I3
.sym 26040 sys1.cpu.regsD_SB_LUT4_O_29_I2
.sym 26041 sys1.cpu.regsD_SB_LUT4_O_29_I0
.sym 26042 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 26043 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 26044 clk_$glb_clk
.sym 26045 reset_$glb_sr
.sym 26046 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0
.sym 26047 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 26048 sys1.cpu.regs[2][4]
.sym 26049 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 26050 sys1.cpu.regs[2][6]
.sym 26051 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I2
.sym 26052 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26053 sys1.cpu.regsD_SB_LUT4_O_29_I0
.sym 26054 sys1.cpu.regsD[5]
.sym 26056 sys1.cpu.aluIn1[4]
.sym 26058 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 26060 sys1.cdi[23]
.sym 26062 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 26063 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 26064 sys1.irqvect[1][3]
.sym 26065 sys1.cpu.opvalid
.sym 26066 sys1.cpu.rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 26068 sys1.cpu.regsD[5]
.sym 26069 sys1.ram0.ram_array.0.1.0_WCLKE
.sym 26070 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 26071 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 26072 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 26073 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 26074 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I1
.sym 26075 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26076 sys1.cpu.aluIn1_SB_LUT4_O_21_I0
.sym 26077 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26078 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26079 sys1.cpu.IR[2]
.sym 26080 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26081 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26087 ICE_LED4_SB_DFFESR_Q_D
.sym 26088 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 26089 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26091 EN_5V_M4_SB_DFFESR_Q_D
.sym 26092 sys1.cpu.PCci[5]
.sym 26093 sys1.dout_spi_LORA[6]
.sym 26094 sys1.cpu.regsD[6]
.sym 26096 LORA_BUSY_SB_LUT4_I2_I0
.sym 26099 LORA_DIO1_SB_LUT4_I1_I2
.sym 26100 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26101 sys1.dout_spi_ICE[6]
.sym 26104 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26107 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 26108 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 26111 EN_5V_M4_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 26112 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26114 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 26116 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 26120 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26121 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 26122 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26123 sys1.dout_spi_ICE[6]
.sym 26126 EN_5V_M4_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 26127 sys1.dout_spi_LORA[6]
.sym 26128 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26129 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 26133 sys1.cpu.regsD[6]
.sym 26138 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 26145 LORA_DIO1_SB_LUT4_I1_I2
.sym 26146 LORA_BUSY_SB_LUT4_I2_I0
.sym 26151 ICE_LED4_SB_DFFESR_Q_D
.sym 26156 EN_5V_M4_SB_DFFESR_Q_D
.sym 26158 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26162 sys1.cpu.PCci[5]
.sym 26163 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 26166 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 26167 clk_$glb_clk
.sym 26169 sys1.cpu.regsD[3]
.sym 26170 sys1.cpu.regsD_SB_LUT4_O_30_I3
.sym 26171 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0
.sym 26172 sys1.cpu.rdata_SB_LUT4_O_18_I3
.sym 26173 sys1.cpu.regsD_SB_LUT4_O_30_I2
.sym 26174 sys1.cdo[5]
.sym 26175 sys1.cpu.regsD_SB_LUT4_O_30_I0
.sym 26176 gpout_bus[23]
.sym 26177 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 26178 sys1.control_ICE[11]
.sym 26180 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 26182 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 26183 sys1.cpu.PC[4]
.sym 26184 sys1.dout_spi_ICE[8]
.sym 26185 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26188 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26189 sys1.dout_spi_LORA[6]
.sym 26190 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 26191 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 26192 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 26193 sys1.dout_spi_ICE[15]
.sym 26194 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26195 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 26196 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 26197 sys1.cpu.regsD[5]
.sym 26198 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26199 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 26200 sys1.cpu.Bimm[10]
.sym 26202 sys1.cpu.regsD[3]
.sym 26203 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 26204 sys1.dout_spi_ICE[14]
.sym 26211 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 26212 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26213 sys1.dout_spi_ICE[4]
.sym 26214 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26215 sys1.dout_spi_ICE[16]
.sym 26216 sys1.irqvect[2][2]
.sym 26217 sys1.cpu.aluAdder[3]
.sym 26218 sys1.irqvect[7][2]
.sym 26219 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 26220 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26221 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 26222 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 26223 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 26224 sys1.dout_spi_ICE[20]
.sym 26225 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 26226 sys1.dout_spi_ICE[0]
.sym 26227 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 26228 sys1.cpu.aluIn1[3]
.sym 26229 gpout_bus[23]
.sym 26230 sys1.cdo[2]
.sym 26231 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 26232 sys1.dout_spi_ICE[23]
.sym 26235 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 26236 sys1.cpu.aluIn1[3]
.sym 26237 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26239 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 26240 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26243 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 26244 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 26245 sys1.dout_spi_ICE[0]
.sym 26246 sys1.dout_spi_ICE[16]
.sym 26249 sys1.dout_spi_ICE[4]
.sym 26250 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26251 sys1.dout_spi_ICE[20]
.sym 26252 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 26255 sys1.cpu.aluIn1[3]
.sym 26256 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26257 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 26258 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 26261 sys1.irqvect[7][2]
.sym 26262 sys1.irqvect[2][2]
.sym 26263 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 26264 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26267 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26268 gpout_bus[23]
.sym 26269 sys1.dout_spi_ICE[23]
.sym 26270 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 26274 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 26275 sys1.cpu.aluIn1[3]
.sym 26276 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 26279 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 26280 sys1.cpu.aluAdder[3]
.sym 26281 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 26282 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26288 sys1.cdo[2]
.sym 26289 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 26290 clk_$glb_clk
.sym 26291 reset_$glb_sr
.sym 26292 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 26293 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 26294 sys1.cpu.Bimm[1]
.sym 26295 sys1.cpu.regsD_SB_LUT4_O_18_I1
.sym 26296 sys1.cpu.IR[2]
.sym 26297 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I3
.sym 26298 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 26299 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 26300 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 26301 sys1.cdo[5]
.sym 26302 sys1.cdo[5]
.sym 26304 sys1.irqvect[7][2]
.sym 26305 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26306 sys1.ram0.ram_array.0.1.0_WCLKE
.sym 26307 sys1.cpu.aluAdder[27]
.sym 26308 LORA_DIO1_SB_LUT4_I1_I2
.sym 26309 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 26310 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 26311 sys1.cpu.regsD[3]
.sym 26312 sys1.cpu.regsD[5]
.sym 26313 sys1.cpu.aluAdder[3]
.sym 26314 sys1.tcount[13]
.sym 26315 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 26316 sys1.cdi[22]
.sym 26317 sys1.cpu.regsD_SB_LUT4_O_18_I2
.sym 26318 sys1.cpu.IR[21]
.sym 26319 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 26320 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 26321 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 26322 sys1.dout_spi_ICE[30]
.sym 26323 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26324 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26325 sys1.cpu.aluIn1_SB_LUT4_O_25_I0
.sym 26326 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 26327 sys1.cpu.rdata_SB_LUT4_O_11_I1
.sym 26336 sys1.cdo_SB_LUT4_O_3_I3
.sym 26338 sys1.cdo[5]
.sym 26343 sys1.dout_spi_ICE[4]
.sym 26344 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 26346 $PACKER_VCC_NET
.sym 26351 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26352 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 26354 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 26358 sys1.dout_spi_ICE[19]
.sym 26359 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 26360 sys1.wr_spi_ICE
.sym 26362 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 26364 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 26365 $nextpnr_ICESTORM_LC_12$O
.sym 26368 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 26371 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 26373 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 26377 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 26379 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 26380 $PACKER_VCC_NET
.sym 26383 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 26385 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 26389 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 26391 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 26392 $PACKER_VCC_NET
.sym 26395 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 26398 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 26402 sys1.dout_spi_ICE[19]
.sym 26403 sys1.cdo_SB_LUT4_O_3_I3
.sym 26404 sys1.wr_spi_ICE
.sym 26405 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 26408 sys1.dout_spi_ICE[4]
.sym 26409 sys1.wr_spi_ICE
.sym 26410 sys1.cdo[5]
.sym 26412 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26413 clk_$glb_clk
.sym 26415 sys1.cpu.rdata_SB_LUT4_O_8_I0
.sym 26416 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O
.sym 26417 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 26418 sys1.cpu.rdata_SB_LUT4_O_9_I1
.sym 26419 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 26420 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 26421 sys1.cdi[22]
.sym 26422 sys1.cpu.regs[13][5]
.sym 26424 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 26425 sys1.cpu.aluIn1[3]
.sym 26428 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 26429 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 26430 sys1.cpu.regsD[4]
.sym 26431 sys1.cdi[2]
.sym 26432 sys1.ca[8]
.sym 26433 sys1.cpu.regs[2][5]
.sym 26434 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 26435 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 26436 sys1.cpu.PC[20]
.sym 26437 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26438 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26439 sys1.cpu.Bimm[1]
.sym 26440 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 26441 $PACKER_VCC_NET
.sym 26442 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 26443 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26444 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 26445 sys1.cpu.IR[13]
.sym 26446 sys1.owr[2]
.sym 26447 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26448 sys1.dout_spi_ICE[20]
.sym 26449 sys1.cdo[0]
.sym 26450 sys1.owr[2]
.sym 26456 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26457 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 26459 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 26460 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 26461 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26463 sys1.cpu.rdata_SB_LUT4_O_8_I0
.sym 26464 sys1.cpu.rdata_SB_LUT4_O_8_I3
.sym 26465 sys1.cpu.rdata_SB_LUT4_O_8_I1
.sym 26467 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 26470 sys1.tcount[23]
.sym 26472 sys1.cpu.regsD[3]
.sym 26474 sys1.cpu.rdata_SB_LUT4_O_8_I2
.sym 26476 sys1.cpu.regsQ1_SB_LUT4_O_30_I3
.sym 26477 ICE_LED1_SB_DFFESR_Q_D
.sym 26479 sys1.cpu.regsQ1_SB_LUT4_O_30_I2
.sym 26480 sys1.cpu.regsD[5]
.sym 26484 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26485 sys1.cpu.aluIn1_SB_LUT4_O_25_I0
.sym 26486 sys1.cpu.regsD[30]
.sym 26487 sys1.cpu.PCci[22]
.sym 26490 sys1.cpu.regsD[5]
.sym 26495 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26497 ICE_LED1_SB_DFFESR_Q_D
.sym 26501 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 26502 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26503 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26504 sys1.tcount[23]
.sym 26507 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 26508 sys1.cpu.aluIn1_SB_LUT4_O_25_I0
.sym 26509 sys1.cpu.regsQ1_SB_LUT4_O_30_I2
.sym 26510 sys1.cpu.regsQ1_SB_LUT4_O_30_I3
.sym 26513 sys1.cpu.regsD[3]
.sym 26519 sys1.cpu.rdata_SB_LUT4_O_8_I0
.sym 26520 sys1.cpu.rdata_SB_LUT4_O_8_I1
.sym 26521 sys1.cpu.rdata_SB_LUT4_O_8_I3
.sym 26522 sys1.cpu.rdata_SB_LUT4_O_8_I2
.sym 26526 sys1.cpu.regsD[30]
.sym 26531 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 26534 sys1.cpu.PCci[22]
.sym 26535 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 26536 clk_$glb_clk
.sym 26538 sys1.cpu.regsD_SB_LUT4_O_18_I2
.sym 26539 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 26540 sys1.cpu.rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 26541 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 26542 gpout_bus[22]
.sym 26543 gpout_bus[20]
.sym 26544 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 26545 sys1.cpu.rdata_SB_LUT4_O_9_I2
.sym 26546 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 26548 sys1.dout_spi_ICE[25]
.sym 26550 sys1.cpu.regs[5][5]
.sym 26551 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 26552 sys1.cdi[23]
.sym 26553 sys1.dout_spi_LORA[4]
.sym 26555 sys1.ram0.ram_array.0.1.0_WCLKE
.sym 26557 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 26558 sys1.cpu.aluIn1[3]
.sym 26559 sys1.cpu.IR[20]
.sym 26560 sys1.tcount[28]
.sym 26561 sys1.cdo[3]
.sym 26563 sys1.cpu.IR[14]
.sym 26564 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 26565 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26566 sys1.cpu.IR[12]
.sym 26567 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 26568 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 26569 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26570 sys1.cdi[22]
.sym 26571 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.sym 26572 sys1.cpu.IR[15]
.sym 26573 sys1.cpu.PCci[22]
.sym 26581 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26582 sys1.wr_spi_ICE
.sym 26584 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 26585 sys1.cpu.rdata_SB_LUT4_O_11_I2
.sym 26586 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 26587 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 26589 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26592 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26593 sys1.cpu.rdata_SB_LUT4_O_11_I3
.sym 26594 sys1.dout_spi_ICE[30]
.sym 26597 sys1.cpu.rdata_SB_LUT4_O_11_I1
.sym 26601 $PACKER_VCC_NET
.sym 26602 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 26603 sys1.cdo_SB_LUT4_O_2_I3
.sym 26604 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 26605 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 26608 sys1.dout_spi_ICE[20]
.sym 26609 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 26611 $nextpnr_ICESTORM_LC_11$O
.sym 26613 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 26617 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 26619 $PACKER_VCC_NET
.sym 26620 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 26623 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 26626 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 26629 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 26631 $PACKER_VCC_NET
.sym 26632 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 26635 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 26637 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 26642 sys1.cdo_SB_LUT4_O_2_I3
.sym 26643 sys1.dout_spi_ICE[20]
.sym 26644 sys1.wr_spi_ICE
.sym 26645 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 26648 sys1.cpu.rdata_SB_LUT4_O_11_I1
.sym 26649 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 26650 sys1.cpu.rdata_SB_LUT4_O_11_I2
.sym 26651 sys1.cpu.rdata_SB_LUT4_O_11_I3
.sym 26654 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26655 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26656 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 26657 sys1.dout_spi_ICE[30]
.sym 26658 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26659 clk_$glb_clk
.sym 26666 sys1.dout_spi_ICE[17]
.sym 26667 sys1.cdo[23]
.sym 26668 sys1.cdo[22]
.sym 26669 sys1.ca[5]
.sym 26670 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 26672 sys1.cdo_SB_LUT4_O_2_I3
.sym 26673 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 26674 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 26675 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 26676 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26677 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26678 sys1.cpu.opvalid
.sym 26681 sys1.cpu.PCci[21]
.sym 26682 sys1.cdi[30]
.sym 26683 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 26684 sys1.ca[12]
.sym 26685 sys1.dout_spi_ICE[15]
.sym 26686 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 26687 sys1.cpu.Bimm[10]
.sym 26688 sys1.cdo_SB_LUT4_O_6_I3
.sym 26689 sys1.cpu.aluAdder[0]
.sym 26690 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 26691 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 26692 sys1.cpu.aluAdder[1]
.sym 26693 sys1.cdi[30]
.sym 26694 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26695 sys1.cpu.regsD[3]
.sym 26696 sys1.dout_spi_ICE[14]
.sym 26703 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26704 sys1.cpu.IR[20]
.sym 26706 L_TX$SB_IO_OUT
.sym 26707 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26708 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 26709 sys1.cpu.regs[13][3]
.sym 26711 sys1.dout_spi_LORA[20]
.sym 26712 sys1.cpu.regs[14][3]
.sym 26713 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 26714 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26715 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 26716 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26718 sys1.dout_spi_ICE[20]
.sym 26719 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26720 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 26721 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 26724 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 26725 sys1.tcount[8]
.sym 26726 sys1.cpu.regsD[23]
.sym 26727 sys1.cpu.rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 26728 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26729 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26730 sys1.cpu.opvalid
.sym 26731 sys1.cpu.regs[12][3]
.sym 26732 sys1.cpu.IR[15]
.sym 26733 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 26738 sys1.cpu.regsD[23]
.sym 26741 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 26742 sys1.dout_spi_ICE[20]
.sym 26743 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26744 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26747 sys1.cpu.regs[12][3]
.sym 26748 sys1.cpu.IR[15]
.sym 26750 sys1.cpu.regs[13][3]
.sym 26753 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 26754 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 26755 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 26756 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 26759 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 26760 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26761 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 26762 sys1.cpu.regs[14][3]
.sym 26765 sys1.cpu.regs[13][3]
.sym 26766 sys1.cpu.regs[12][3]
.sym 26767 sys1.cpu.opvalid
.sym 26768 sys1.cpu.IR[20]
.sym 26771 sys1.dout_spi_LORA[20]
.sym 26772 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 26773 sys1.cpu.rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 26777 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26778 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 26779 sys1.tcount[8]
.sym 26780 L_TX$SB_IO_OUT
.sym 26781 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 26782 clk_$glb_clk
.sym 26784 sys1.cpu.IR[14]
.sym 26785 sys1.cpu.rdata_SB_LUT4_O_10_I2
.sym 26786 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 26787 sys1.cdi[21]
.sym 26788 sys1.cpu.rdata_SB_LUT4_O_12_I3
.sym 26789 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 26790 sys1.cpu.IR[19]
.sym 26791 sys1.cpu.Bimm[10]
.sym 26792 sys1.cdo[11]
.sym 26793 sys1.dout_spi_LORA[20]
.sym 26795 sys1.cdo[11]
.sym 26796 sys1.wr_spi_ICE
.sym 26797 sys1.cdo[23]
.sym 26798 sys1.tcount[27]
.sym 26800 sys1.cpu.IR[20]
.sym 26802 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 26804 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 26805 sys1.tcount[30]
.sym 26807 sys1.dout_spi_ICE[16]
.sym 26808 sys1.cdi[14]
.sym 26809 sys1.cpu.rdata_SB_LUT4_O_12_I3
.sym 26810 sys1.cpu.regsD_SB_LUT4_O_18_I2
.sym 26811 sys1.cpu.rdata_SB_LUT4_O_11_I1
.sym 26812 sys1.dout_spi_ICE[19]
.sym 26813 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 26816 sys1.cpu.IR[22]
.sym 26817 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 26818 sys1.cpu.regsD[20]
.sym 26819 sys1.cpu.regsD_SB_LUT4_O_18_I3
.sym 26826 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_I1
.sym 26827 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 26828 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 26829 sys1.cdo[6]
.sym 26831 sys1.tcount[15]
.sym 26834 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 26835 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26836 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 26837 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26838 sys1.cpu.regs[14][3]
.sym 26839 sys1.cdo[7]
.sym 26841 sys1.tcount[25]
.sym 26843 sys1.dout_spi_ICE[25]
.sym 26844 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26845 sys1.dout_spi_ICE[15]
.sym 26848 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26849 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 26850 sys1.dout_spi_ICE[21]
.sym 26852 sys1.cpu.aluAdder[1]
.sym 26854 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26855 sys1.cpu.regsD[3]
.sym 26856 sys1.dout_spi_ICE[14]
.sym 26858 sys1.dout_spi_ICE[15]
.sym 26859 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26860 sys1.tcount[15]
.sym 26861 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26865 sys1.cpu.aluAdder[1]
.sym 26866 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 26867 sys1.cdo[6]
.sym 26871 sys1.cdo[7]
.sym 26872 sys1.cpu.aluAdder[1]
.sym 26873 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26876 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26877 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 26878 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26879 sys1.dout_spi_ICE[21]
.sym 26882 sys1.cpu.regs[14][3]
.sym 26883 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 26884 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 26888 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_I1
.sym 26889 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26890 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26891 sys1.dout_spi_ICE[14]
.sym 26894 sys1.tcount[25]
.sym 26895 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26896 sys1.dout_spi_ICE[25]
.sym 26897 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 26900 sys1.cpu.regsD[3]
.sym 26904 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 26905 clk_$glb_clk
.sym 26907 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I1
.sym 26908 gpout_bus[18]
.sym 26909 sys1.cdi[18]
.sym 26910 sys1.cpu.regsD[20]
.sym 26911 sys1.cpu.rdata_SB_LUT4_O_13_I3
.sym 26912 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I2
.sym 26913 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I2
.sym 26914 sys1.cpu.regsD_SB_LUT4_O_31_I0
.sym 26915 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 26916 sys1.cpu.PC[23]
.sym 26917 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26919 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 26921 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 26922 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 26923 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 26924 sys1.cpu.Bimm[10]
.sym 26925 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 26926 sys1.cpu.IR[14]
.sym 26927 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 26928 sys1.cpu.regs[14][3]
.sym 26930 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 26931 sys1.cpu.aluAdder_SB_LUT4_O_16_I2_SB_LUT4_O_I3
.sym 26932 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 26933 sys1.cpu.IR[13]
.sym 26934 sys1.cdo[21]
.sym 26935 sys1.cpu.rdata_SB_LUT4_O_10_I1
.sym 26936 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I2
.sym 26937 sys1.cdo[0]
.sym 26938 sys1.owr[2]
.sym 26939 sys1.cpu.rdata_SB_LUT4_O_10_I3
.sym 26940 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 26941 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 26942 sys1.owr[2]
.sym 26949 sys1.cdo_SB_LUT4_O_1_I3
.sym 26951 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 26955 sys1.cdo[0]
.sym 26956 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26957 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 26961 sys1.cpu.aluAdder_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26962 sys1.cpu.IR[23]
.sym 26963 sys1.cdo[14]
.sym 26964 sys1.cdo[29]
.sym 26969 sys1.cdo[30]
.sym 26976 sys1.cpu.IR[22]
.sym 26977 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 26984 sys1.cdo[30]
.sym 26988 sys1.cdo[14]
.sym 26993 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 26994 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 26996 sys1.cpu.IR[22]
.sym 26999 sys1.cdo[0]
.sym 27005 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 27006 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27007 sys1.cpu.aluAdder_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27011 sys1.cpu.IR[23]
.sym 27013 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 27014 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 27019 sys1.cdo[29]
.sym 27025 sys1.cdo_SB_LUT4_O_1_I3
.sym 27027 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 27028 clk_$glb_clk
.sym 27030 sys1.cdi[19]
.sym 27031 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27032 sys1.cpu.rdata_SB_LUT4_O_10_I3
.sym 27033 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 27034 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27035 sys1.cpu.regsD_SB_LUT4_O_19_I2
.sym 27036 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27037 gpout_bus[21]
.sym 27038 sys1.dout_spi_LORA[16]
.sym 27040 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3
.sym 27042 sys1.cdo[3]
.sym 27043 sys1.cpu.regsD[18]
.sym 27044 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 27045 sys1.cpu.aluAdder[20]
.sym 27046 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 27047 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 27048 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 27049 sys1.cpu.rdata_SB_LUT4_O_16_I2
.sym 27050 sys1.cpu.IR[20]
.sym 27051 sys1.cpu.regsD[23]
.sym 27052 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 27053 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27054 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 27056 sys1.cpu.regsD[20]
.sym 27057 sys1.cpu.aluIn1[23]
.sym 27058 sys1.cpu.IR[12]
.sym 27059 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27060 sys1.cpu.IR[15]
.sym 27061 sys1.cpu.rdata_SB_LUT4_O_13_I1
.sym 27062 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 27063 sys1.cdi[19]
.sym 27064 sys1.cdo[17]
.sym 27065 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27073 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27074 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 27075 gpout_bus[19]
.sym 27079 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27081 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 27082 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 27084 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 27085 sys1.cpu.regs[14][23]
.sym 27087 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 27088 sys1.cdo[16]
.sym 27089 sys1.cpu.regsQ1_SB_LUT4_O_11_I2
.sym 27090 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 27091 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27092 sys1.cdo[19]
.sym 27093 sys1.tcount[19]
.sym 27094 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 27095 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27096 sys1.cpu.regsQ1_SB_LUT4_O_11_I3
.sym 27097 sys1.cpu.rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 27098 sys1.owr[2]
.sym 27100 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 27101 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27104 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 27105 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27107 sys1.cpu.regs[14][23]
.sym 27110 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27111 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 27112 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 27113 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27116 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 27117 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 27118 gpout_bus[19]
.sym 27119 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 27122 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 27123 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 27125 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27129 sys1.cdo[19]
.sym 27136 sys1.cdo[16]
.sym 27140 sys1.cpu.regsQ1_SB_LUT4_O_11_I2
.sym 27142 sys1.cpu.regsQ1_SB_LUT4_O_11_I3
.sym 27146 sys1.cpu.rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 27148 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27149 sys1.tcount[19]
.sym 27150 sys1.owr[2]
.sym 27151 clk_$glb_clk
.sym 27153 sys1.cpu.aluAdder_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27154 sys1.cdo[16]
.sym 27155 sys1.cpu.regs[11][16]
.sym 27156 sys1.cdo[17]
.sym 27157 sys1.cpu.regs[11][22]
.sym 27158 sys1.cpu.regs[11][23]
.sym 27159 sys1.cdo_SB_LUT4_O_7_I3
.sym 27160 sys1.cpu.aluAdder_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27162 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 27165 sys1.cpu.rdata_SB_LUT4_O_12_I1
.sym 27166 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27167 sys1.cdo[14]
.sym 27170 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 27171 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 27172 sys1.tcount[14]
.sym 27173 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 27174 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27175 sys1.cpu.regsQ1[21]
.sym 27177 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O
.sym 27178 sys1.cpu.aluAdder_SB_LUT4_O_19_I2
.sym 27179 sys1.cpu.regs[14][20]
.sym 27180 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3
.sym 27181 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27182 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 27183 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 27184 sys1.cpu.aluAdder[1]
.sym 27185 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27186 sys1.cpu.regsQ1[22]
.sym 27187 sys1.cdo_SB_LUT4_O_6_I3
.sym 27195 sys1.cpu.regsQ1_SB_LUT4_O_11_I3
.sym 27197 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27200 sys1.cpu.regs[14][22]
.sym 27201 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27202 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 27203 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27204 sys1.cpu.regsQ1_SB_LUT4_O_11_I2
.sym 27205 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 27206 sys1.cpu.regs[10][22]
.sym 27207 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27209 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 27210 sys1.cpu.opvalid
.sym 27212 sys1.cpu.aluIn1_SB_LUT4_O_12_I0
.sym 27213 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 27214 sys1.cpu.regs[11][22]
.sym 27216 sys1.cpu.regsD[20]
.sym 27219 sys1.cpu.regsD[23]
.sym 27220 sys1.cpu.IR[15]
.sym 27222 sys1.cpu.regsD[22]
.sym 27223 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 27225 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 27227 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27228 sys1.cpu.regs[10][22]
.sym 27229 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 27230 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27233 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 27234 sys1.cpu.regs[11][22]
.sym 27235 sys1.cpu.IR[15]
.sym 27236 sys1.cpu.opvalid
.sym 27239 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 27240 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 27241 sys1.cpu.regs[11][22]
.sym 27242 sys1.cpu.regs[10][22]
.sym 27247 sys1.cpu.regsD[22]
.sym 27251 sys1.cpu.regs[14][22]
.sym 27252 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27253 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27254 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 27258 sys1.cpu.regsD[20]
.sym 27265 sys1.cpu.regsD[23]
.sym 27269 sys1.cpu.regsQ1_SB_LUT4_O_11_I2
.sym 27270 sys1.cpu.aluIn1_SB_LUT4_O_12_I0
.sym 27271 sys1.cpu.regsQ1_SB_LUT4_O_11_I3
.sym 27272 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 27273 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 27274 clk_$glb_clk
.sym 27276 sys1.cpu.aluAdder_SB_LUT4_O_18_I2_SB_LUT4_O_I3
.sym 27277 sys1.cpu.regs[13][23]
.sym 27278 sys1.cpu.regs[13][22]
.sym 27279 sys1.cdo_SB_LUT4_O_6_I3
.sym 27280 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 27281 sys1.cpu.aluAdder_SB_LUT4_O_23_I2_SB_LUT4_O_I3
.sym 27282 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O
.sym 27283 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 27288 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 27289 sys1.cpu.IR[17]
.sym 27291 sys1.cdo[17]
.sym 27292 LORA_RESET_SB_LUT4_I0_I3
.sym 27293 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 27295 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 27296 sys1.cpu.aluAdder[3]
.sym 27297 sys1.cpu.IR[21]
.sym 27298 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 27300 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_I1
.sym 27301 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27302 sys1.cpu.regsD[22]
.sym 27303 sys1.cpu.rdata_SB_LUT4_O_11_I1
.sym 27304 sys1.cdo[4]
.sym 27305 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 27306 sys1.cpu.regsD_SB_LUT4_O_18_I3
.sym 27307 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 27308 sys1.cpu.regsD[22]
.sym 27310 sys1.cpu.regsD[20]
.sym 27311 sys1.cpu.aluIn1[22]
.sym 27318 sys1.cdo[26]
.sym 27322 sys1.cdo_SB_LUT4_O_3_I3
.sym 27323 sys1.cdo_SB_LUT4_O_2_I3
.sym 27331 sys1.cdo[12]
.sym 27332 sys1.cpu.IR[15]
.sym 27336 sys1.cpu.regs[12][23]
.sym 27337 sys1.cpu.regs[12][22]
.sym 27338 sys1.cpu.opvalid
.sym 27342 sys1.cpu.regs[13][23]
.sym 27343 sys1.cpu.regs[13][22]
.sym 27344 sys1.cpu.aluAdder[1]
.sym 27345 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 27346 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 27347 sys1.cdo[5]
.sym 27348 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 27353 sys1.cdo_SB_LUT4_O_3_I3
.sym 27356 sys1.cdo[26]
.sym 27362 sys1.cpu.regs[13][23]
.sym 27363 sys1.cpu.regs[12][23]
.sym 27364 sys1.cpu.IR[15]
.sym 27371 sys1.cdo_SB_LUT4_O_2_I3
.sym 27375 sys1.cdo[12]
.sym 27380 sys1.cpu.regs[13][22]
.sym 27381 sys1.cpu.regs[12][22]
.sym 27382 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 27383 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 27386 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 27387 sys1.cdo[5]
.sym 27388 sys1.cpu.aluAdder[1]
.sym 27392 sys1.cpu.opvalid
.sym 27393 sys1.cpu.regs[12][22]
.sym 27394 sys1.cpu.regs[13][22]
.sym 27395 sys1.cpu.IR[15]
.sym 27396 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 27397 clk_$glb_clk
.sym 27399 sys1.cpu.aluAdder_SB_LUT4_O_19_I2
.sym 27400 sys1.cdo[20]
.sym 27401 sys1.cpu.regsD_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27402 sys1.cpu.regs[12][23]
.sym 27403 sys1.cpu.regs[12][22]
.sym 27404 sys1.cpu.regsD_SB_LUT4_O_31_I2_SB_LUT4_O_I1
.sym 27405 sys1.cpu.regsD_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27406 sys1.cdo[21]
.sym 27407 sys1.cpu.regsD[17]
.sym 27408 sys1.cpu.aluAdder_SB_LUT4_O_23_I2_SB_LUT4_O_I3
.sym 27410 sys1.cpu.regsD[17]
.sym 27411 sys1.cpu.aluAdder[14]
.sym 27412 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27414 sys1.cdo_SB_LUT4_O_6_I3
.sym 27415 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 27417 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 27419 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 27420 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 27421 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 27423 sys1.cpu.regsD[2]
.sym 27424 sys1.cpu.regsD[21]
.sym 27425 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 27427 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 27430 sys1.cdo[21]
.sym 27431 sys1.cpu.rdata_SB_LUT4_O_10_I1
.sym 27432 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 27433 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 27434 sys1.cdo[20]
.sym 27441 sys1.cdo[3]
.sym 27442 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27444 sys1.cpu.aluIn1[20]
.sym 27445 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27447 sys1.cpu.aluAdder_SB_LUT4_O_19_I2_SB_LUT4_O_I3
.sym 27451 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27454 sys1.cpu.aluAdder[1]
.sym 27455 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 27457 sys1.cdo_SB_LUT4_O_4_I3
.sym 27458 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 27460 sys1.cpu.regsD[21]
.sym 27461 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27464 sys1.cdo[4]
.sym 27465 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 27466 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 27470 sys1.cpu.regsD[20]
.sym 27474 sys1.cpu.regsD[20]
.sym 27479 sys1.cpu.aluAdder[1]
.sym 27480 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 27481 sys1.cdo[3]
.sym 27485 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27486 sys1.cpu.aluAdder_SB_LUT4_O_19_I2_SB_LUT4_O_I3
.sym 27487 sys1.cpu.aluIn1[20]
.sym 27488 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 27491 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27492 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27493 sys1.cpu.aluAdder_SB_LUT4_O_19_I2_SB_LUT4_O_I3
.sym 27494 sys1.cpu.aluIn1[20]
.sym 27498 sys1.cdo_SB_LUT4_O_4_I3
.sym 27503 sys1.cdo[4]
.sym 27505 sys1.cpu.aluAdder[1]
.sym 27506 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 27509 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 27511 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 27512 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 27518 sys1.cpu.regsD[21]
.sym 27519 sys1.cpu.regs[0]_SB_DFFE_Q_E_$glb_ce
.sym 27520 clk_$glb_clk
.sym 27522 sys1.cpu.regs[14][16]
.sym 27523 sys1.cpu.rdata_SB_LUT4_O_11_I1
.sym 27524 sys1.cpu.rdata_SB_LUT4_O_10_I1
.sym 27525 sys1.cpu.regsD_SB_LUT4_O_31_I2
.sym 27526 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 27527 sys1.cpu.regsD_SB_LUT4_O_31_I3
.sym 27528 sys1.cpu.regsD[2]
.sym 27529 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I3_I2
.sym 27530 sys1.cdo[19]
.sym 27531 sys1.cpu.aluIn1[4]
.sym 27532 sys1.cpu.aluIn1[4]
.sym 27533 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27535 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 27537 sys1.cpu.regs[12][23]
.sym 27538 sys1.cpu.aluIn1[2]
.sym 27539 sys1.cdo[21]
.sym 27540 sys1.cpu.aluIn1[17]
.sym 27541 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 27543 sys1.cpu.regsD[23]
.sym 27545 sys1.cpu.aluIn1[2]
.sym 27546 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27547 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27548 sys1.cpu.rdata_SB_LUT4_O_13_I1
.sym 27549 sys1.cpu.aluIn1[23]
.sym 27551 sys1.cdo[19]
.sym 27553 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I3_I2
.sym 27554 sys1.cpu.aluIn1[28]
.sym 27555 sys1.cpu.aluIn1[27]
.sym 27556 sys1.cpu.regsD[20]
.sym 27557 sys1.cpu.aluIn1[28]
.sym 27563 sys1.cpu.regsD[20]
.sym 27564 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27566 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 27568 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 27571 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 27572 sys1.cpu.IR[15]
.sym 27574 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 27575 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 27576 sys1.cpu.regs[14][16]
.sym 27581 sys1.cpu.regs[13][16]
.sym 27584 sys1.cpu.regsD[21]
.sym 27586 sys1.cpu.regs[12][16]
.sym 27588 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 27589 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27591 sys1.cpu.regsD[16]
.sym 27593 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27594 sys1.cpu.regs[12][16]
.sym 27596 sys1.cpu.regsD[20]
.sym 27602 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27604 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 27605 sys1.cpu.regs[14][16]
.sym 27608 sys1.cpu.regs[13][16]
.sym 27610 sys1.cpu.IR[15]
.sym 27611 sys1.cpu.regs[12][16]
.sym 27614 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27615 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 27616 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27617 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 27620 sys1.cpu.regs[12][16]
.sym 27621 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 27622 sys1.cpu.regs[13][16]
.sym 27623 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 27628 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 27635 sys1.cpu.regsD[21]
.sym 27638 sys1.cpu.regsD[16]
.sym 27642 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 27643 clk_$glb_clk
.sym 27645 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I1
.sym 27646 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2
.sym 27647 sys1.cpu.regs[13][16]
.sym 27648 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 27649 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.sym 27650 sys1.cpu.regsD_SB_LUT4_O_18_I3
.sym 27651 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.sym 27652 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2
.sym 27653 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 27654 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 27655 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 27656 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 27661 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 27662 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 27664 sys1.cpu.aluIn1[7]
.sym 27666 sys1.cpu.rdata_SB_LUT4_O_12_I1
.sym 27667 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 27668 sys1.cpu.IR[15]
.sym 27669 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O
.sym 27671 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 27673 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 27674 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.sym 27676 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 27677 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27678 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 27679 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27680 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27687 sys1.cpu.aluIn1[20]
.sym 27690 sys1.cpu.aluIn1[11]
.sym 27691 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27692 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27693 sys1.cpu.regsD[16]
.sym 27695 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27697 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 27700 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 27704 sys1.cpu.aluIn1[3]
.sym 27705 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27706 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27707 sys1.cpu.aluIn1[4]
.sym 27712 sys1.cpu.aluIn1[3]
.sym 27714 sys1.cpu.aluIn1[28]
.sym 27715 sys1.cpu.aluIn1[27]
.sym 27717 sys1.cpu.aluIn1[28]
.sym 27719 sys1.cpu.aluIn1[3]
.sym 27720 sys1.cpu.aluIn1[28]
.sym 27721 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27722 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27725 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27726 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27728 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27731 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27732 sys1.cpu.aluIn1[3]
.sym 27733 sys1.cpu.aluIn1[28]
.sym 27737 sys1.cpu.aluIn1[4]
.sym 27738 sys1.cpu.aluIn1[27]
.sym 27740 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27743 sys1.cpu.aluIn1[27]
.sym 27744 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 27745 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27746 sys1.cpu.aluIn1[4]
.sym 27750 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27751 sys1.cpu.aluIn1[20]
.sym 27752 sys1.cpu.aluIn1[11]
.sym 27755 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27756 sys1.cpu.aluIn1[20]
.sym 27757 sys1.cpu.aluIn1[11]
.sym 27761 sys1.cpu.regsD[16]
.sym 27765 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 27766 clk_$glb_clk
.sym 27768 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.sym 27769 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27770 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27771 sys1.cpu.regs[14][18]
.sym 27772 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27773 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27774 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27775 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27778 sys1.cpu.regs[13][17]
.sym 27780 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 27781 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.sym 27783 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 27786 sys1.cpu.aluIn1[11]
.sym 27787 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 27788 ICE_LED1_SB_DFFESR_Q_D
.sym 27789 sys1.cpu.aluIn1[20]
.sym 27790 sys1.cpu.aluIn1[16]
.sym 27791 sys1.cpu.regsD[19]
.sym 27792 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27793 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27794 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 27795 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27796 sys1.cpu.aluIn1[15]
.sym 27798 sys1.cpu.regsD_SB_LUT4_O_18_I3
.sym 27799 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 27800 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 27802 sys1.cpu.regsD[20]
.sym 27811 sys1.cpu.regsD[18]
.sym 27817 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27818 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27820 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 27821 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27822 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27823 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I3_I2
.sym 27824 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27825 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27828 sys1.cpu.regsD[20]
.sym 27829 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O
.sym 27831 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 27832 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 27833 sys1.cpu.regsD[17]
.sym 27835 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 27836 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 27837 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27842 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27843 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27844 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27845 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 27850 sys1.cpu.regsD[20]
.sym 27854 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27855 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 27856 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27860 sys1.cpu.regsD[17]
.sym 27868 sys1.cpu.regsD[18]
.sym 27872 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 27873 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 27874 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I3_I2
.sym 27875 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 27878 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O
.sym 27881 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27884 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27886 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 27887 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27888 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 27889 clk_$glb_clk
.sym 27891 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 27892 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 27893 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27894 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 27895 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 27896 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 27897 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 27898 sys1.cpu.regs[11][2]
.sym 27900 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 27903 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 27904 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27906 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27908 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 27909 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 27910 sys1.cpu.regs[12][18]
.sym 27912 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3
.sym 27914 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I3
.sym 27915 sys1.cpu.regsD[2]
.sym 27916 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27918 sys1.cpu.regs[1][18]
.sym 27919 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 27920 sys1.cpu.regsD[19]
.sym 27921 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 27923 sys1.cpu.regsD[2]
.sym 27924 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 27932 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27933 sys1.cpu.aluIn1[12]
.sym 27935 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27939 sys1.cpu.regsD[18]
.sym 27941 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27942 sys1.cpu.aluIn1[16]
.sym 27943 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 27945 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 27946 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 27947 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 27950 sys1.cpu.aluIn1[19]
.sym 27951 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27956 sys1.cpu.aluIn1[15]
.sym 27958 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27962 sys1.cpu.regsD[20]
.sym 27966 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27967 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 27968 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27971 sys1.cpu.regsD[20]
.sym 27977 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27978 sys1.cpu.aluIn1[12]
.sym 27979 sys1.cpu.aluIn1[19]
.sym 27983 sys1.cpu.aluIn1[16]
.sym 27985 sys1.cpu.aluIn1[15]
.sym 27986 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 27989 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 27991 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27992 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27995 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 27996 sys1.cpu.aluIn1[19]
.sym 27997 sys1.cpu.aluIn1[12]
.sym 28002 sys1.cpu.regsD[18]
.sym 28007 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28009 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28011 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 28012 clk_$glb_clk
.sym 28014 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28015 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28016 sys1.cpu.regs[2][19]
.sym 28017 sys1.cpu.regs[2][17]
.sym 28018 sys1.cpu.rdata_SB_LUT4_O_13_I1
.sym 28019 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 28020 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28021 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28022 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 28025 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 28026 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 28027 sys1.cpu.aluIn1[12]
.sym 28029 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 28030 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 28032 sys1.cpu.aluIn1[16]
.sym 28033 sys1.cpu.aluIn1[19]
.sym 28035 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28037 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28038 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 28039 sys1.cpu.rdata_SB_LUT4_O_13_I1
.sym 28042 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28043 sys1.cdo[19]
.sym 28046 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28055 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28056 sys1.cpu.regsD[18]
.sym 28057 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 28060 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28061 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28062 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 28063 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28065 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28066 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 28067 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28068 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28070 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 28072 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 28075 sys1.cpu.regsD[2]
.sym 28076 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 28080 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28084 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28089 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28090 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28095 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 28096 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 28097 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 28100 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 28101 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28102 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28103 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 28109 sys1.cpu.regsD[2]
.sym 28112 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28114 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28115 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 28118 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28120 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28121 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28124 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28125 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 28127 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28132 sys1.cpu.regsD[18]
.sym 28134 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 28135 clk_$glb_clk
.sym 28137 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28138 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 28139 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28140 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 28141 sys1.cpu.regs[1][17]
.sym 28142 sys1.cpu.regs[1][19]
.sym 28143 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 28144 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28145 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28151 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28153 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 28154 sys1.cpu.aluIn1[0]
.sym 28156 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28158 sys1.cpu.aluIn1_SB_LUT4_O_27_I3
.sym 28159 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28160 sys1.cpu.regs[2][19]
.sym 28161 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28164 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28165 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28171 sys1.cpu.IR[15]
.sym 28172 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28178 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28179 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28181 sys1.cpu.regs[2][17]
.sym 28183 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 28184 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28185 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 28186 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28188 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 28189 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 28190 sys1.cpu.regs[6][17]
.sym 28191 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 28192 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28193 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 28197 sys1.cpu.regsD[17]
.sym 28198 sys1.cpu.regs[1][17]
.sym 28200 sys1.cpu.regs[5][17]
.sym 28201 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 28203 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28204 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28206 sys1.cpu.regs[1][17]
.sym 28207 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28208 sys1.cpu.regs[5][17]
.sym 28211 sys1.cpu.regs[1][17]
.sym 28212 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28214 sys1.cpu.regs[5][17]
.sym 28217 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 28218 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28219 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 28226 sys1.cpu.regsD[17]
.sym 28229 sys1.cpu.regs[2][17]
.sym 28230 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28231 sys1.cpu.regs[6][17]
.sym 28235 sys1.cpu.regs[5][17]
.sym 28236 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 28237 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 28238 sys1.cpu.regs[1][17]
.sym 28241 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28243 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28244 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28247 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 28249 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28250 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 28253 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28254 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28255 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28257 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 28258 clk_$glb_clk
.sym 28260 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28261 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28262 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28263 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28264 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28265 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 28266 sys1.cpu.regs[5][17]
.sym 28267 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28275 sys1.cpu.regsD[18]
.sym 28276 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 28277 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28281 ICE_LED4$SB_IO_OUT
.sym 28284 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 28290 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 28301 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 28302 sys1.cpu.opvalid
.sym 28303 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28304 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28305 sys1.cpu.regsD[17]
.sym 28308 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 28309 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28311 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 28312 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 28314 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 28316 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28319 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28320 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 28321 sys1.cpu.regs[12][17]
.sym 28323 sys1.cpu.regs[13][17]
.sym 28325 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28328 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 28329 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 28331 sys1.cpu.IR[15]
.sym 28334 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 28335 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 28336 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 28337 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28340 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 28341 sys1.cpu.regs[12][17]
.sym 28342 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 28343 sys1.cpu.regs[13][17]
.sym 28348 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 28349 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28353 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28355 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28360 sys1.cpu.regsD[17]
.sym 28364 sys1.cpu.opvalid
.sym 28365 sys1.cpu.regs[12][17]
.sym 28366 sys1.cpu.IR[15]
.sym 28367 sys1.cpu.regs[13][17]
.sym 28370 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28371 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28372 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28373 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 28376 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 28377 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 28378 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 28379 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28380 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 28381 clk_$glb_clk
.sym 28383 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28384 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 28386 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28387 sys1.cpu.regs[12][17]
.sym 28388 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28389 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 28390 sys1.cpu.regs[12][19]
.sym 28391 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 28392 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 28393 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28394 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 28395 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 28398 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28399 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 28400 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28401 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 28402 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28404 ICE_LED3$SB_IO_OUT
.sym 28406 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28407 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 28411 ICE_LED1$SB_IO_OUT
.sym 28412 sys1.cpu.regsD[19]
.sym 28424 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28427 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28428 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 28431 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 28433 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28437 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28442 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 28445 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 28447 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 28448 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28450 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 28451 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28453 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28454 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28455 sys1.cpu.regsD[17]
.sym 28457 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28458 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 28459 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28460 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28463 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 28464 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28465 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 28466 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28469 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28470 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 28471 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 28472 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28475 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 28476 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28477 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 28478 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28481 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28482 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 28483 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 28484 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 28493 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28494 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 28495 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 28496 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 28502 sys1.cpu.regsD[17]
.sym 28503 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 28504 clk_$glb_clk
.sym 28519 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 28520 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 28521 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 28551 ICE_LED4$SB_IO_OUT
.sym 28554 ICE_LED3$SB_IO_OUT
.sym 28561 ICE_LED3$SB_IO_OUT
.sym 28564 ICE_LED4$SB_IO_OUT
.sym 28577 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 28610 sys1.ram0.ram_array.3.1.0_RDATA
.sym 28618 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 28621 sys1.irqvect[2][6]
.sym 28622 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 28627 sys1.cpu.rdata_SB_LUT4_O_26_I1
.sym 28628 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I3
.sym 28648 sys1.cdo[7]
.sym 28650 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 28667 sys1.cdo[4]
.sym 28674 sys1.cdo[5]
.sym 28708 sys1.cdo[5]
.sym 28712 sys1.cdo[7]
.sym 28718 sys1.cdo[4]
.sym 28727 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 28728 clk_$glb_clk
.sym 28729 reset_$glb_sr
.sym 28738 sys1.ram0.ram_array.3.1.0_RDATA_1
.sym 28743 sys1.uart0.cntbit[1]
.sym 28744 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28745 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 28749 sys1.cdo[4]
.sym 28751 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 28753 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28756 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28765 sys1.ca[10]
.sym 28778 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 28790 sys1.ca[9]
.sym 28795 sys1.cdo[5]
.sym 28796 sys1.cdo[25]
.sym 28797 sys1.ca[9]
.sym 28799 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 28811 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 28812 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 28816 sys1.wr_spi_ICE
.sym 28817 sys1.cdo[11]
.sym 28819 $PACKER_VCC_NET
.sym 28820 sys1.dout_spi_ICE[10]
.sym 28825 sys1.irqvect[7][4]
.sym 28829 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 28833 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 28834 $PACKER_VCC_NET
.sym 28838 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 28842 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 28843 $nextpnr_ICESTORM_LC_22$O
.sym 28846 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 28849 sys1.spi0.shreg_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 28851 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 28852 $PACKER_VCC_NET
.sym 28855 sys1.spi0.shreg_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 28858 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 28861 sys1.spi0.shreg_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 28864 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 28868 sys1.dout_spi_ICE[10]
.sym 28869 sys1.wr_spi_ICE
.sym 28870 sys1.cdo[11]
.sym 28871 sys1.spi0.shreg_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 28874 $PACKER_VCC_NET
.sym 28882 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 28883 sys1.irqvect[7][4]
.sym 28890 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 28891 clk_$glb_clk
.sym 28897 sys1.ram0.ram_array.2.1.0_RDATA
.sym 28903 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 28904 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 28905 $PACKER_VCC_NET
.sym 28906 sys1.dout_spi_ICE[10]
.sym 28908 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 28911 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 28912 sys1.cdo[7]
.sym 28913 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 28917 sys1.cdo[6]
.sym 28918 sys1.ram0.ram_array.2.1.0_RDATA
.sym 28919 sys1.ca[2]
.sym 28920 sys1.cdo[8]
.sym 28922 sys1.dout_spi_ICE[11]
.sym 28924 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 28925 sys1.control_ICE[12]
.sym 28928 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 28934 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 28935 sys1.cdo[6]
.sym 28937 sys1.cdo[7]
.sym 28946 sys1.irqvect[1][11]
.sym 28949 sys1.irqvect[2][7]
.sym 28952 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28956 sys1.cdo[11]
.sym 28957 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28958 sys1.irqvect[6][11]
.sym 28960 sys1.cdo[5]
.sym 28961 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 28962 sys1.irqvect[6][7]
.sym 28969 sys1.cdo[11]
.sym 28975 sys1.cdo[6]
.sym 28979 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 28980 sys1.irqvect[6][11]
.sym 28981 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 28982 sys1.irqvect[1][11]
.sym 28994 sys1.cdo[7]
.sym 29004 sys1.cdo[5]
.sym 29009 sys1.irqvect[6][7]
.sym 29010 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 29011 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29012 sys1.irqvect[2][7]
.sym 29013 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 29014 clk_$glb_clk
.sym 29015 reset_$glb_sr
.sym 29020 sys1.ram0.ram_array.2.1.0_RDATA_1
.sym 29026 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 29027 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.sym 29028 sys1.irqvect[7][5]
.sym 29030 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 29032 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 29034 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29037 sys1.uwrbaud0
.sym 29038 sys1.irqvect[7][7]
.sym 29039 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 29046 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 29047 sys1.ca[10]
.sym 29048 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 29049 sys1.ram0.ram_array.2.0.0_RDATA_1
.sym 29050 sys1.ca[10]
.sym 29051 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 29059 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29061 sys1.wr_spi_ICE
.sym 29064 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 29066 sys1.irqvect[6][6]
.sym 29067 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 29068 $PACKER_VCC_NET
.sym 29071 sys1.cdo[25]
.sym 29072 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 29073 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 29076 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 29078 sys1.dout_spi_ICE[24]
.sym 29080 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 29081 sys1.irqvect[2][6]
.sym 29083 $PACKER_VCC_NET
.sym 29084 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 29089 $nextpnr_ICESTORM_LC_30$O
.sym 29091 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 29095 sys1.spi0.shreg_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 29097 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 29101 sys1.spi0.shreg_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 29103 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 29104 $PACKER_VCC_NET
.sym 29107 sys1.spi0.shreg_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 29109 $PACKER_VCC_NET
.sym 29110 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 29113 sys1.spi0.shreg_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 29116 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 29120 sys1.dout_spi_ICE[24]
.sym 29121 sys1.wr_spi_ICE
.sym 29122 sys1.cdo[25]
.sym 29123 sys1.spi0.shreg_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 29129 $PACKER_VCC_NET
.sym 29132 sys1.irqvect[2][6]
.sym 29133 sys1.irqvect[6][6]
.sym 29134 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 29135 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 29136 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 29137 clk_$glb_clk
.sym 29143 sys1.ram0.ram_array.2.0.0_RDATA
.sym 29148 sys1.control_ICE[10]
.sym 29149 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 29150 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 29151 sys1.dout_spi_ICE[26]
.sym 29153 sys1.uart0.thr[7]
.sym 29154 $PACKER_VCC_NET
.sym 29156 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 29157 $PACKER_VCC_NET
.sym 29158 sys1.irqvect[1][6]
.sym 29160 sys1.wr_spi_ICE
.sym 29161 $PACKER_VCC_NET
.sym 29162 sys1.cdo[4]
.sym 29163 sys1.cdo[30]
.sym 29164 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 29167 sys1.cdo[26]
.sym 29169 sys1.ram0.ram_array.2.0.0_RDATA_SB_LUT4_I2_I0
.sym 29171 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 29172 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 29173 sys1.ca[2]
.sym 29174 sys1.ca[7]
.sym 29182 sys1.uwrbaud0
.sym 29183 sys1.uwrtx0
.sym 29184 sys1.ram0.ram_array.2.1.0_RDATA_1
.sym 29187 sys1.ram0.ram_array.2.0.0_RDATA_SB_LUT4_I2_I0
.sym 29188 sys1.ram0.ram_array.2.1.0_RDATA
.sym 29190 sys1.cdo[8]
.sym 29191 sys1.ca[2]
.sym 29197 sys1.control_ICE[12]
.sym 29198 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29199 sys1.spi0.sin
.sym 29200 sys1.ram0.ram_array.2.0.0_RDATA
.sym 29207 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 29208 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 29209 sys1.ram0.ram_array.2.0.0_RDATA_1
.sym 29214 sys1.spi0.sin
.sym 29222 sys1.ca[2]
.sym 29226 sys1.control_ICE[12]
.sym 29232 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29238 sys1.uwrtx0
.sym 29243 sys1.cdo[8]
.sym 29249 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 29250 sys1.ram0.ram_array.2.1.0_RDATA
.sym 29251 sys1.ram0.ram_array.2.0.0_RDATA
.sym 29252 sys1.ram0.ram_array.2.0.0_RDATA_SB_LUT4_I2_I0
.sym 29255 sys1.ram0.ram_array.2.0.0_RDATA_SB_LUT4_I2_I0
.sym 29256 sys1.ram0.ram_array.2.0.0_RDATA_1
.sym 29257 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 29258 sys1.ram0.ram_array.2.1.0_RDATA_1
.sym 29259 sys1.uwrbaud0
.sym 29260 clk_$glb_clk
.sym 29266 sys1.ram0.ram_array.2.0.0_RDATA_1
.sym 29273 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 29274 sys1.cdo[6]
.sym 29275 LORA_BUSY_SB_LUT4_I2_I0
.sym 29276 sys1.uart0.divider[8]
.sym 29277 sys1.spi0.bitcnt[3]
.sym 29278 sys1.cdo[13]
.sym 29279 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 29280 sys1.dout_spi_ICE[31]
.sym 29285 sys1.dout_spi_ICE[30]
.sym 29287 sys1.dout_spi_ICE[30]
.sym 29288 sys1.irqen[7]
.sym 29289 sys1.cdo[5]
.sym 29290 sys1.uart2.wrbaud_SB_LUT4_O_I1
.sym 29292 sys1.cdo[7]
.sym 29293 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 29294 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 29295 sys1.ca[9]
.sym 29296 sys1.cdo[5]
.sym 29297 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 29304 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29305 sys1.uart0.rd_SB_LUT4_O_I0
.sym 29306 sys1.irqen[7]
.sym 29307 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 29308 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29309 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29312 sys1.dv2
.sym 29314 $PACKER_GND_NET
.sym 29315 $PACKER_VCC_NET
.sym 29316 sys1.uart2.wrbaud_SB_LUT4_O_I1
.sym 29317 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 29318 sys1.owr_SB_LUT4_O_3_I3
.sym 29319 sys1.irqen[6]
.sym 29324 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 29326 sys1.cdo[3]
.sym 29327 LORA_CS_SB_LUT4_O_I1
.sym 29331 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 29332 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 29336 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 29337 LORA_CS_SB_LUT4_O_I1
.sym 29338 sys1.uart0.rd_SB_LUT4_O_I0
.sym 29339 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 29343 sys1.uart2.wrbaud_SB_LUT4_O_I1
.sym 29344 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 29345 sys1.uart0.rd_SB_LUT4_O_I0
.sym 29349 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 29350 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 29354 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 29355 sys1.owr_SB_LUT4_O_3_I3
.sym 29356 LORA_CS_SB_LUT4_O_I1
.sym 29357 sys1.uart0.rd_SB_LUT4_O_I0
.sym 29361 sys1.cdo[3]
.sym 29368 $PACKER_VCC_NET
.sym 29372 sys1.irqen[6]
.sym 29373 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29374 sys1.dv2
.sym 29375 sys1.irqen[7]
.sym 29378 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 29379 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29380 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29382 $PACKER_GND_NET
.sym 29383 clk_$glb_clk
.sym 29384 reset_$glb_sr
.sym 29389 sys1.ram0.ram_array.3.0.0_RDATA
.sym 29393 sys1.uart0.divtx[8]
.sym 29395 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 29396 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.sym 29397 $PACKER_GND_NET
.sym 29398 sys1.cpu.regs[10][4]
.sym 29399 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 29400 sys1.cpu.regsD[6]
.sym 29401 sys1.uwrbaud0
.sym 29402 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29404 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 29405 LORA_CS_SB_LUT4_O_I3
.sym 29406 $PACKER_VCC_NET
.sym 29407 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29408 $PACKER_VCC_NET
.sym 29409 sys1.cdo[4]
.sym 29411 sys1.ca[2]
.sym 29412 sys1.cpu.rdata_SB_LUT4_O_24_I2
.sym 29413 LORA_CS_SB_LUT4_O_I1
.sym 29414 sys1.dout_spi_ICE[11]
.sym 29415 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29417 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 29418 sys1.cpu.rdata_SB_LUT4_O_26_I2
.sym 29419 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 29420 sys1.cdo[6]
.sym 29427 sys1.cdo[6]
.sym 29428 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 29429 sys1.wr_spi_ICE
.sym 29432 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 29433 $PACKER_VCC_NET
.sym 29435 sys1.cdo[30]
.sym 29437 sys1.dout_spi_ICE[29]
.sym 29440 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 29441 $PACKER_VCC_NET
.sym 29442 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 29446 sys1.dout_spi_ICE[5]
.sym 29449 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 29452 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 29457 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 29458 $nextpnr_ICESTORM_LC_21$O
.sym 29461 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 29464 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 29466 $PACKER_VCC_NET
.sym 29467 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 29470 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 29472 $PACKER_VCC_NET
.sym 29473 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 29476 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 29478 $PACKER_VCC_NET
.sym 29479 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 29482 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 29484 $PACKER_VCC_NET
.sym 29485 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 29488 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 29491 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 29495 sys1.dout_spi_ICE[29]
.sym 29496 sys1.wr_spi_ICE
.sym 29497 sys1.cdo[30]
.sym 29498 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 29501 sys1.cdo[6]
.sym 29503 sys1.wr_spi_ICE
.sym 29504 sys1.dout_spi_ICE[5]
.sym 29505 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 29506 clk_$glb_clk
.sym 29512 sys1.ram0.ram_array.3.0.0_RDATA_1
.sym 29518 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 29519 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 29520 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29521 sys1.irqen[6]
.sym 29522 sys1.irqvect[0][11]
.sym 29523 sys1.wr_spi_ICE
.sym 29524 EN_1V4_M4_SB_LUT4_I1_I3
.sym 29525 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 29526 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 29527 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 29528 sys1.owr_SB_LUT4_O_3_I3
.sym 29529 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 29530 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 29531 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29532 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 29533 sys1.ca[9]
.sym 29534 sys1.ca[10]
.sym 29535 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 29536 sys1.cdo[2]
.sym 29539 sys1.cpu.issub_SB_LUT4_O_I2
.sym 29540 LORA_BUSY_SB_LUT4_I2_I0
.sym 29541 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 29542 sys1.ram0.ram_array.1.1.0_RDATA_1
.sym 29543 sys1.cpu.Bimm[8]
.sym 29549 sys1.cpu.rdata_SB_LUT4_O_28_I1
.sym 29550 sys1.cpu.rdata_SB_LUT4_O_26_I1
.sym 29551 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29552 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 29554 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 29555 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 29556 sys1.cpu.rdata_SB_LUT4_O_28_I3
.sym 29557 sys1.dout_spi_LORA[0]
.sym 29558 sys1.cpu.rdata_SB_LUT4_O_26_I3
.sym 29560 sys1.irqen[7]
.sym 29561 sys1.cdo[6]
.sym 29564 sys1.cdo[7]
.sym 29565 sys1.cpu.rdata_SB_LUT4_O_28_I2
.sym 29567 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29570 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.sym 29571 sys1.dv2
.sym 29572 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 29575 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29576 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29578 sys1.cpu.rdata_SB_LUT4_O_26_I2
.sym 29580 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 29585 sys1.cdo[6]
.sym 29588 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 29589 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29590 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 29591 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29594 sys1.dv2
.sym 29595 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 29596 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 29597 sys1.dout_spi_LORA[0]
.sym 29600 sys1.cpu.rdata_SB_LUT4_O_26_I1
.sym 29601 sys1.cpu.rdata_SB_LUT4_O_26_I3
.sym 29602 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 29603 sys1.cpu.rdata_SB_LUT4_O_26_I2
.sym 29615 sys1.cdo[7]
.sym 29618 sys1.cpu.rdata_SB_LUT4_O_28_I1
.sym 29619 sys1.cpu.rdata_SB_LUT4_O_28_I3
.sym 29620 sys1.cpu.rdata_SB_LUT4_O_28_I2
.sym 29621 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 29624 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.sym 29625 sys1.irqen[7]
.sym 29627 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 29628 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 29629 clk_$glb_clk
.sym 29630 reset_$glb_sr
.sym 29635 sys1.ram0.ram_array.1.0.0_RDATA
.sym 29639 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 29641 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I3
.sym 29642 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29643 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29644 sys1.dout_spi_ICE[15]
.sym 29645 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 29646 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 29647 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 29649 sys1.dout_spi_ICE[14]
.sym 29650 sys1.cpu.aluAdder[4]
.sym 29652 $PACKER_VCC_NET
.sym 29653 $PACKER_VCC_NET
.sym 29654 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 29655 sys1.cpu.IR[14]
.sym 29656 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 29657 sys1.cdi[28]
.sym 29658 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 29659 sys1.cpu.IR[24]
.sym 29660 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 29661 sys1.ram0.ram_array.2.0.0_RDATA_SB_LUT4_I2_I0
.sym 29662 sys1.cpu.rdata_SB_LUT4_O_29_I0_SB_LUT4_O_I0
.sym 29663 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 29664 sys1.ram0.ram_array.0.1.0_RDATA
.sym 29666 sys1.ca[7]
.sym 29683 sys1.cdi[28]
.sym 29686 sys1.cpu.rdata_SB_LUT4_O_29_I0_SB_LUT4_O_I0
.sym 29687 sys1.cpu.IR[5]
.sym 29689 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29690 sys1.cdi[27]
.sym 29692 sys1.ram0.ram_array.1.0.0_RDATA_1
.sym 29694 sys1.cpu.IR[4]
.sym 29695 sys1.cpu.rdata_SB_LUT4_O_26_I2
.sym 29697 sys1.cpu.rdata_SB_LUT4_O_26_I3
.sym 29698 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29699 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 29700 sys1.cpu.rdata_SB_LUT4_O_26_I1
.sym 29702 sys1.ram0.ram_array.1.1.0_RDATA_1
.sym 29703 sys1.cdi[24]
.sym 29705 sys1.cpu.IR[5]
.sym 29706 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29707 sys1.cpu.IR[4]
.sym 29708 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29711 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29713 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29714 sys1.cpu.IR[4]
.sym 29717 sys1.cpu.IR[4]
.sym 29718 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29719 sys1.cpu.IR[5]
.sym 29720 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29726 sys1.cdi[28]
.sym 29729 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 29730 sys1.ram0.ram_array.1.1.0_RDATA_1
.sym 29731 sys1.ram0.ram_array.1.0.0_RDATA_1
.sym 29732 sys1.cpu.rdata_SB_LUT4_O_29_I0_SB_LUT4_O_I0
.sym 29736 sys1.cdi[27]
.sym 29743 sys1.cdi[24]
.sym 29747 sys1.cpu.rdata_SB_LUT4_O_26_I2
.sym 29749 sys1.cpu.rdata_SB_LUT4_O_26_I1
.sym 29750 sys1.cpu.rdata_SB_LUT4_O_26_I3
.sym 29752 clk_$glb_clk
.sym 29758 sys1.ram0.ram_array.1.0.0_RDATA_1
.sym 29763 sys1.cpu.PCci[8]
.sym 29764 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2
.sym 29765 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 29766 sys1.cpu.rdata_SB_LUT4_O_28_I1
.sym 29767 EN_1V4_M4_SB_LUT4_I1_I3
.sym 29768 sys1.cpu.Bimm[7]
.sym 29770 sys1.cpu.regsD[4]
.sym 29771 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 29773 sys1.dout_spi_LORA[29]
.sym 29774 sys1.cdo[3]
.sym 29775 EN_1V4_M4$SB_IO_OUT
.sym 29776 sys1.cpu.aluIn1_SB_LUT4_O_25_I0
.sym 29777 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I3
.sym 29778 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 29779 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 29780 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 29782 sys1.uart2.wrbaud_SB_LUT4_O_I1
.sym 29784 sys1.cdo[1]
.sym 29785 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 29786 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 29787 sys1.ram0.ram_array.0.1.0_RDATA_1
.sym 29788 sys1.cdo[5]
.sym 29789 sys1.cpu.PC[5]
.sym 29796 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29797 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 29798 sys1.cpu.IR[5]
.sym 29800 sys1.cpu.IR[13]
.sym 29801 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 29802 sys1.cpu.issub_SB_LUT4_O_I0
.sym 29803 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 29804 sys1.cpu.issub_SB_LUT4_O_I2
.sym 29805 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29806 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 29807 sys1.cpu.IR[20]
.sym 29808 sys1.cpu.IR[4]
.sym 29810 sys1.cpu.IR[5]
.sym 29813 sys1.cpu.Bimm[10]
.sym 29814 sys1.cpu.Bimm[11]
.sym 29815 sys1.cpu.IR[14]
.sym 29817 sys1.cpu.regsD[6]
.sym 29818 sys1.cpu.regsD[4]
.sym 29821 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29825 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 29828 sys1.cpu.issub_SB_LUT4_O_I2
.sym 29829 sys1.cpu.IR[5]
.sym 29830 sys1.cpu.Bimm[10]
.sym 29831 sys1.cpu.issub_SB_LUT4_O_I0
.sym 29834 sys1.cpu.Bimm[11]
.sym 29835 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 29836 sys1.cpu.IR[20]
.sym 29837 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 29842 sys1.cpu.regsD[6]
.sym 29846 sys1.cpu.regsD[4]
.sym 29852 sys1.cpu.IR[5]
.sym 29854 sys1.cpu.issub_SB_LUT4_O_I2
.sym 29855 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 29858 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 29859 sys1.cpu.IR[4]
.sym 29860 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29864 sys1.cpu.IR[5]
.sym 29865 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 29866 sys1.cpu.issub_SB_LUT4_O_I2
.sym 29867 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 29870 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 29871 sys1.cpu.issub_SB_LUT4_O_I2
.sym 29872 sys1.cpu.IR[13]
.sym 29873 sys1.cpu.IR[14]
.sym 29874 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 29875 clk_$glb_clk
.sym 29881 sys1.ram0.ram_array.0.0.0_RDATA
.sym 29885 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 29887 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 29888 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 29889 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 29890 sys1.cdo[0]
.sym 29891 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 29892 sys1.uart2.dv_SB_DFFE_Q_E
.sym 29893 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29894 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 29896 sys1.cpu.IR[3]
.sym 29897 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 29898 sys1.cpu.IR[13]
.sym 29899 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 29900 $PACKER_VCC_NET
.sym 29901 sys1.ca[2]
.sym 29903 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 29905 sys1.cpu.mmode
.sym 29906 sys1.cdo[0]
.sym 29907 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 29908 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 29909 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 29910 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 29911 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29912 sys1.cdo[6]
.sym 29918 sys1.cdo[0]
.sym 29919 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O
.sym 29920 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 29921 sys1.cpu.PC[5]
.sym 29922 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 29923 sys1.cpu.mmode
.sym 29925 sys1.cpu.PC0[5]
.sym 29927 sys1.cdo[2]
.sym 29928 sys1.cpu.rdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 29929 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29930 sys1.cpu.PC0[6]
.sym 29931 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 29932 sys1.cpu.PC[6]
.sym 29933 sys1.cpu.PC0[5]
.sym 29934 sys1.ram0.ram_array.0.1.0_RDATA
.sym 29935 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I3
.sym 29936 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 29939 sys1.ram0.ram_array.0.0.0_RDATA
.sym 29940 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I0
.sym 29942 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I2
.sym 29945 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 29946 sys1.ram0.ram_array.0.0.0_RDATA_1
.sym 29947 sys1.ram0.ram_array.0.1.0_RDATA_1
.sym 29949 sys1.cpu.PC1[5]
.sym 29951 sys1.ram0.ram_array.0.1.0_RDATA_1
.sym 29952 sys1.cpu.rdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 29953 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 29954 sys1.ram0.ram_array.0.0.0_RDATA_1
.sym 29957 sys1.ram0.ram_array.0.0.0_RDATA
.sym 29958 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 29959 sys1.cpu.rdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 29960 sys1.ram0.ram_array.0.1.0_RDATA
.sym 29963 sys1.cdo[2]
.sym 29969 sys1.cpu.mmode
.sym 29970 sys1.cpu.PC1[5]
.sym 29972 sys1.cpu.PC0[5]
.sym 29975 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 29976 sys1.cpu.PC0[6]
.sym 29977 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29978 sys1.cpu.PC[6]
.sym 29981 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I2
.sym 29982 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 29983 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I3
.sym 29984 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I0
.sym 29987 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 29988 sys1.cpu.PC[5]
.sym 29989 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 29990 sys1.cpu.PC0[5]
.sym 29994 sys1.cdo[0]
.sym 29995 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O
.sym 29996 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 29997 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 29998 clk_$glb_clk
.sym 29999 reset_$glb_sr
.sym 30004 sys1.ram0.ram_array.0.0.0_RDATA_1
.sym 30008 sys1.cpu.regsD[27]
.sym 30009 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2
.sym 30010 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2
.sym 30011 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 30012 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30013 sys1.cdo[2]
.sym 30014 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 30015 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I1
.sym 30017 sys1.cdo[2]
.sym 30018 sys1.cpu.PCci[22]
.sym 30019 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30020 sys1.owr_SB_LUT4_O_3_I3
.sym 30022 $PACKER_VCC_NET
.sym 30023 sys1.cpu.regs[0][5]
.sym 30024 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 30025 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 30026 sys1.ca[10]
.sym 30027 sys1.cpu.PC[5]
.sym 30028 sys1.dout_spi_ICE[13]
.sym 30029 sys1.ca[9]
.sym 30030 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 30031 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 30032 sys1.cdo[2]
.sym 30033 sys1.ram0.ram_array.1.1.0_RDATA_1
.sym 30034 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 30035 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 30042 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 30045 sys1.cpu.regsD_SB_LUT4_O_27_I0
.sym 30046 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I2
.sym 30047 sys1.cpu.regsD_SB_LUT4_O_27_I2
.sym 30048 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 30051 sys1.cpu.regsD_SB_LUT4_O_27_I3
.sym 30052 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 30053 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I0
.sym 30054 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I3
.sym 30056 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 30057 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30058 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 30059 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30062 ICE_LED4_SB_DFFESR_Q_D
.sym 30063 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 30064 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.sym 30065 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I1
.sym 30068 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30069 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 30071 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 30072 sys1.cpu.regsD[6]
.sym 30075 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 30077 ICE_LED4_SB_DFFESR_Q_D
.sym 30080 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 30081 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 30082 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 30083 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30086 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 30087 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 30088 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 30089 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 30092 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 30093 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30094 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 30095 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30098 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I3
.sym 30099 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I0
.sym 30100 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 30101 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I2
.sym 30107 sys1.cpu.regsD[6]
.sym 30111 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I1
.sym 30112 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30113 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.sym 30116 sys1.cpu.regsD_SB_LUT4_O_27_I3
.sym 30117 sys1.cpu.regsD_SB_LUT4_O_27_I2
.sym 30118 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 30119 sys1.cpu.regsD_SB_LUT4_O_27_I0
.sym 30120 sys1.cpu.regs[0]_SB_DFFE_Q_E_$glb_ce
.sym 30121 clk_$glb_clk
.sym 30127 sys1.ram0.ram_array.1.1.0_RDATA
.sym 30131 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30133 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30134 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30135 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 30136 $PACKER_VCC_NET
.sym 30137 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 30138 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I2
.sym 30139 sys1.cpu.regsD[4]
.sym 30140 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 30141 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30142 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2
.sym 30143 sys1.cpu.Bimm[10]
.sym 30144 sys1.cdi[27]
.sym 30145 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30146 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30147 sys1.cpu.IR[14]
.sym 30148 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 30149 sys1.cpu.PC0[20]
.sym 30150 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30151 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 30152 sys1.cpu.regsD[3]
.sym 30153 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 30154 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 30155 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30156 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30157 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 30158 sys1.cpu.regsD[6]
.sym 30164 sys1.cpu.IR[21]
.sym 30165 sys1.cpu.IR[14]
.sym 30167 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 30168 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30169 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 30171 sys1.cpu.regsD[6]
.sym 30172 sys1.cpu.PC0[4]
.sym 30175 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30176 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30177 sys1.cpu.PC[4]
.sym 30179 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30180 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0
.sym 30182 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 30183 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30184 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 30185 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 30187 sys1.cpu.regsD[4]
.sym 30188 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30195 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30197 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30198 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 30199 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 30200 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30203 sys1.cpu.IR[14]
.sym 30204 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30205 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 30212 sys1.cpu.regsD[4]
.sym 30215 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30218 sys1.cpu.PC[4]
.sym 30222 sys1.cpu.regsD[6]
.sym 30228 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30230 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30233 sys1.cpu.IR[21]
.sym 30234 sys1.cpu.IR[14]
.sym 30235 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30236 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30239 sys1.cpu.PC0[4]
.sym 30240 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30241 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 30242 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0
.sym 30243 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 30244 clk_$glb_clk
.sym 30250 sys1.ram0.ram_array.1.1.0_RDATA_1
.sym 30254 sys1.cpu.rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I1
.sym 30255 sys1.owr[0]
.sym 30256 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 30257 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30258 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 30259 sys1.cpu.IR[21]
.sym 30260 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30261 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 30262 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 30264 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30265 sys1.cdo[6]
.sym 30266 sys1.cdo[3]
.sym 30267 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30268 sys1.cpu.IR[21]
.sym 30269 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 30270 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 30271 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 30272 sys1.cdo[5]
.sym 30273 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 30274 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30275 sys1.cdo[1]
.sym 30276 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 30277 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 30278 sys1.cpu.regsD[3]
.sym 30279 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 30280 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30281 sys1.cpu.regsD_SB_LUT4_O_18_I1
.sym 30287 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 30288 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30289 sys1.owr[2]
.sym 30290 EN_1V4_M4_SB_DFFESR_Q_D
.sym 30291 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 30292 sys1.tcount[13]
.sym 30293 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 30295 sys1.cpu.regsD_SB_LUT4_O_30_I2
.sym 30296 sys1.cpu.PC0[3]
.sym 30297 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0
.sym 30298 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30299 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I1
.sym 30300 sys1.dout_spi_ICE[13]
.sym 30301 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 30302 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 30304 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 30305 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30307 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30308 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30309 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2
.sym 30310 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30311 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30312 sys1.cpu.regsD_SB_LUT4_O_30_I3
.sym 30313 sys1.cdo[23]
.sym 30315 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30317 sys1.cpu.regsD_SB_LUT4_O_30_I0
.sym 30318 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 30320 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 30321 sys1.cpu.regsD_SB_LUT4_O_30_I0
.sym 30322 sys1.cpu.regsD_SB_LUT4_O_30_I3
.sym 30323 sys1.cpu.regsD_SB_LUT4_O_30_I2
.sym 30326 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 30327 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 30328 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30329 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30332 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 30333 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30334 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 30335 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30338 sys1.tcount[13]
.sym 30339 sys1.dout_spi_ICE[13]
.sym 30340 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30341 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30344 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2
.sym 30345 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 30347 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30350 EN_1V4_M4_SB_DFFESR_Q_D
.sym 30351 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 30356 sys1.cpu.PC0[3]
.sym 30357 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I1
.sym 30358 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30359 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0
.sym 30362 sys1.cdo[23]
.sym 30366 sys1.owr[2]
.sym 30367 clk_$glb_clk
.sym 30373 sys1.ram0.ram_array.0.1.0_RDATA
.sym 30377 sys1.cpu.regsD_SB_LUT4_O_30_I2
.sym 30378 sys1.cpu.PC0[3]
.sym 30379 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 30381 sys1.cpu.regsD[3]
.sym 30382 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30383 sys1.owr[2]
.sym 30384 sys1.cpu.regsD_SB_LUT4_O_13_I2
.sym 30385 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 30388 sys1.cpu.PC0[4]
.sym 30389 sys1.cpu.rdata_SB_LUT4_O_18_I3
.sym 30390 sys1.cpu.regsD[6]
.sym 30391 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 30392 $PACKER_VCC_NET
.sym 30393 sys1.ram0.ram_array.11.0.0_RDATA_1
.sym 30394 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 30395 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 30396 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 30397 sys1.cpu.rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 30398 sys1.cdo[0]
.sym 30399 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30400 sys1.cpu.mmode
.sym 30401 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 30402 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30403 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 30404 sys1.ca[2]
.sym 30410 sys1.cpu.IR[14]
.sym 30413 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 30414 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30415 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30416 sys1.cpu.mmode
.sym 30417 sys1.cdi[2]
.sym 30418 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 30420 sys1.cpu.PC[20]
.sym 30421 sys1.cpu.PC0[20]
.sym 30423 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30424 sys1.cdi[22]
.sym 30425 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30428 sys1.cpu.IR[13]
.sym 30429 sys1.cpu.IR[12]
.sym 30433 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 30436 sys1.cdi[8]
.sym 30438 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 30443 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30444 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 30446 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 30450 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30452 sys1.cpu.mmode
.sym 30456 sys1.cdi[8]
.sym 30461 sys1.cpu.PC[20]
.sym 30462 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30463 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30464 sys1.cpu.PC0[20]
.sym 30470 sys1.cdi[2]
.sym 30473 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 30475 sys1.cdi[2]
.sym 30479 sys1.cpu.IR[13]
.sym 30480 sys1.cpu.IR[12]
.sym 30481 sys1.cpu.IR[14]
.sym 30485 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 30486 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30487 sys1.cdi[22]
.sym 30490 clk_$glb_clk
.sym 30496 sys1.ram0.ram_array.0.1.0_RDATA_1
.sym 30501 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 30502 sys1.cpu.regsD_SB_LUT4_O_31_I0
.sym 30503 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.sym 30504 sys1.cpu.IR[14]
.sym 30505 $PACKER_VCC_NET
.sym 30506 sys1.cpu.PCci[22]
.sym 30507 sys1.cpu.IR[12]
.sym 30508 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 30509 sys1.ca[10]
.sym 30510 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 30511 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30512 sys1.cdo[2]
.sym 30513 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 30514 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.sym 30515 sys1.owr[1]
.sym 30516 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 30517 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 30518 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 30519 sys1.dout_spi_LORA[22]
.sym 30520 sys1.cdo[2]
.sym 30521 sys1.ca[9]
.sym 30522 sys1.ca[10]
.sym 30523 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 30524 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 30525 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 30527 sys1.ca[7]
.sym 30533 sys1.cpu.aluAdder[0]
.sym 30535 sys1.cpu.Bimm[1]
.sym 30536 sys1.cpu.aluAdder[1]
.sym 30537 sys1.cpu.PC0[2]
.sym 30540 sys1.cpu.rdata_SB_LUT4_O_9_I2
.sym 30541 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 30542 sys1.cpu.PC[2]
.sym 30543 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30544 sys1.cpu.rdata_SB_LUT4_O_9_I1
.sym 30546 sys1.cpu.regsD[5]
.sym 30547 sys1.cpu.IR[21]
.sym 30548 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 30549 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 30550 sys1.cpu.rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 30553 sys1.ram0.ram_array.11.0.0_RDATA_1
.sym 30554 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30555 sys1.cdi[20]
.sym 30556 sys1.ram0.ram_array.11.1.0_RDATA_1
.sym 30557 sys1.cpu.IR[12]
.sym 30559 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30560 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 30561 sys1.ram0.ram_array.11.0.0_RDATA
.sym 30562 sys1.ram0.ram_array.11.1.0_RDATA
.sym 30563 sys1.cpu.rdata_SB_LUT4_O_9_I3
.sym 30564 sys1.cpu.IR[13]
.sym 30566 sys1.ram0.ram_array.11.1.0_RDATA
.sym 30567 sys1.cpu.rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 30568 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 30569 sys1.ram0.ram_array.11.0.0_RDATA
.sym 30572 sys1.cpu.IR[21]
.sym 30573 sys1.cpu.Bimm[1]
.sym 30574 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 30575 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 30578 sys1.cdi[20]
.sym 30581 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30584 sys1.cpu.rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 30586 sys1.ram0.ram_array.11.1.0_RDATA_1
.sym 30587 sys1.ram0.ram_array.11.0.0_RDATA_1
.sym 30590 sys1.cpu.PC0[2]
.sym 30591 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30592 sys1.cpu.PC[2]
.sym 30593 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30596 sys1.cpu.aluAdder[1]
.sym 30597 sys1.cpu.aluAdder[0]
.sym 30598 sys1.cpu.IR[12]
.sym 30599 sys1.cpu.IR[13]
.sym 30602 sys1.cpu.rdata_SB_LUT4_O_9_I1
.sym 30603 sys1.cpu.rdata_SB_LUT4_O_9_I3
.sym 30604 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 30605 sys1.cpu.rdata_SB_LUT4_O_9_I2
.sym 30611 sys1.cpu.regsD[5]
.sym 30612 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 30613 clk_$glb_clk
.sym 30619 sys1.ram0.ram_array.11.0.0_RDATA
.sym 30623 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 30624 sys1.cpu.PC[2]
.sym 30625 sys1.cpu.IR[15]
.sym 30627 sys1.cpu.aluAdder[0]
.sym 30628 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 30629 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 30630 sys1.cpu.aluAdder[1]
.sym 30631 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I2
.sym 30632 sys1.cdi[30]
.sym 30633 sys1.cpu.PC0[2]
.sym 30634 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 30635 sys1.cdo[2]
.sym 30636 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 30637 sys1.cpu.Bimm[10]
.sym 30638 $PACKER_VCC_NET
.sym 30639 sys1.cpu.IR[14]
.sym 30640 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 30641 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 30642 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 30643 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30644 sys1.cpu.regsD[3]
.sym 30645 sys1.cdi[21]
.sym 30646 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 30647 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 30648 sys1.ram0.ram_array.11.1.0_RDATA
.sym 30649 sys1.dout_spi_LORA[19]
.sym 30650 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30656 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30657 sys1.cdi[14]
.sym 30658 sys1.cdi[30]
.sym 30660 gpout_bus[22]
.sym 30661 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 30662 sys1.cdi[20]
.sym 30663 sys1.cdo[22]
.sym 30664 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 30665 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O
.sym 30666 sys1.cpu.IR[13]
.sym 30667 sys1.owr[2]
.sym 30669 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 30670 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 30671 sys1.cdi[21]
.sym 30672 sys1.cpu.aluAdder[0]
.sym 30674 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30675 sys1.cpu.aluAdder[1]
.sym 30679 sys1.dout_spi_LORA[22]
.sym 30680 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 30681 sys1.cdo[1]
.sym 30682 sys1.cpu.rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 30686 sys1.cdo[20]
.sym 30687 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30689 sys1.cdi[20]
.sym 30690 sys1.cpu.IR[13]
.sym 30691 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30692 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 30695 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 30696 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30698 sys1.cdi[21]
.sym 30701 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 30702 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 30703 gpout_bus[22]
.sym 30704 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 30707 sys1.cpu.aluAdder[1]
.sym 30708 sys1.cdi[30]
.sym 30709 sys1.cdi[14]
.sym 30710 sys1.cpu.aluAdder[0]
.sym 30716 sys1.cdo[22]
.sym 30719 sys1.cdo[20]
.sym 30725 sys1.cdo[1]
.sym 30727 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O
.sym 30728 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 30731 sys1.dout_spi_LORA[22]
.sym 30732 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30733 sys1.cpu.rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 30735 sys1.owr[2]
.sym 30736 clk_$glb_clk
.sym 30742 sys1.ram0.ram_array.11.0.0_RDATA_1
.sym 30746 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 30747 sys1.cpu.rdata_SB_LUT4_O_20_I3
.sym 30749 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O
.sym 30750 sys1.cdi[20]
.sym 30751 sys1.cdi[14]
.sym 30752 EN_5V_UP$SB_IO_OUT
.sym 30753 sys1.dout_spi_LORA[7]
.sym 30754 sys1.dout_spi_LORA[5]
.sym 30755 sys1.cpu.IR[21]
.sym 30757 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 30758 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 30759 sys1.cdi[22]
.sym 30760 $PACKER_VCC_NET
.sym 30761 sys1.cpu.IR[22]
.sym 30762 sys1.cpu.regsD_SB_LUT4_O_18_I1
.sym 30763 sys1.cpu.IR[19]
.sym 30764 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 30765 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30766 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 30767 sys1.dout_spi_LORA[18]
.sym 30768 sys1.cdo[22]
.sym 30769 sys1.cdo[5]
.sym 30770 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 30771 sys1.ram0.ram_array.11.1.0_RDATA_1
.sym 30772 sys1.cdo[20]
.sym 30773 sys1.cdo[1]
.sym 30782 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 30783 $PACKER_VCC_NET
.sym 30784 sys1.wr_spi_ICE
.sym 30789 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 30791 sys1.dout_spi_ICE[16]
.sym 30796 sys1.cdo_SB_LUT4_O_1_I3
.sym 30797 sys1.cdo_SB_LUT4_O_6_I3
.sym 30798 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 30805 sys1.cdo_SB_LUT4_O_I3
.sym 30806 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30807 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 30810 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 30811 $nextpnr_ICESTORM_LC_15$O
.sym 30813 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 30817 sys1.spi0.shreg_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 30819 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 30823 sys1.spi0.shreg_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 30825 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 30829 sys1.spi0.shreg_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 30831 $PACKER_VCC_NET
.sym 30832 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 30835 sys1.spi0.shreg_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 30837 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 30842 sys1.wr_spi_ICE
.sym 30843 sys1.cdo_SB_LUT4_O_6_I3
.sym 30844 sys1.dout_spi_ICE[16]
.sym 30845 sys1.spi0.shreg_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 30851 sys1.cdo_SB_LUT4_O_I3
.sym 30854 sys1.cdo_SB_LUT4_O_1_I3
.sym 30858 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30859 clk_$glb_clk
.sym 30865 sys1.ram0.ram_array.11.1.0_RDATA
.sym 30870 sys1.ca[12]
.sym 30871 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 30872 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.sym 30873 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 30874 sys1.cpu.Bimm[1]
.sym 30875 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 30877 L_TX_SB_LUT4_I0_O
.sym 30879 sys1.cpu.regs[0][23]
.sym 30881 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 30882 sys1.cpu.regs[12][4]
.sym 30884 sys1.cpu.regs[12][3]
.sym 30885 sys1.cpu.rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 30887 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 30888 sys1.cdo[18]
.sym 30889 sys1.ram0.ram_array.11.0.0_RDATA_1
.sym 30890 sys1.ca[2]
.sym 30891 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 30893 sys1.cpu.IR[14]
.sym 30894 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 30895 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 30896 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 30902 sys1.cdi[19]
.sym 30903 sys1.dout_spi_LORA[21]
.sym 30905 sys1.cpu.rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 30906 sys1.cdi[30]
.sym 30909 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30910 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 30911 sys1.cpu.rdata_SB_LUT4_O_10_I2
.sym 30912 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30915 sys1.cpu.IR[12]
.sym 30919 sys1.cdi[14]
.sym 30920 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30921 sys1.dout_spi_LORA[19]
.sym 30922 sys1.cpu.rdata_SB_LUT4_O_10_I3
.sym 30924 sys1.cpu.IR[13]
.sym 30926 sys1.cpu.rdata_SB_LUT4_O_10_I1
.sym 30931 sys1.dout_spi_ICE[19]
.sym 30936 sys1.cdi[14]
.sym 30941 sys1.cpu.rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 30943 sys1.dout_spi_LORA[21]
.sym 30944 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30947 sys1.cpu.IR[12]
.sym 30949 sys1.cpu.IR[13]
.sym 30953 sys1.cpu.rdata_SB_LUT4_O_10_I1
.sym 30954 sys1.cpu.rdata_SB_LUT4_O_10_I3
.sym 30955 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 30956 sys1.cpu.rdata_SB_LUT4_O_10_I2
.sym 30959 sys1.dout_spi_ICE[19]
.sym 30960 sys1.dout_spi_LORA[19]
.sym 30961 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 30962 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 30966 sys1.cdi[19]
.sym 30967 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30971 sys1.cdi[19]
.sym 30980 sys1.cdi[30]
.sym 30982 clk_$glb_clk
.sym 30988 sys1.ram0.ram_array.11.1.0_RDATA_1
.sym 30993 sys1.dout_spi_LORA[21]
.sym 30994 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 30995 sys1.cpu.regsD[2]
.sym 30996 sys1.cpu.IR[14]
.sym 30997 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30998 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 30999 sys1.cpu.regs[0][23]
.sym 31000 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 31001 sys1.cdi[22]
.sym 31002 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 31003 sys1.ca[2]
.sym 31004 sys1.cdi[21]
.sym 31005 sys1.cpu.rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I1
.sym 31006 sys1.cdi[19]
.sym 31007 $PACKER_VCC_NET
.sym 31008 sys1.ca[10]
.sym 31009 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 31010 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 31011 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 31012 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 31013 sys1.ca[9]
.sym 31016 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 31017 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 31018 sys1.ca[7]
.sym 31019 sys1.cpu.Bimm[10]
.sym 31025 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 31030 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I2
.sym 31031 sys1.cpu.regsD_SB_LUT4_O_18_I2
.sym 31032 sys1.cpu.regsD_SB_LUT4_O_18_I3
.sym 31033 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31034 sys1.cpu.regsD_SB_LUT4_O_18_I1
.sym 31035 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31037 sys1.dout_spi_LORA[18]
.sym 31038 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 31039 sys1.cpu.aluAdder[20]
.sym 31040 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 31042 gpout_bus[18]
.sym 31043 sys1.owr[2]
.sym 31044 sys1.cpu.rdata_SB_LUT4_O_13_I1
.sym 31045 sys1.cpu.rdata_SB_LUT4_O_13_I2
.sym 31048 sys1.cdo[18]
.sym 31049 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I1
.sym 31050 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I3
.sym 31051 sys1.cdi[18]
.sym 31052 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 31053 sys1.cpu.rdata_SB_LUT4_O_13_I3
.sym 31054 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 31055 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31056 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31058 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 31059 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31061 sys1.cdi[18]
.sym 31064 sys1.cdo[18]
.sym 31070 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 31071 sys1.cpu.rdata_SB_LUT4_O_13_I3
.sym 31072 sys1.cpu.rdata_SB_LUT4_O_13_I2
.sym 31073 sys1.cpu.rdata_SB_LUT4_O_13_I1
.sym 31077 sys1.cpu.regsD_SB_LUT4_O_18_I1
.sym 31078 sys1.cpu.regsD_SB_LUT4_O_18_I3
.sym 31079 sys1.cpu.regsD_SB_LUT4_O_18_I2
.sym 31082 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31083 sys1.dout_spi_LORA[18]
.sym 31084 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 31085 gpout_bus[18]
.sym 31088 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31090 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31095 sys1.cpu.aluAdder[20]
.sym 31096 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 31100 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I1
.sym 31101 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I3
.sym 31102 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I2
.sym 31103 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 31104 sys1.owr[2]
.sym 31105 clk_$glb_clk
.sym 31111 sys1.ram0.ram_array.8.0.0_RDATA
.sym 31115 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31116 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 31117 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 31118 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 31120 sys1.cpu.regsQ1[22]
.sym 31121 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 31122 sys1.owr[3]
.sym 31123 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 31124 sys1.cpu.aluAdder[0]
.sym 31125 sys1.cdi[18]
.sym 31127 sys1.cpu.aluAdder[1]
.sym 31128 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 31130 $PACKER_VCC_NET
.sym 31131 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 31132 sys1.cdo_SB_LUT4_O_7_I3
.sym 31133 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 31134 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 31135 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31136 sys1.cpu.regsD[23]
.sym 31137 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31138 sys1.cdo[16]
.sym 31141 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 31142 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31148 sys1.cdi[19]
.sym 31150 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 31151 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 31153 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31154 sys1.cpu.IR[13]
.sym 31155 sys1.cdo[21]
.sym 31156 sys1.cpu.rdata_SB_LUT4_O_12_I3
.sym 31158 sys1.tcount[21]
.sym 31159 sys1.owr[2]
.sym 31161 sys1.cpu.rdata_SB_LUT4_O_12_I1
.sym 31163 sys1.cpu.rdata_SB_LUT4_O_12_I2
.sym 31164 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 31165 sys1.cpu.IR[14]
.sym 31167 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 31169 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 31171 gpout_bus[21]
.sym 31172 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 31175 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 31177 sys1.cpu.IR[12]
.sym 31179 sys1.cpu.Bimm[10]
.sym 31181 sys1.cpu.rdata_SB_LUT4_O_12_I2
.sym 31182 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 31183 sys1.cpu.rdata_SB_LUT4_O_12_I1
.sym 31184 sys1.cpu.rdata_SB_LUT4_O_12_I3
.sym 31187 sys1.cpu.IR[14]
.sym 31188 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 31189 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 31193 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 31194 gpout_bus[21]
.sym 31195 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 31196 sys1.tcount[21]
.sym 31199 sys1.cpu.IR[14]
.sym 31200 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 31201 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 31202 sys1.cpu.Bimm[10]
.sym 31206 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 31208 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 31211 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 31212 sys1.cdi[19]
.sym 31213 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31214 sys1.cpu.IR[13]
.sym 31217 sys1.cpu.IR[12]
.sym 31218 sys1.cpu.IR[14]
.sym 31219 sys1.cpu.IR[13]
.sym 31223 sys1.cdo[21]
.sym 31227 sys1.owr[2]
.sym 31228 clk_$glb_clk
.sym 31234 sys1.ram0.ram_array.8.0.0_RDATA_1
.sym 31238 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 31240 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2
.sym 31242 sys1.tcount[10]
.sym 31244 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31245 sys1.cpu.regsD_SB_LUT4_O_22_I1
.sym 31246 sys1.tcount[21]
.sym 31247 sys1.cpu.regsD[22]
.sym 31249 sys1.cpu.aluAdder[9]
.sym 31250 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 31251 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 31252 $PACKER_VCC_NET
.sym 31255 sys1.ca[5]
.sym 31256 sys1.cdo[20]
.sym 31257 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 31258 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 31259 sys1.cpu.regsD[21]
.sym 31261 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 31262 sys1.cpu.regsD[18]
.sym 31263 sys1.cpu.IR[19]
.sym 31264 sys1.cdo[16]
.sym 31265 sys1.cdo[1]
.sym 31277 sys1.cdo_SB_LUT4_O_7_I3
.sym 31278 sys1.cdo[0]
.sym 31281 sys1.cpu.IR[21]
.sym 31282 sys1.cdo_SB_LUT4_O_6_I3
.sym 31283 sys1.cpu.IR[17]
.sym 31287 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 31288 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 31290 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 31293 sys1.cpu.aluAdder[1]
.sym 31295 sys1.cpu.regsD[16]
.sym 31296 sys1.cpu.regsD[23]
.sym 31298 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 31301 sys1.cpu.regsD[22]
.sym 31305 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 31306 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 31307 sys1.cpu.IR[21]
.sym 31313 sys1.cdo_SB_LUT4_O_7_I3
.sym 31319 sys1.cpu.regsD[16]
.sym 31325 sys1.cdo_SB_LUT4_O_6_I3
.sym 31329 sys1.cpu.regsD[22]
.sym 31337 sys1.cpu.regsD[23]
.sym 31340 sys1.cpu.aluAdder[1]
.sym 31341 sys1.cdo[0]
.sym 31343 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 31346 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 31347 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 31348 sys1.cpu.IR[17]
.sym 31350 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 31351 clk_$glb_clk
.sym 31357 sys1.ram0.ram_array.8.1.0_RDATA
.sym 31361 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 31362 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 31364 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 31365 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 31367 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 31368 sys1.cpu.regsD[21]
.sym 31369 sys1.cdo[16]
.sym 31370 sys1.cpu.IR[13]
.sym 31371 sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 31372 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 31373 sys1.cpu.IR[12]
.sym 31374 sys1.cpu.aluAdder_SB_LUT4_O_16_I2_SB_LUT4_O_I3
.sym 31375 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 31376 sys1.cpu.aluAdder_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 31377 sys1.cpu.regsD[16]
.sym 31378 sys1.ca[2]
.sym 31380 sys1.cdo[18]
.sym 31381 sys1.cpu.regsD[16]
.sym 31382 sys1.cpu.rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 31383 sys1.ca[2]
.sym 31384 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 31385 sys1.ca[8]
.sym 31386 sys1.ram0.ram_array.10.1.0_RDATA
.sym 31387 sys1.cpu.regsD[16]
.sym 31388 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 31394 sys1.cpu.aluAdder_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31396 sys1.cpu.aluIn1[23]
.sym 31397 sys1.cpu.aluAdder[1]
.sym 31398 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 31399 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 31401 sys1.cpu.aluAdder_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31402 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O
.sym 31403 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 31404 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 31405 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 31406 sys1.cpu.regsD[23]
.sym 31407 sys1.cpu.aluIn1_SB_LUT4_O_15_I3
.sym 31413 sys1.cpu.regsD[22]
.sym 31414 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 31418 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 31421 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 31422 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 31425 sys1.cdo[1]
.sym 31428 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 31429 sys1.cpu.aluAdder_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31430 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 31433 sys1.cpu.regsD[23]
.sym 31442 sys1.cpu.regsD[22]
.sym 31446 sys1.cdo[1]
.sym 31447 sys1.cpu.aluAdder[1]
.sym 31448 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 31453 sys1.cpu.aluIn1[23]
.sym 31454 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 31458 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 31459 sys1.cpu.aluAdder_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31460 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 31463 sys1.cpu.aluIn1[23]
.sym 31464 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 31465 sys1.cpu.aluIn1_SB_LUT4_O_15_I3
.sym 31469 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O
.sym 31470 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 31471 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 31472 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 31473 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 31474 clk_$glb_clk
.sym 31480 sys1.ram0.ram_array.8.1.0_RDATA_1
.sym 31484 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O
.sym 31486 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2
.sym 31487 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 31488 $PACKER_VCC_NET
.sym 31489 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 31490 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 31491 sys1.cdo[17]
.sym 31492 sys1.cpu.aluAdder[17]
.sym 31494 sys1.cpu.aluIn1[28]
.sym 31495 sys1.cpu.aluIn1_SB_LUT4_O_15_I3
.sym 31497 sys1.cpu.aluAdder[23]
.sym 31498 sys1.cpu.aluIn1[27]
.sym 31499 sys1.cpu.aluAdder[24]
.sym 31500 sys1.ca[10]
.sym 31501 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 31502 sys1.ca[9]
.sym 31503 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 31505 sys1.ca[9]
.sym 31506 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 31507 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 31508 sys1.ca[9]
.sym 31509 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 31510 sys1.cpu.aluIn1[22]
.sym 31511 sys1.cpu.aluIn1[24]
.sym 31518 sys1.cpu.aluAdder[2]
.sym 31519 sys1.cpu.regsD[23]
.sym 31521 sys1.cpu.aluIn1[2]
.sym 31522 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31523 sys1.cpu.regsD_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31524 sys1.cpu.aluIn1[2]
.sym 31525 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 31526 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31527 sys1.cpu.regsD_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31529 sys1.cpu.regsD[22]
.sym 31530 sys1.cdo_SB_LUT4_O_3_I3
.sym 31531 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 31533 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31539 sys1.cpu.aluAdder_SB_LUT4_O_19_I2_SB_LUT4_O_I3
.sym 31546 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 31547 sys1.cdo_SB_LUT4_O_2_I3
.sym 31551 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 31552 sys1.cpu.aluAdder_SB_LUT4_O_19_I2_SB_LUT4_O_I3
.sym 31557 sys1.cdo_SB_LUT4_O_3_I3
.sym 31562 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31563 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 31564 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31565 sys1.cpu.aluIn1[2]
.sym 31571 sys1.cpu.regsD[23]
.sym 31577 sys1.cpu.regsD[22]
.sym 31580 sys1.cpu.regsD_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31581 sys1.cpu.regsD_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31582 sys1.cpu.aluAdder[2]
.sym 31583 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 31586 sys1.cpu.aluIn1[2]
.sym 31587 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 31589 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31594 sys1.cdo_SB_LUT4_O_2_I3
.sym 31596 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 31597 clk_$glb_clk
.sym 31603 sys1.ram0.ram_array.10.1.0_RDATA
.sym 31607 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31610 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31611 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 31612 sys1.cpu.aluAdder[1]
.sym 31613 sys1.cpu.IR[15]
.sym 31614 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 31615 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3
.sym 31617 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.sym 31618 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 31619 sys1.cpu.aluAdder_SB_LUT4_O_19_I2
.sym 31622 $PACKER_VCC_NET
.sym 31626 sys1.cpu.regsD[17]
.sym 31628 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 31630 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 31631 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 31632 sys1.ram0.ram_array.10.0.0_RDATA
.sym 31634 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 31642 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 31643 sys1.ram0.ram_array.10.0.0_RDATA
.sym 31645 sys1.cpu.regsD_SB_LUT4_O_31_I2_SB_LUT4_O_I1
.sym 31646 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.sym 31647 sys1.cpu.aluIn1[31]
.sym 31648 sys1.cpu.aluIn1[7]
.sym 31649 sys1.cpu.regsD[16]
.sym 31651 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 31652 sys1.cpu.rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 31653 sys1.cpu.regsD_SB_LUT4_O_31_I3
.sym 31655 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 31656 sys1.ram0.ram_array.10.1.0_RDATA
.sym 31657 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 31658 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 31659 sys1.cpu.regsD_SB_LUT4_O_31_I2
.sym 31660 sys1.ram0.ram_array.10.1.0_RDATA_1
.sym 31661 sys1.cpu.regsD_SB_LUT4_O_31_I0
.sym 31662 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 31663 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31664 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 31666 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 31667 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 31669 sys1.ram0.ram_array.10.0.0_RDATA_1
.sym 31671 sys1.cpu.aluIn1[24]
.sym 31675 sys1.cpu.regsD[16]
.sym 31680 sys1.ram0.ram_array.10.0.0_RDATA_1
.sym 31681 sys1.cpu.rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 31682 sys1.ram0.ram_array.10.1.0_RDATA_1
.sym 31686 sys1.cpu.rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 31687 sys1.ram0.ram_array.10.1.0_RDATA
.sym 31688 sys1.ram0.ram_array.10.0.0_RDATA
.sym 31691 sys1.cpu.regsD_SB_LUT4_O_31_I2_SB_LUT4_O_I1
.sym 31693 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 31694 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 31697 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 31700 sys1.cpu.aluIn1[31]
.sym 31703 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 31704 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.sym 31705 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 31706 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 31709 sys1.cpu.regsD_SB_LUT4_O_31_I3
.sym 31710 sys1.cpu.regsD_SB_LUT4_O_31_I0
.sym 31711 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 31712 sys1.cpu.regsD_SB_LUT4_O_31_I2
.sym 31715 sys1.cpu.aluIn1[7]
.sym 31716 sys1.cpu.aluIn1[24]
.sym 31717 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 31718 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 31719 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 31720 clk_$glb_clk
.sym 31726 sys1.ram0.ram_array.10.1.0_RDATA_1
.sym 31730 sys1.cpu.regs[0]_SB_DFFE_Q_E
.sym 31731 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 31732 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 31734 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31738 sys1.cpu.aluIn1[16]
.sym 31739 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 31740 sys1.cpu.aluIn1[22]
.sym 31743 sys1.cpu.aluIn1[31]
.sym 31745 $PACKER_VCC_NET
.sym 31747 sys1.ca[5]
.sym 31748 sys1.cdo[20]
.sym 31749 sys1.cpu.aluIn1[31]
.sym 31750 sys1.cdo[19]
.sym 31751 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31753 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 31754 sys1.cpu.regsD[18]
.sym 31755 sys1.ram0.ram_array.10.0.0_RDATA_1
.sym 31756 sys1.cdo[21]
.sym 31763 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 31765 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31767 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31768 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31769 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31770 sys1.cpu.aluAdder[20]
.sym 31773 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 31774 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 31775 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31778 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31780 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 31781 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31782 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 31787 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I1
.sym 31788 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 31791 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31793 sys1.cpu.regsD[16]
.sym 31794 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 31797 sys1.cpu.aluAdder[20]
.sym 31798 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 31799 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31803 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31804 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 31805 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31811 sys1.cpu.regsD[16]
.sym 31815 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31816 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 31817 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31820 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31821 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 31823 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31826 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I1
.sym 31827 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 31828 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 31829 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 31833 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 31834 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31835 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 31839 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31840 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 31841 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31842 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 31843 clk_$glb_clk
.sym 31849 sys1.ram0.ram_array.10.0.0_RDATA
.sym 31854 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 31857 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 31858 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 31859 sys1.cdo[20]
.sym 31860 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 31861 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 31862 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 31863 sys1.cpu.regsD[19]
.sym 31864 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 31865 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31866 sys1.cpu.aluAdder[20]
.sym 31867 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.sym 31868 sys1.cpu.aluIn1[21]
.sym 31870 sys1.ca[7]
.sym 31871 sys1.ca[2]
.sym 31872 sys1.cpu.regs[11][2]
.sym 31873 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31875 sys1.cpu.aluIn1[0]
.sym 31877 sys1.cdo[18]
.sym 31878 sys1.ca[2]
.sym 31879 sys1.cpu.regsD[16]
.sym 31880 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 31890 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31891 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31892 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31896 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31897 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 31899 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31900 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31901 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31902 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 31904 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31907 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31908 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 31910 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 31912 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31914 sys1.cpu.regsD[18]
.sym 31915 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 31916 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 31919 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31920 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 31921 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31925 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31926 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 31927 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31928 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 31932 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31933 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 31934 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31937 sys1.cpu.regsD[18]
.sym 31943 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31944 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 31945 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31949 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31951 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 31952 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31956 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 31957 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31958 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31961 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 31962 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 31964 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 31965 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 31966 clk_$glb_clk
.sym 31972 sys1.ram0.ram_array.10.0.0_RDATA_1
.sym 31980 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 31981 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 31982 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 31984 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 31985 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 31988 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 31990 sys1.cpu.aluIn1[23]
.sym 31991 sys1.cpu.aluIn1[28]
.sym 31992 $PACKER_VCC_NET
.sym 31993 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 31994 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 31995 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 31996 sys1.ca[9]
.sym 31997 $PACKER_VCC_NET
.sym 31999 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 32000 sys1.ca[10]
.sym 32001 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 32002 sys1.ca[9]
.sym 32003 sys1.cpu.regs[2][17]
.sym 32009 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32010 sys1.cpu.aluIn1[16]
.sym 32012 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 32013 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 32014 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 32015 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 32017 sys1.cpu.aluIn1[15]
.sym 32018 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 32019 sys1.cpu.aluIn1[31]
.sym 32020 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 32021 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32022 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32025 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 32027 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32028 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O
.sym 32029 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 32030 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32033 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32034 sys1.cpu.regsD[2]
.sym 32035 sys1.cpu.aluIn1[0]
.sym 32037 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32038 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 32042 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 32044 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32045 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32048 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 32050 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32051 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 32055 sys1.cpu.aluIn1[0]
.sym 32056 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 32057 sys1.cpu.aluIn1[31]
.sym 32061 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 32062 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 32063 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32066 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32067 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O
.sym 32068 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 32072 sys1.cpu.aluIn1[16]
.sym 32073 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 32074 sys1.cpu.aluIn1[15]
.sym 32078 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 32079 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32081 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32085 sys1.cpu.regsD[2]
.sym 32088 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 32089 clk_$glb_clk
.sym 32095 sys1.ram0.ram_array.9.0.0_RDATA
.sym 32100 sys1.cpu.IR[15]
.sym 32103 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32105 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 32106 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32107 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 32108 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 32110 sys1.cpu.IR[15]
.sym 32112 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 32113 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 32114 sys1.cpu.aluIn1[18]
.sym 32116 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32117 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 32126 sys1.cpu.regsD[17]
.sym 32132 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 32133 sys1.cpu.regsD[17]
.sym 32134 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 32138 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32141 sys1.cpu.regsD[19]
.sym 32142 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32145 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32146 sys1.cpu.aluIn1[0]
.sym 32147 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32149 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 32151 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32152 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 32153 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32154 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32155 sys1.cpu.aluIn1[31]
.sym 32156 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32157 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32158 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 32159 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 32160 sys1.ram0.ram_array.9.0.0_RDATA_1
.sym 32161 sys1.ram0.ram_array.9.1.0_RDATA_1
.sym 32163 sys1.cpu.rdata_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 32165 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32166 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32168 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 32171 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32172 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32174 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32179 sys1.cpu.regsD[19]
.sym 32185 sys1.cpu.regsD[17]
.sym 32189 sys1.cpu.rdata_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 32191 sys1.ram0.ram_array.9.1.0_RDATA_1
.sym 32192 sys1.ram0.ram_array.9.0.0_RDATA_1
.sym 32195 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32196 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32197 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 32198 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 32201 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 32202 sys1.cpu.aluIn1[0]
.sym 32204 sys1.cpu.aluIn1[31]
.sym 32208 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 32209 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32210 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32211 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 32212 clk_$glb_clk
.sym 32218 sys1.ram0.ram_array.9.0.0_RDATA_1
.sym 32226 sys1.cpu.aluIn1[15]
.sym 32230 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32231 sys1.cpu.aluIn1[17]
.sym 32233 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 32236 sys1.cpu.regs[0][19]
.sym 32237 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 32238 sys1.cdo[19]
.sym 32239 sys1.ca[5]
.sym 32240 sys1.ca[5]
.sym 32241 sys1.cpu.aluIn1[31]
.sym 32242 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 32243 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32244 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32245 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 32247 sys1.ram0.ram_array.9.1.0_RDATA_1
.sym 32257 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 32258 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 32259 sys1.cpu.regsD[19]
.sym 32261 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 32263 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32266 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32267 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32271 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 32273 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 32274 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 32275 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 32279 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32281 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32284 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32285 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32286 sys1.cpu.regsD[17]
.sym 32289 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32291 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32295 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 32296 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 32297 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 32300 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 32302 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 32303 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32306 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32307 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32308 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32309 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32314 sys1.cpu.regsD[17]
.sym 32321 sys1.cpu.regsD[19]
.sym 32324 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 32325 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 32326 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32327 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 32331 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 32332 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 32333 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 32334 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 32335 clk_$glb_clk
.sym 32341 sys1.ram0.ram_array.9.1.0_RDATA
.sym 32346 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 32350 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 32353 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 32355 sys1.cpu.IR[15]
.sym 32356 ICE_LED1$SB_IO_OUT
.sym 32358 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 32359 sys1.cpu.regs[12][2]
.sym 32360 sys1.cpu.regsD[2]
.sym 32363 sys1.ca[2]
.sym 32369 sys1.cdo[18]
.sym 32372 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32378 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32383 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32384 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32385 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 32386 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32390 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32391 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32393 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 32394 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 32396 sys1.cpu.regsD[17]
.sym 32399 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32404 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32405 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 32407 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32409 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 32411 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32412 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32413 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 32414 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32417 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32418 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32419 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32420 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 32423 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32424 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32425 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 32426 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32430 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32431 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32432 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32435 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 32438 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32441 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32442 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 32449 sys1.cpu.regsD[17]
.sym 32454 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 32455 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 32456 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32457 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 32458 clk_$glb_clk
.sym 32464 sys1.ram0.ram_array.9.1.0_RDATA_1
.sym 32468 sys1.cpu.regsD[2]
.sym 32473 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 32476 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 32478 sys1.cdo[19]
.sym 32480 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 32482 sys1.cpu.regs[10][2]
.sym 32483 $PACKER_VCC_NET
.sym 32484 sys1.ca[9]
.sym 32485 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32489 $PACKER_VCC_NET
.sym 32492 sys1.ca[10]
.sym 32493 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32494 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 32502 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32504 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32505 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 32509 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 32510 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32511 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32514 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32517 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32526 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 32529 sys1.cpu.regsD[19]
.sym 32532 sys1.cpu.regsD[17]
.sym 32534 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 32535 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32537 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32541 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32542 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32543 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32553 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 32554 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32555 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 32558 sys1.cpu.regsD[17]
.sym 32565 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32566 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32567 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32570 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32571 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 32573 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 32576 sys1.cpu.regsD[19]
.sym 32580 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 32581 clk_$glb_clk
.sym 32591 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 32593 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32614 sys1.cpu.regsD[17]
.sym 32628 ICE_LED2$SB_IO_OUT
.sym 32631 ICE_LED1$SB_IO_OUT
.sym 32645 ICE_LED1$SB_IO_OUT
.sym 32646 ICE_LED2$SB_IO_OUT
.sym 32690 sys1.irqvect[0][7]
.sym 32713 sys1.ca[7]
.sym 32725 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 32726 sys1.ca[2]
.sym 32730 sys1.ca[10]
.sym 32731 sys1.ca[4]
.sym 32733 sys1.ca[6]
.sym 32734 sys1.ca[3]
.sym 32737 sys1.cdo[7]
.sym 32738 sys1.ca[5]
.sym 32739 sys1.ca[7]
.sym 32743 sys1.ca[9]
.sym 32746 sys1.ca[12]
.sym 32748 sys1.ca[11]
.sym 32751 sys1.ca[8]
.sym 32752 $PACKER_VCC_NET
.sym 32759 sys1.cpu.regs[1][28]
.sym 32761 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32763 sys1.cpu.regs[1][24]
.sym 32764 sys1.cpu.regs[1][7]
.sym 32765 sys1.cpu.regs[1][13]
.sym 32775 sys1.ca[2]
.sym 32776 sys1.ca[3]
.sym 32777 sys1.ca[12]
.sym 32778 sys1.ca[4]
.sym 32779 sys1.ca[5]
.sym 32780 sys1.ca[6]
.sym 32781 sys1.ca[7]
.sym 32782 sys1.ca[8]
.sym 32783 sys1.ca[9]
.sym 32784 sys1.ca[10]
.sym 32785 sys1.ca[11]
.sym 32786 clk_$glb_clk
.sym 32787 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 32788 $PACKER_VCC_NET
.sym 32790 sys1.cdo[7]
.sym 32799 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 32806 sys1.ca[2]
.sym 32812 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32819 sys1.ram0.ram_array.0.1.0_WCLKE
.sym 32820 sys1.ca[12]
.sym 32822 sys1.ca[11]
.sym 32823 sys1.ca[11]
.sym 32824 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 32825 sys1.ca[6]
.sym 32826 sys1.ca[8]
.sym 32827 $PACKER_VCC_NET
.sym 32830 sys1.ca[4]
.sym 32832 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 32836 sys1.ca[3]
.sym 32837 sys1.cdo[7]
.sym 32838 EN_5V_UP_SB_DFFESR_Q_D
.sym 32840 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 32841 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 32843 sys1.ram0.ram_array.3.1.0_RDATA_1
.sym 32849 sys1.ram0.ram_array.3.1.0_RDATA
.sym 32858 sys1.ca[5]
.sym 32875 sys1.ca[12]
.sym 32876 sys1.ram0.ram_array.0.1.0_WCLKE
.sym 32877 sys1.ca[10]
.sym 32878 $PACKER_VCC_NET
.sym 32880 sys1.ca[11]
.sym 32882 sys1.ca[8]
.sym 32886 sys1.ca[4]
.sym 32887 sys1.ca[3]
.sym 32888 sys1.ca[6]
.sym 32890 sys1.ca[5]
.sym 32892 sys1.ca[9]
.sym 32893 sys1.cdo[6]
.sym 32895 sys1.ca[2]
.sym 32896 sys1.ca[7]
.sym 32897 sys1.irqvect[5][7]
.sym 32899 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 32900 sys1.irqvect[5][6]
.sym 32901 sys1.irqvect[5][5]
.sym 32904 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1
.sym 32913 sys1.ca[2]
.sym 32914 sys1.ca[3]
.sym 32915 sys1.ca[12]
.sym 32916 sys1.ca[4]
.sym 32917 sys1.ca[5]
.sym 32918 sys1.ca[6]
.sym 32919 sys1.ca[7]
.sym 32920 sys1.ca[8]
.sym 32921 sys1.ca[9]
.sym 32922 sys1.ca[10]
.sym 32923 sys1.ca[11]
.sym 32924 clk_$glb_clk
.sym 32925 sys1.ram0.ram_array.0.1.0_WCLKE
.sym 32929 sys1.cdo[6]
.sym 32934 $PACKER_VCC_NET
.sym 32940 sys1.cpu.regs[1][13]
.sym 32942 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 32943 EN_5V_M4_SB_DFFESR_Q_D
.sym 32945 sys1.ca[10]
.sym 32947 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 32949 sys1.uart1.shrx[8]
.sym 32952 sys1.ca[3]
.sym 32953 sys1.ca[3]
.sym 32954 sys1.ca[6]
.sym 32955 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 32956 sys1.ca[5]
.sym 32957 sys1.ca[3]
.sym 32959 sys1.cdo[6]
.sym 32960 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 32961 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 32962 sys1.ca[6]
.sym 32968 sys1.ca[6]
.sym 32971 sys1.ca[5]
.sym 32973 sys1.ca[9]
.sym 32975 sys1.ca[4]
.sym 32977 sys1.cdo[5]
.sym 32978 sys1.ca[3]
.sym 32986 sys1.ca[10]
.sym 32987 sys1.ca[7]
.sym 32990 sys1.ca[2]
.sym 32991 sys1.ca[8]
.sym 32992 sys1.ca[11]
.sym 32994 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 32996 $PACKER_VCC_NET
.sym 32997 sys1.ca[12]
.sym 33003 sys1.dout_spi_ICE[27]
.sym 33004 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1
.sym 33005 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 33006 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 33015 sys1.ca[2]
.sym 33016 sys1.ca[3]
.sym 33017 sys1.ca[12]
.sym 33018 sys1.ca[4]
.sym 33019 sys1.ca[5]
.sym 33020 sys1.ca[6]
.sym 33021 sys1.ca[7]
.sym 33022 sys1.ca[8]
.sym 33023 sys1.ca[9]
.sym 33024 sys1.ca[10]
.sym 33025 sys1.ca[11]
.sym 33026 clk_$glb_clk
.sym 33027 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 33028 $PACKER_VCC_NET
.sym 33030 sys1.cdo[5]
.sym 33040 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 33041 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 33042 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 33043 LORA_BUSY_SB_LUT4_I2_I0
.sym 33045 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 33046 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 33048 sys1.irqvect[6][5]
.sym 33049 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 33051 sys1.cpu.addr_SB_LUT4_O_I3
.sym 33053 sys1.ca[8]
.sym 33055 sys1.ram0.ram_array.0.1.0_WCLKE
.sym 33057 sys1.ca[8]
.sym 33058 sys1.ca[11]
.sym 33063 sys1.ca[12]
.sym 33070 sys1.ca[8]
.sym 33073 sys1.ca[11]
.sym 33078 sys1.ca[9]
.sym 33080 sys1.ram0.ram_array.0.1.0_WCLKE
.sym 33081 sys1.cdo[4]
.sym 33082 $PACKER_VCC_NET
.sym 33086 sys1.ca[2]
.sym 33088 sys1.ca[12]
.sym 33091 sys1.ca[3]
.sym 33092 sys1.ca[6]
.sym 33094 sys1.ca[5]
.sym 33097 sys1.ca[4]
.sym 33099 sys1.ca[10]
.sym 33100 sys1.ca[7]
.sym 33106 sys1.dout_spi_ICE[13]
.sym 33107 sys1.dout_spi_ICE[31]
.sym 33108 sys1.cdo[27]
.sym 33117 sys1.ca[2]
.sym 33118 sys1.ca[3]
.sym 33119 sys1.ca[12]
.sym 33120 sys1.ca[4]
.sym 33121 sys1.ca[5]
.sym 33122 sys1.ca[6]
.sym 33123 sys1.ca[7]
.sym 33124 sys1.ca[8]
.sym 33125 sys1.ca[9]
.sym 33126 sys1.ca[10]
.sym 33127 sys1.ca[11]
.sym 33128 clk_$glb_clk
.sym 33129 sys1.ram0.ram_array.0.1.0_WCLKE
.sym 33133 sys1.cdo[4]
.sym 33138 $PACKER_VCC_NET
.sym 33144 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 33145 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 33146 sys1.cdo[5]
.sym 33147 sys1.uart0.thr[5]
.sym 33149 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 33151 sys1.cdo[25]
.sym 33152 sys1.cdo[7]
.sym 33153 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 33155 sys1.irqvect[0][6]
.sym 33156 sys1.cdo[7]
.sym 33158 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 33159 sys1.ca[4]
.sym 33160 sys1.cdo[28]
.sym 33162 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 33163 sys1.ca[4]
.sym 33164 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 33166 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 33174 sys1.ca[10]
.sym 33181 sys1.ca[6]
.sym 33182 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 33183 sys1.ca[2]
.sym 33186 sys1.ca[3]
.sym 33188 sys1.ca[4]
.sym 33189 sys1.ca[7]
.sym 33191 sys1.ca[5]
.sym 33194 sys1.cdo[5]
.sym 33195 sys1.ca[8]
.sym 33196 sys1.ca[11]
.sym 33200 $PACKER_VCC_NET
.sym 33201 sys1.ca[12]
.sym 33202 sys1.ca[9]
.sym 33209 sys1.dout_spi_ICE[28]
.sym 33210 sys1.ca[9]
.sym 33219 sys1.ca[2]
.sym 33220 sys1.ca[3]
.sym 33221 sys1.ca[12]
.sym 33222 sys1.ca[4]
.sym 33223 sys1.ca[5]
.sym 33224 sys1.ca[6]
.sym 33225 sys1.ca[7]
.sym 33226 sys1.ca[8]
.sym 33227 sys1.ca[9]
.sym 33228 sys1.ca[10]
.sym 33229 sys1.ca[11]
.sym 33230 clk_$glb_clk
.sym 33231 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 33232 $PACKER_VCC_NET
.sym 33234 sys1.cdo[5]
.sym 33242 sys1.dout_spi_ICE[13]
.sym 33243 sys1.dout_spi_ICE[13]
.sym 33244 sys1.ca[7]
.sym 33246 sys1.cdo[4]
.sym 33247 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 33248 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 33249 sys1.cdo[8]
.sym 33250 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 33252 sys1.cdo[31]
.sym 33253 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 33254 $PACKER_VCC_NET
.sym 33256 sys1.control_ICE[12]
.sym 33257 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 33258 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 33259 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 33260 sys1.dout_spi_ICE[12]
.sym 33261 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 33262 sys1.ram0.ram_array.3.1.0_RDATA_1
.sym 33263 sys1.ram0.ram_array.3.1.0_RDATA
.sym 33264 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 33265 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 33266 sys1.cpu.regs[13][8]
.sym 33267 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 33273 sys1.ca[9]
.sym 33277 $PACKER_VCC_NET
.sym 33281 sys1.ca[10]
.sym 33288 sys1.ca[7]
.sym 33290 sys1.ca[2]
.sym 33292 sys1.ca[12]
.sym 33293 sys1.ca[11]
.sym 33296 sys1.ca[6]
.sym 33297 sys1.ca[4]
.sym 33298 sys1.ca[3]
.sym 33300 sys1.ram0.ram_array.0.0.0_WCLKE
.sym 33301 sys1.cdo[4]
.sym 33303 sys1.ca[8]
.sym 33304 sys1.ca[5]
.sym 33305 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 33306 sys1.irqvect[0][11]
.sym 33307 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 33308 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 33309 sys1.irqvect[0][6]
.sym 33310 sys1.cpu.rdata_SB_LUT4_O_25_I1
.sym 33312 sys1.cpu.rdata_SB_LUT4_O_24_I1
.sym 33321 sys1.ca[2]
.sym 33322 sys1.ca[3]
.sym 33323 sys1.ca[12]
.sym 33324 sys1.ca[4]
.sym 33325 sys1.ca[5]
.sym 33326 sys1.ca[6]
.sym 33327 sys1.ca[7]
.sym 33328 sys1.ca[8]
.sym 33329 sys1.ca[9]
.sym 33330 sys1.ca[10]
.sym 33331 sys1.ca[11]
.sym 33332 clk_$glb_clk
.sym 33333 sys1.ram0.ram_array.0.0.0_WCLKE
.sym 33337 sys1.cdo[4]
.sym 33342 $PACKER_VCC_NET
.sym 33349 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 33350 sys1.cdo[24]
.sym 33351 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 33352 LORA_BUSY_SB_LUT4_I2_I0
.sym 33353 sys1.irqen[6]
.sym 33355 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 33357 sys1.ca[10]
.sym 33358 sys1.irqen[6]
.sym 33359 sys1.ca[5]
.sym 33360 sys1.ca[3]
.sym 33362 sys1.ca[6]
.sym 33363 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 33364 sys1.ca[3]
.sym 33365 sys1.ca[3]
.sym 33366 sys1.cpu.rdata_SB_LUT4_O_24_I1
.sym 33367 sys1.cdo[6]
.sym 33369 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.sym 33370 sys1.ca[5]
.sym 33377 sys1.ca[7]
.sym 33378 sys1.ca[2]
.sym 33379 sys1.ca[3]
.sym 33383 sys1.cdo[7]
.sym 33384 sys1.ca[5]
.sym 33385 sys1.ca[6]
.sym 33388 sys1.ca[9]
.sym 33392 sys1.ca[4]
.sym 33395 sys1.ca[11]
.sym 33401 sys1.ca[12]
.sym 33402 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 33403 sys1.ca[8]
.sym 33404 $PACKER_VCC_NET
.sym 33405 sys1.ca[10]
.sym 33413 sys1.dout_spi_ICE[14]
.sym 33414 sys1.uart2.rd_SB_LUT4_O_I0
.sym 33423 sys1.ca[2]
.sym 33424 sys1.ca[3]
.sym 33425 sys1.ca[12]
.sym 33426 sys1.ca[4]
.sym 33427 sys1.ca[5]
.sym 33428 sys1.ca[6]
.sym 33429 sys1.ca[7]
.sym 33430 sys1.ca[8]
.sym 33431 sys1.ca[9]
.sym 33432 sys1.ca[10]
.sym 33433 sys1.ca[11]
.sym 33434 clk_$glb_clk
.sym 33435 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 33436 $PACKER_VCC_NET
.sym 33438 sys1.cdo[7]
.sym 33448 sys1.ram0.ram_array.0.1.0_RDATA
.sym 33449 sys1.cdo[26]
.sym 33452 sys1.cpu.addr_SB_LUT4_O_I3
.sym 33453 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 33456 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 33457 sys1.cpu.regs[14][7]
.sym 33458 sys1.control_ICE[9]
.sym 33459 sys1.cdo[30]
.sym 33460 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 33461 sys1.ca[11]
.sym 33462 sys1.ram0.ram_array.0.1.0_WCLKE
.sym 33463 sys1.ca[12]
.sym 33464 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 33465 sys1.ca[8]
.sym 33466 sys1.ca[11]
.sym 33467 sys1.ca[12]
.sym 33469 sys1.ca[8]
.sym 33470 $PACKER_VCC_NET
.sym 33471 sys1.cpu.regs[10][6]
.sym 33472 sys1.ram0.ram_array.0.0.0_WCLKE
.sym 33477 sys1.ca[9]
.sym 33480 sys1.ca[12]
.sym 33481 sys1.ca[11]
.sym 33482 sys1.ca[8]
.sym 33484 sys1.cdo[6]
.sym 33490 $PACKER_VCC_NET
.sym 33491 sys1.ca[2]
.sym 33495 sys1.ram0.ram_array.0.0.0_WCLKE
.sym 33496 sys1.ca[10]
.sym 33500 sys1.ca[6]
.sym 33502 sys1.ca[3]
.sym 33504 sys1.ca[7]
.sym 33505 sys1.ca[4]
.sym 33508 sys1.ca[5]
.sym 33509 sys1.cpu.aluIn1_SB_LUT4_O_25_I0
.sym 33510 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 33511 sys1.cpu.aluIn1_SB_LUT4_O_15_I2
.sym 33512 sys1.cdi[7]
.sym 33513 sys1.cpu.rdata_SB_LUT4_O_28_I1
.sym 33514 sys1.cpu.rdata_SB_LUT4_O_I3
.sym 33515 gpout_bus[24]
.sym 33516 gpout_bus[31]
.sym 33525 sys1.ca[2]
.sym 33526 sys1.ca[3]
.sym 33527 sys1.ca[12]
.sym 33528 sys1.ca[4]
.sym 33529 sys1.ca[5]
.sym 33530 sys1.ca[6]
.sym 33531 sys1.ca[7]
.sym 33532 sys1.ca[8]
.sym 33533 sys1.ca[9]
.sym 33534 sys1.ca[10]
.sym 33535 sys1.ca[11]
.sym 33536 clk_$glb_clk
.sym 33537 sys1.ram0.ram_array.0.0.0_WCLKE
.sym 33541 sys1.cdo[6]
.sym 33546 $PACKER_VCC_NET
.sym 33550 sys1.ram0.ram_array.0.1.0_RDATA_1
.sym 33551 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 33552 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 33553 sys1.irqen[7]
.sym 33555 LORA_DIO1_SB_LUT4_I1_I2
.sym 33557 sys1.cdo[5]
.sym 33558 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 33559 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I3
.sym 33560 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 33561 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I3
.sym 33562 sys1.cpu.regsD[13]
.sym 33563 sys1.ram0.ram_array.1.1.0_RDATA
.sym 33564 sys1.cpu.PC0[18]
.sym 33566 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 33567 sys1.cpu.PC0[19]
.sym 33568 sys1.ca[4]
.sym 33569 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I2
.sym 33570 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 33571 sys1.ca[4]
.sym 33572 sys1.cpu.IR[14]
.sym 33573 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 33574 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 33582 sys1.cdo[3]
.sym 33589 sys1.ca[6]
.sym 33590 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 33592 sys1.ca[9]
.sym 33593 sys1.ca[10]
.sym 33594 sys1.ca[3]
.sym 33595 sys1.ca[7]
.sym 33596 sys1.ca[4]
.sym 33597 sys1.ca[5]
.sym 33603 sys1.ca[2]
.sym 33604 sys1.ca[11]
.sym 33605 sys1.ca[12]
.sym 33607 sys1.ca[8]
.sym 33608 $PACKER_VCC_NET
.sym 33611 sys1.urd2
.sym 33612 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I2
.sym 33613 sys1.ram0.ram_array.0.0.0_WCLKE
.sym 33614 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 33615 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 33616 sys1.cpu.regsD_SB_LUT4_O_26_I3
.sym 33617 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 33618 sys1.dv2
.sym 33627 sys1.ca[2]
.sym 33628 sys1.ca[3]
.sym 33629 sys1.ca[12]
.sym 33630 sys1.ca[4]
.sym 33631 sys1.ca[5]
.sym 33632 sys1.ca[6]
.sym 33633 sys1.ca[7]
.sym 33634 sys1.ca[8]
.sym 33635 sys1.ca[9]
.sym 33636 sys1.ca[10]
.sym 33637 sys1.ca[11]
.sym 33638 clk_$glb_clk
.sym 33639 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 33640 $PACKER_VCC_NET
.sym 33642 sys1.cdo[3]
.sym 33649 sys1.cpu.regsD_SB_LUT4_O_14_I0
.sym 33650 sys1.cpu.rdata_SB_LUT4_O_I3
.sym 33653 sys1.cpu.IR[24]
.sym 33655 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 33656 sys1.cpu.regs[4][30]
.sym 33657 sys1.cpu.rdata_SB_LUT4_O_24_I2
.sym 33659 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 33660 sys1.cdo[31]
.sym 33661 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 33662 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 33663 sys1.cdi[29]
.sym 33664 sys1.cpu.IR[24]
.sym 33665 sys1.cpu.rdata_SB_LUT4_O_29_I0_SB_LUT4_O_I0
.sym 33666 sys1.cpu.PCci[3]
.sym 33667 sys1.dout_spi_ICE[15]
.sym 33668 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 33669 sys1.dout_spi_ICE[12]
.sym 33670 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.sym 33671 sys1.uart1.dv_SB_DFFE_Q_E
.sym 33672 sys1.dv2
.sym 33673 sys1.cpu.Bimm[4]
.sym 33674 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 33675 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 33676 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 33683 sys1.ca[7]
.sym 33684 sys1.ca[10]
.sym 33685 $PACKER_VCC_NET
.sym 33686 sys1.cdo[2]
.sym 33690 sys1.ca[9]
.sym 33698 sys1.ca[8]
.sym 33699 sys1.ram0.ram_array.0.0.0_WCLKE
.sym 33701 sys1.ca[11]
.sym 33704 sys1.ca[4]
.sym 33706 sys1.ca[3]
.sym 33707 sys1.ca[12]
.sym 33709 sys1.ca[2]
.sym 33711 sys1.ca[6]
.sym 33712 sys1.ca[5]
.sym 33713 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 33714 sys1.ram0.ram_array.2.0.0_RDATA_SB_LUT4_I2_I0
.sym 33715 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 33716 sys1.cpu.rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 33717 sys1.ram0.ram_array.3.0.0_RDATA_SB_LUT4_I2_I0
.sym 33718 sys1.cpu.rdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 33719 sys1.cpu.rdata_SB_LUT4_O_29_I0_SB_LUT4_O_I0
.sym 33720 sys1.owr_SB_LUT4_O_3_I3
.sym 33729 sys1.ca[2]
.sym 33730 sys1.ca[3]
.sym 33731 sys1.ca[12]
.sym 33732 sys1.ca[4]
.sym 33733 sys1.ca[5]
.sym 33734 sys1.ca[6]
.sym 33735 sys1.ca[7]
.sym 33736 sys1.ca[8]
.sym 33737 sys1.ca[9]
.sym 33738 sys1.ca[10]
.sym 33739 sys1.ca[11]
.sym 33740 clk_$glb_clk
.sym 33741 sys1.ram0.ram_array.0.0.0_WCLKE
.sym 33745 sys1.cdo[2]
.sym 33750 $PACKER_VCC_NET
.sym 33756 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 33757 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 33758 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 33759 sys1.ca[7]
.sym 33760 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 33761 sys1.cpu.Bimm[8]
.sym 33762 sys1.urd2
.sym 33763 sys1.cpu.issub_SB_LUT4_O_I2
.sym 33764 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 33765 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 33766 sys1.ca[9]
.sym 33767 sys1.cdo[6]
.sym 33768 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 33769 sys1.cpu.PCci[5]
.sym 33770 sys1.ca[4]
.sym 33771 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 33772 sys1.ca[3]
.sym 33773 sys1.cdi[24]
.sym 33774 ICE_LED3$SB_IO_OUT
.sym 33776 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 33777 sys1.ca[6]
.sym 33778 sys1.ca[5]
.sym 33785 sys1.ca[7]
.sym 33787 sys1.ca[3]
.sym 33793 sys1.cdo[1]
.sym 33795 sys1.ca[4]
.sym 33796 $PACKER_VCC_NET
.sym 33800 sys1.ca[2]
.sym 33801 sys1.ca[5]
.sym 33802 sys1.ca[6]
.sym 33803 sys1.ca[11]
.sym 33808 sys1.ca[9]
.sym 33809 sys1.ca[12]
.sym 33810 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 33811 sys1.ca[8]
.sym 33813 sys1.ca[10]
.sym 33815 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 33816 sys1.cdi[24]
.sym 33817 sys1.cpu.rdata_SB_LUT4_O_7_I2
.sym 33818 sys1.cpu.rdata_SB_LUT4_O_7_I3
.sym 33819 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 33820 sys1.cpu.regsD_SB_LUT4_O_10_I2
.sym 33821 sys1.ram0.ram_array.0.1.0_WCLKE
.sym 33822 sys1.cpu.PCci[5]
.sym 33831 sys1.ca[2]
.sym 33832 sys1.ca[3]
.sym 33833 sys1.ca[12]
.sym 33834 sys1.ca[4]
.sym 33835 sys1.ca[5]
.sym 33836 sys1.ca[6]
.sym 33837 sys1.ca[7]
.sym 33838 sys1.ca[8]
.sym 33839 sys1.ca[9]
.sym 33840 sys1.ca[10]
.sym 33841 sys1.ca[11]
.sym 33842 clk_$glb_clk
.sym 33843 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 33844 $PACKER_VCC_NET
.sym 33846 sys1.cdo[1]
.sym 33855 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 33857 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 33858 sys1.cpu.rdata_SB_LUT4_O_29_I0_SB_LUT4_O_I0
.sym 33860 sys1.cpu.IR[23]
.sym 33861 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 33862 sys1.cdi[28]
.sym 33863 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 33864 sys1.cpu.IR[24]
.sym 33865 sys1.cpu.PC1[5]
.sym 33866 sys1.ram0.ram_array.2.0.0_RDATA_SB_LUT4_I2_I0
.sym 33867 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 33868 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 33869 sys1.ca[11]
.sym 33870 sys1.cpu.IR[16]
.sym 33871 sys1.ca[8]
.sym 33872 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 33873 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 33874 sys1.ram0.ram_array.0.1.0_WCLKE
.sym 33875 sys1.ca[12]
.sym 33876 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 33877 sys1.ca[8]
.sym 33878 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 33879 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 33880 sys1.ram0.ram_array.0.0.0_WCLKE
.sym 33888 sys1.ca[8]
.sym 33889 $PACKER_VCC_NET
.sym 33892 sys1.ca[12]
.sym 33893 sys1.cdo[0]
.sym 33894 sys1.ca[11]
.sym 33897 sys1.ca[2]
.sym 33903 sys1.ram0.ram_array.0.0.0_WCLKE
.sym 33904 sys1.ca[10]
.sym 33905 sys1.ca[9]
.sym 33908 sys1.ca[4]
.sym 33910 sys1.ca[3]
.sym 33912 sys1.ca[7]
.sym 33915 sys1.ca[6]
.sym 33916 sys1.ca[5]
.sym 33917 sys1.cpu.rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 33918 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 33919 sys1.owr_SB_LUT4_O_1_I2
.sym 33920 sys1.cpu.rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 33921 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 33922 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 33923 sys1.cpu.rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 33924 sys1.cpu.rdata_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 33933 sys1.ca[2]
.sym 33934 sys1.ca[3]
.sym 33935 sys1.ca[12]
.sym 33936 sys1.ca[4]
.sym 33937 sys1.ca[5]
.sym 33938 sys1.ca[6]
.sym 33939 sys1.ca[7]
.sym 33940 sys1.ca[8]
.sym 33941 sys1.ca[9]
.sym 33942 sys1.ca[10]
.sym 33943 sys1.ca[11]
.sym 33944 clk_$glb_clk
.sym 33945 sys1.ram0.ram_array.0.0.0_WCLKE
.sym 33949 sys1.cdo[0]
.sym 33954 $PACKER_VCC_NET
.sym 33958 sys1.dout_spi_LORA[18]
.sym 33959 sys1.uart2.wrbaud_SB_LUT4_O_I1
.sym 33960 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 33961 sys1.cpu.PC[5]
.sym 33962 sys1.cpu.IR[15]
.sym 33963 sys1.cpu.aluIn1[5]
.sym 33964 sys1.cpu.rdata_SB_LUT4_O_7_I1
.sym 33965 sys1.tcount[24]
.sym 33966 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 33967 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 33968 sys1.cdi[24]
.sym 33969 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 33970 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 33971 sys1.ram0.ram_array.1.1.0_RDATA
.sym 33972 sys1.cdi[0]
.sym 33973 sys1.cpu.PC0[18]
.sym 33974 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 33975 sys1.cpu.PC0[19]
.sym 33976 sys1.cpu.IR[14]
.sym 33977 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 33978 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 33979 sys1.cdi[27]
.sym 33980 sys1.cpu.IR[14]
.sym 33981 sys1.dout_spi_LORA[24]
.sym 33982 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 33988 sys1.ca[2]
.sym 33989 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 33990 sys1.cdo[3]
.sym 33991 $PACKER_VCC_NET
.sym 33996 sys1.ca[9]
.sym 33997 sys1.ca[4]
.sym 34001 sys1.ca[10]
.sym 34003 sys1.ca[7]
.sym 34005 sys1.ca[5]
.sym 34006 sys1.ca[6]
.sym 34007 sys1.ca[11]
.sym 34013 sys1.ca[12]
.sym 34015 sys1.ca[8]
.sym 34018 sys1.ca[3]
.sym 34019 sys1.cpu.regs[12][6]
.sym 34020 sys1.owr[2]
.sym 34021 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O
.sym 34022 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34023 sys1.cpu.regs[12][5]
.sym 34024 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 34025 sys1.cpu.regsD_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 34026 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 34035 sys1.ca[2]
.sym 34036 sys1.ca[3]
.sym 34037 sys1.ca[12]
.sym 34038 sys1.ca[4]
.sym 34039 sys1.ca[5]
.sym 34040 sys1.ca[6]
.sym 34041 sys1.ca[7]
.sym 34042 sys1.ca[8]
.sym 34043 sys1.ca[9]
.sym 34044 sys1.ca[10]
.sym 34045 sys1.ca[11]
.sym 34046 clk_$glb_clk
.sym 34047 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 34048 $PACKER_VCC_NET
.sym 34050 sys1.cdo[3]
.sym 34058 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 34059 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 34060 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 34061 sys1.cpu.mmode
.sym 34062 sys1.ca[2]
.sym 34063 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 34064 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 34065 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 34066 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 34067 $PACKER_VCC_NET
.sym 34068 sys1.cpu.rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 34069 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 34070 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 34071 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 34072 sys1.ca[2]
.sym 34073 sys1.dout_spi_ICE[12]
.sym 34074 sys1.cpu.regs[12][5]
.sym 34075 sys1.dout_spi_ICE[15]
.sym 34077 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 34078 sys1.ca[8]
.sym 34080 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 34081 sys1.cpu.rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 34082 sys1.cpu.regs[12][6]
.sym 34083 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 34084 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34092 sys1.ca[10]
.sym 34093 $PACKER_VCC_NET
.sym 34094 sys1.cdo[2]
.sym 34098 sys1.ca[9]
.sym 34106 sys1.ca[8]
.sym 34107 sys1.ram0.ram_array.0.1.0_WCLKE
.sym 34108 sys1.ca[6]
.sym 34109 sys1.ca[5]
.sym 34112 sys1.ca[2]
.sym 34113 sys1.ca[12]
.sym 34114 sys1.ca[11]
.sym 34115 sys1.ca[4]
.sym 34118 sys1.ca[3]
.sym 34120 sys1.ca[7]
.sym 34121 sys1.owr_SB_LUT4_O_I3
.sym 34122 sys1.cpu.rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 34123 sys1.irqvect[7][2]
.sym 34124 sys1.cpu.regsD_SB_LUT4_O_20_I1
.sym 34125 sys1.cpu.PC[19]
.sym 34126 sys1.cpu.PC[20]
.sym 34127 sys1.cpu.regsD_SB_LUT4_O_19_I1
.sym 34128 sys1.cpu.PC[18]
.sym 34137 sys1.ca[2]
.sym 34138 sys1.ca[3]
.sym 34139 sys1.ca[12]
.sym 34140 sys1.ca[4]
.sym 34141 sys1.ca[5]
.sym 34142 sys1.ca[6]
.sym 34143 sys1.ca[7]
.sym 34144 sys1.ca[8]
.sym 34145 sys1.ca[9]
.sym 34146 sys1.ca[10]
.sym 34147 sys1.ca[11]
.sym 34148 clk_$glb_clk
.sym 34149 sys1.ram0.ram_array.0.1.0_WCLKE
.sym 34153 sys1.cdo[2]
.sym 34158 $PACKER_VCC_NET
.sym 34160 sys1.cpu.regsD[25]
.sym 34162 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 34163 sys1.cpu.Bimm[5]
.sym 34164 sys1.cdi[11]
.sym 34165 sys1.cpu.rdata_SB_LUT4_O_18_I2
.sym 34166 sys1.cpu.regsQ1[4]
.sym 34167 sys1.cpu.PC[5]
.sym 34168 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 34169 sys1.cdo[2]
.sym 34170 sys1.cdo[2]
.sym 34171 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 34172 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 34173 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 34174 sys1.ca[9]
.sym 34175 sys1.ca[5]
.sym 34176 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34177 sys1.ca[6]
.sym 34178 sys1.cpu.PCadd1_SB_LUT4_O_29_I2
.sym 34179 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 34180 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 34181 sys1.ca[4]
.sym 34182 sys1.cpu.opvalid
.sym 34183 sys1.tcount[12]
.sym 34184 sys1.ca[3]
.sym 34185 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34186 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 34192 sys1.cdo[1]
.sym 34194 sys1.ca[6]
.sym 34195 $PACKER_VCC_NET
.sym 34198 sys1.ca[4]
.sym 34200 sys1.ca[5]
.sym 34205 sys1.ca[10]
.sym 34207 sys1.ca[3]
.sym 34209 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 34210 sys1.ca[8]
.sym 34211 sys1.ca[11]
.sym 34216 sys1.ca[9]
.sym 34217 sys1.ca[2]
.sym 34221 sys1.ca[12]
.sym 34222 sys1.ca[7]
.sym 34223 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34225 sys1.cpu.rdata_SB_LUT4_O_19_I2_SB_LUT4_O_I1
.sym 34226 sys1.cpu.aluIn1_SB_LUT4_O_6_I0
.sym 34227 TXD$SB_IO_OUT
.sym 34228 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I2
.sym 34229 sys1.cpu.regs[2][3]
.sym 34230 sys1.ca[6]
.sym 34239 sys1.ca[2]
.sym 34240 sys1.ca[3]
.sym 34241 sys1.ca[12]
.sym 34242 sys1.ca[4]
.sym 34243 sys1.ca[5]
.sym 34244 sys1.ca[6]
.sym 34245 sys1.ca[7]
.sym 34246 sys1.ca[8]
.sym 34247 sys1.ca[9]
.sym 34248 sys1.ca[10]
.sym 34249 sys1.ca[11]
.sym 34250 clk_$glb_clk
.sym 34251 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 34252 $PACKER_VCC_NET
.sym 34254 sys1.cdo[1]
.sym 34262 sys1.cpu.PC[20]
.sym 34264 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 34265 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 34266 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 34267 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34268 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 34269 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 34270 sys1.cpu.PC[18]
.sym 34271 sys1.owr[1]
.sym 34272 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 34274 sys1.cpu.rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 34275 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34276 sys1.cpu.PC0[20]
.sym 34277 sys1.ca[11]
.sym 34278 sys1.cpu.IR[16]
.sym 34279 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 34280 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 34281 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 34282 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 34283 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O
.sym 34284 sys1.ca[6]
.sym 34285 sys1.cpu.regsD_SB_LUT4_O_19_I1
.sym 34286 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 34287 sys1.ca[12]
.sym 34288 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34294 sys1.cdo[0]
.sym 34296 sys1.ca[6]
.sym 34297 $PACKER_VCC_NET
.sym 34300 sys1.ca[2]
.sym 34302 sys1.ca[11]
.sym 34305 sys1.ca[8]
.sym 34308 sys1.ca[5]
.sym 34311 sys1.ca[7]
.sym 34312 sys1.ca[12]
.sym 34313 sys1.ca[9]
.sym 34316 sys1.ca[10]
.sym 34319 sys1.ca[4]
.sym 34320 sys1.ram0.ram_array.0.1.0_WCLKE
.sym 34322 sys1.ca[3]
.sym 34325 sys1.cpu.mmode_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 34326 sys1.cpu.PCadd1_SB_LUT4_O_29_I2
.sym 34327 sys1.cpu.q0
.sym 34328 sys1.cpu.opvalid
.sym 34329 sys1.cpu.rdata_SB_LUT4_O_23_I3
.sym 34330 sys1.cdi[8]
.sym 34331 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34332 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 34341 sys1.ca[2]
.sym 34342 sys1.ca[3]
.sym 34343 sys1.ca[12]
.sym 34344 sys1.ca[4]
.sym 34345 sys1.ca[5]
.sym 34346 sys1.ca[6]
.sym 34347 sys1.ca[7]
.sym 34348 sys1.ca[8]
.sym 34349 sys1.ca[9]
.sym 34350 sys1.ca[10]
.sym 34351 sys1.ca[11]
.sym 34352 clk_$glb_clk
.sym 34353 sys1.ram0.ram_array.0.1.0_WCLKE
.sym 34357 sys1.cdo[0]
.sym 34362 $PACKER_VCC_NET
.sym 34363 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 34367 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 34368 sys1.cpu.regsD[11]
.sym 34369 sys1.cdo[1]
.sym 34370 sys1.cdo[5]
.sym 34372 sys1.ca[6]
.sym 34373 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 34374 sys1.cpu.IR[19]
.sym 34375 sys1.cpu.regsD[30]
.sym 34376 sys1.ca[5]
.sym 34377 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 34379 sys1.tcount[29]
.sym 34380 sys1.cdi[0]
.sym 34381 sys1.cpu.aluIn1[30]
.sym 34382 sys1.cdi[8]
.sym 34383 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 34384 sys1.ca[11]
.sym 34385 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 34386 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 34387 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34388 sys1.cpu.IR[14]
.sym 34389 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 34390 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 34395 sys1.ca[7]
.sym 34397 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 34398 sys1.ca[8]
.sym 34399 sys1.ca[5]
.sym 34402 sys1.ca[6]
.sym 34404 sys1.ca[9]
.sym 34405 sys1.ca[10]
.sym 34407 sys1.ca[2]
.sym 34408 $PACKER_VCC_NET
.sym 34411 sys1.ca[3]
.sym 34412 sys1.ca[12]
.sym 34415 sys1.ca[11]
.sym 34418 sys1.ca[4]
.sym 34425 sys1.cdo[23]
.sym 34433 sys1.dout_spi_ICE[16]
.sym 34434 sys1.cpu.rdata_SB_LUT4_O_23_I2
.sym 34443 sys1.ca[2]
.sym 34444 sys1.ca[3]
.sym 34445 sys1.ca[12]
.sym 34446 sys1.ca[4]
.sym 34447 sys1.ca[5]
.sym 34448 sys1.ca[6]
.sym 34449 sys1.ca[7]
.sym 34450 sys1.ca[8]
.sym 34451 sys1.ca[9]
.sym 34452 sys1.ca[10]
.sym 34453 sys1.ca[11]
.sym 34454 clk_$glb_clk
.sym 34455 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 34456 $PACKER_VCC_NET
.sym 34458 sys1.cdo[23]
.sym 34465 sys1.ca[7]
.sym 34468 sys1.ca[7]
.sym 34469 sys1.dout_spi_LORA[8]
.sym 34470 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34471 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 34472 sys1.ca[8]
.sym 34473 sys1.cpu.mmode
.sym 34474 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 34475 sys1.ca[2]
.sym 34476 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 34477 sys1.cpu.rdata_SB_LUT4_O_1_I3
.sym 34478 ICE_LED1_SB_LUT4_I0_I3
.sym 34479 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 34480 sys1.cpu.IR[14]
.sym 34481 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 34483 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 34484 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 34485 sys1.ca[8]
.sym 34486 sys1.dout_spi_ICE[16]
.sym 34487 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 34488 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34489 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 34490 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 34491 sys1.dout_spi_ICE[15]
.sym 34492 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 34498 sys1.ca[10]
.sym 34501 sys1.ca[9]
.sym 34502 sys1.ca[8]
.sym 34504 sys1.cdo[22]
.sym 34507 sys1.ca[12]
.sym 34508 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 34510 sys1.ca[7]
.sym 34511 sys1.ca[6]
.sym 34514 sys1.ca[2]
.sym 34517 sys1.ca[5]
.sym 34519 sys1.ca[3]
.sym 34522 sys1.ca[11]
.sym 34523 sys1.ca[4]
.sym 34526 $PACKER_VCC_NET
.sym 34529 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 34530 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 34531 sys1.cpu.rdata_SB_LUT4_O_2_I2
.sym 34532 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 34533 sys1.cpu.regsD_SB_LUT4_O_15_I3
.sym 34534 sys1.cpu.regs[14][3]
.sym 34535 sys1.cpu.regsD_SB_LUT4_O_6_I0
.sym 34536 sys1.cpu.rdata_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 34545 sys1.ca[2]
.sym 34546 sys1.ca[3]
.sym 34547 sys1.ca[12]
.sym 34548 sys1.ca[4]
.sym 34549 sys1.ca[5]
.sym 34550 sys1.ca[6]
.sym 34551 sys1.ca[7]
.sym 34552 sys1.ca[8]
.sym 34553 sys1.ca[9]
.sym 34554 sys1.ca[10]
.sym 34555 sys1.ca[11]
.sym 34556 clk_$glb_clk
.sym 34557 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 34561 sys1.cdo[22]
.sym 34566 $PACKER_VCC_NET
.sym 34567 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I2
.sym 34571 EN_5V_UP$SB_IO_OUT
.sym 34572 sys1.ca[10]
.sym 34573 sys1.cpu.rs2[2]
.sym 34574 sys1.cdo[2]
.sym 34575 sys1.dout_spi_LORA[22]
.sym 34576 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 34577 sys1.ca[9]
.sym 34578 sys1.ca[7]
.sym 34579 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 34580 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 34581 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 34582 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 34583 sys1.ca[5]
.sym 34584 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34585 sys1.ca[3]
.sym 34586 sys1.ca[4]
.sym 34587 sys1.ca[3]
.sym 34589 sys1.ca[4]
.sym 34590 sys1.ca[6]
.sym 34591 sys1.ca[3]
.sym 34592 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 34593 sys1.ca[6]
.sym 34594 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 34603 $PACKER_VCC_NET
.sym 34606 sys1.ca[4]
.sym 34607 sys1.ca[2]
.sym 34608 sys1.ca[5]
.sym 34612 sys1.ca[3]
.sym 34616 sys1.ca[12]
.sym 34617 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 34618 sys1.ca[6]
.sym 34621 sys1.ca[7]
.sym 34623 sys1.ca[8]
.sym 34624 sys1.ca[9]
.sym 34627 sys1.ca[10]
.sym 34628 sys1.ca[11]
.sym 34629 sys1.cdo[23]
.sym 34631 sys1.cpu.rdata_SB_LUT4_O_17_I3
.sym 34632 sys1.ca[12]
.sym 34633 sys1.cpu.regsD[18]
.sym 34635 sys1.cpu.regsD_SB_LUT4_O_20_I2_SB_LUT4_O_I1
.sym 34636 sys1.cpu.regsD_SB_LUT4_O_20_I2
.sym 34637 sys1.cpu.rdata_SB_LUT4_O_15_I3
.sym 34638 gpout_bus[29]
.sym 34647 sys1.ca[2]
.sym 34648 sys1.ca[3]
.sym 34649 sys1.ca[12]
.sym 34650 sys1.ca[4]
.sym 34651 sys1.ca[5]
.sym 34652 sys1.ca[6]
.sym 34653 sys1.ca[7]
.sym 34654 sys1.ca[8]
.sym 34655 sys1.ca[9]
.sym 34656 sys1.ca[10]
.sym 34657 sys1.ca[11]
.sym 34658 clk_$glb_clk
.sym 34659 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 34660 $PACKER_VCC_NET
.sym 34662 sys1.cdo[23]
.sym 34670 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 34673 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 34674 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 34675 sys1.cpu.regsD[23]
.sym 34676 sys1.dout_spi_LORA[19]
.sym 34677 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 34678 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 34679 sys1.cpu.regsD[3]
.sym 34680 sys1.cdo_SB_LUT4_O_7_I3
.sym 34681 sys1.cdo[16]
.sym 34682 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 34684 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 34685 sys1.cdi[16]
.sym 34686 sys1.cpu.regsD_SB_LUT4_O_19_I1
.sym 34687 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O
.sym 34688 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 34689 sys1.cpu.regsD[16]
.sym 34690 sys1.cdo_SB_LUT4_O_7_I3
.sym 34691 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 34692 sys1.ca[6]
.sym 34693 sys1.cpu.IR[16]
.sym 34694 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 34695 sys1.ca[12]
.sym 34702 sys1.ca[2]
.sym 34705 $PACKER_VCC_NET
.sym 34707 sys1.ca[5]
.sym 34708 sys1.cdo[22]
.sym 34712 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O
.sym 34715 sys1.ca[6]
.sym 34718 sys1.ca[10]
.sym 34720 sys1.ca[12]
.sym 34721 sys1.ca[9]
.sym 34723 sys1.ca[3]
.sym 34724 sys1.ca[4]
.sym 34727 sys1.ca[8]
.sym 34728 sys1.ca[7]
.sym 34732 sys1.ca[11]
.sym 34733 sys1.cpu.regsD[16]
.sym 34734 sys1.cpu.regsD_SB_LUT4_O_22_I2_SB_LUT4_O_I2
.sym 34735 sys1.cpu.IR[16]
.sym 34736 sys1.cdi[17]
.sym 34737 sys1.cpu.rdata_SB_LUT4_O_14_I1
.sym 34738 sys1.cpu.rdata_SB_LUT4_O_15_I1
.sym 34739 sys1.cdi[16]
.sym 34740 sys1.cpu.regsD_SB_LUT4_O_22_I2
.sym 34749 sys1.ca[2]
.sym 34750 sys1.ca[3]
.sym 34751 sys1.ca[12]
.sym 34752 sys1.ca[4]
.sym 34753 sys1.ca[5]
.sym 34754 sys1.ca[6]
.sym 34755 sys1.ca[7]
.sym 34756 sys1.ca[8]
.sym 34757 sys1.ca[9]
.sym 34758 sys1.ca[10]
.sym 34759 sys1.ca[11]
.sym 34760 clk_$glb_clk
.sym 34761 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O
.sym 34765 sys1.cdo[22]
.sym 34770 $PACKER_VCC_NET
.sym 34771 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 34775 sys1.cdo[29]
.sym 34776 sys1.cpu.rdata_SB_LUT4_O_5_I2
.sym 34777 sys1.cpu.regsD[21]
.sym 34778 sys1.cpu.regsD_SB_LUT4_O_20_I3
.sym 34779 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 34780 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 34781 sys1.cdo[1]
.sym 34782 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I2
.sym 34783 sys1.ca[5]
.sym 34784 sys1.cpu.regsQ1[18]
.sym 34785 sys1.cdo[20]
.sym 34786 sys1.cpu.regsD[18]
.sym 34788 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34789 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 34790 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 34791 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34792 sys1.ca[11]
.sym 34793 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 34794 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 34795 sys1.ram0.ram_array.8.1.0_RDATA
.sym 34796 sys1.cpu.regsD[16]
.sym 34797 sys1.cpu.aluIn1[30]
.sym 34798 sys1.cpu.regsD_SB_LUT4_O_22_I3
.sym 34804 sys1.ca[8]
.sym 34805 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 34807 sys1.ca[11]
.sym 34812 sys1.ca[9]
.sym 34813 sys1.ca[2]
.sym 34814 sys1.ca[3]
.sym 34815 sys1.ca[10]
.sym 34816 $PACKER_VCC_NET
.sym 34817 sys1.ca[6]
.sym 34819 sys1.ca[7]
.sym 34822 sys1.cdo[17]
.sym 34827 sys1.ca[4]
.sym 34832 sys1.ca[5]
.sym 34833 sys1.ca[12]
.sym 34835 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 34836 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 34837 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34838 sys1.cpu.aluIn1[8]
.sym 34839 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34840 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 34841 sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 34842 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 34851 sys1.ca[2]
.sym 34852 sys1.ca[3]
.sym 34853 sys1.ca[12]
.sym 34854 sys1.ca[4]
.sym 34855 sys1.ca[5]
.sym 34856 sys1.ca[6]
.sym 34857 sys1.ca[7]
.sym 34858 sys1.ca[8]
.sym 34859 sys1.ca[9]
.sym 34860 sys1.ca[10]
.sym 34861 sys1.ca[11]
.sym 34862 clk_$glb_clk
.sym 34863 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 34864 $PACKER_VCC_NET
.sym 34866 sys1.cdo[17]
.sym 34877 sys1.cpu.aluIn1[5]
.sym 34879 sys1.ca[2]
.sym 34881 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 34882 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34883 sys1.cpu.rdata_SB_LUT4_O_22_I2
.sym 34884 sys1.cpu.regsD[16]
.sym 34885 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 34886 sys1.cpu.rdata_SB_LUT4_O_15_I2
.sym 34887 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 34888 sys1.ca[8]
.sym 34889 sys1.cpu.IR[16]
.sym 34890 sys1.ca[11]
.sym 34891 sys1.ca[11]
.sym 34892 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 34893 sys1.ca[11]
.sym 34894 sys1.ca[8]
.sym 34895 sys1.cpu.regsD_SB_LUT4_O_21_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34896 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 34897 sys1.ram0.ram_array.8.1.0_RDATA_1
.sym 34898 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 34900 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 34906 sys1.ca[10]
.sym 34909 sys1.ca[9]
.sym 34912 sys1.cdo[16]
.sym 34916 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 34917 sys1.ca[8]
.sym 34918 $PACKER_VCC_NET
.sym 34919 sys1.ca[6]
.sym 34921 sys1.ca[5]
.sym 34924 sys1.ca[12]
.sym 34928 sys1.ca[4]
.sym 34930 sys1.ca[11]
.sym 34931 sys1.ca[2]
.sym 34934 sys1.ca[3]
.sym 34936 sys1.ca[7]
.sym 34937 sys1.cpu.aluAdder_SB_LUT4_O_31_I2
.sym 34938 sys1.cpu.regsD_SB_LUT4_O_21_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34939 sys1.cpu.aluIn1_SB_LUT4_O_15_I3
.sym 34940 sys1.cpu.aluAdder_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 34941 sys1.cpu.regsD_SB_LUT4_O_21_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34942 sys1.cpu.regsD_SB_LUT4_O_21_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 34943 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O
.sym 34944 sys1.cpu.regsD_SB_LUT4_O_21_I3_SB_LUT4_O_I1
.sym 34953 sys1.ca[2]
.sym 34954 sys1.ca[3]
.sym 34955 sys1.ca[12]
.sym 34956 sys1.ca[4]
.sym 34957 sys1.ca[5]
.sym 34958 sys1.ca[6]
.sym 34959 sys1.ca[7]
.sym 34960 sys1.ca[8]
.sym 34961 sys1.ca[9]
.sym 34962 sys1.ca[10]
.sym 34963 sys1.ca[11]
.sym 34964 clk_$glb_clk
.sym 34965 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 34969 sys1.cdo[16]
.sym 34974 $PACKER_VCC_NET
.sym 34976 sys1.cdo[15]
.sym 34979 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 34981 EN_5V_M4_SB_DFFESR_Q_D
.sym 34982 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 34983 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 34984 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 34985 sys1.cpu.aluIn1[24]
.sym 34986 $PACKER_VCC_NET
.sym 34987 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 34988 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 34989 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 34990 sys1.ca[9]
.sym 34991 sys1.ca[5]
.sym 34992 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 34993 sys1.ca[4]
.sym 34994 sys1.ca[4]
.sym 34995 sys1.ca[3]
.sym 34996 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 34997 sys1.cpu.regsD_SB_LUT4_O_19_I2
.sym 34998 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34999 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35000 sys1.ca[3]
.sym 35001 sys1.ca[6]
.sym 35002 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 35010 sys1.ca[4]
.sym 35016 sys1.ca[5]
.sym 35020 $PACKER_VCC_NET
.sym 35021 sys1.cdo[17]
.sym 35023 sys1.ca[3]
.sym 35024 sys1.ca[8]
.sym 35026 sys1.ca[6]
.sym 35027 sys1.ca[7]
.sym 35029 sys1.ca[11]
.sym 35031 sys1.ca[2]
.sym 35032 sys1.ca[9]
.sym 35033 sys1.ca[12]
.sym 35034 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 35035 sys1.ca[10]
.sym 35039 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 35040 sys1.cpu.aluAdder_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.sym 35041 sys1.cpu.aluAdder_SB_LUT4_O_9_I2
.sym 35042 sys1.cpu.aluAdder_SB_LUT4_O_6_I2
.sym 35043 sys1.cpu.aluAdder_SB_LUT4_O_20_I2
.sym 35044 sys1.cpu.aluAdder_SB_LUT4_O_21_I2_SB_LUT4_O_I3
.sym 35045 sys1.cpu.aluAdder_SB_LUT4_O_23_I2
.sym 35046 sys1.cpu.aluAdder_SB_LUT4_O_5_I2
.sym 35055 sys1.ca[2]
.sym 35056 sys1.ca[3]
.sym 35057 sys1.ca[12]
.sym 35058 sys1.ca[4]
.sym 35059 sys1.ca[5]
.sym 35060 sys1.ca[6]
.sym 35061 sys1.ca[7]
.sym 35062 sys1.ca[8]
.sym 35063 sys1.ca[9]
.sym 35064 sys1.ca[10]
.sym 35065 sys1.ca[11]
.sym 35066 clk_$glb_clk
.sym 35067 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 35068 $PACKER_VCC_NET
.sym 35070 sys1.cdo[17]
.sym 35078 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 35079 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 35081 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 35084 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 35085 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 35087 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 35088 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35089 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 35090 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35091 sys1.cpu.regsD[17]
.sym 35093 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 35094 sys1.cpu.regsD_SB_LUT4_O_19_I1
.sym 35095 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O
.sym 35096 sys1.ca[12]
.sym 35097 sys1.cpu.regsD[16]
.sym 35098 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35099 sys1.ca[12]
.sym 35100 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35101 sys1.ca[6]
.sym 35102 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35103 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 35112 sys1.cdo[16]
.sym 35113 $PACKER_VCC_NET
.sym 35114 sys1.ca[2]
.sym 35119 sys1.ca[12]
.sym 35120 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O
.sym 35121 sys1.ca[8]
.sym 35122 sys1.ca[11]
.sym 35126 sys1.ca[10]
.sym 35129 sys1.ca[5]
.sym 35132 sys1.ca[4]
.sym 35134 sys1.ca[9]
.sym 35136 sys1.ca[7]
.sym 35138 sys1.ca[3]
.sym 35139 sys1.ca[6]
.sym 35141 sys1.cdo_SB_LUT4_O_5_I3
.sym 35142 sys1.cpu.aluAdder_SB_LUT4_O_24_I2
.sym 35143 sys1.cdo[18]
.sym 35144 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35145 sys1.cpu.regs[11][21]
.sym 35146 sys1.cpu.aluAdder_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 35147 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35148 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35157 sys1.ca[2]
.sym 35158 sys1.ca[3]
.sym 35159 sys1.ca[12]
.sym 35160 sys1.ca[4]
.sym 35161 sys1.ca[5]
.sym 35162 sys1.ca[6]
.sym 35163 sys1.ca[7]
.sym 35164 sys1.ca[8]
.sym 35165 sys1.ca[9]
.sym 35166 sys1.ca[10]
.sym 35167 sys1.ca[11]
.sym 35168 clk_$glb_clk
.sym 35169 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O
.sym 35173 sys1.cdo[16]
.sym 35178 $PACKER_VCC_NET
.sym 35179 sys1.dout_spi_LORA[18]
.sym 35180 sys1.cpu.aluIn1[1]
.sym 35183 sys1.cpu.aluAdder[3]
.sym 35184 sys1.cpu.regsQ1[19]
.sym 35185 sys1.cpu.aluAdder[0]
.sym 35186 sys1.cpu.regsD_SB_LUT4_O_20_I3
.sym 35187 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 35188 sys1.cpu.regs[13][31]
.sym 35189 sys1.cpu.aluAdder[5]
.sym 35190 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 35191 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 35192 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 35193 sys1.cpu.IR[19]
.sym 35194 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 35195 sys1.cpu.aluAdder_SB_LUT4_O_18_I2_SB_LUT4_O_I3
.sym 35196 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 35197 sys1.cpu.opvalid
.sym 35198 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 35199 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 35200 sys1.ca[11]
.sym 35201 sys1.cpu.aluAdder_SB_LUT4_O_23_I2_SB_LUT4_O_I3
.sym 35202 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 35203 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 35204 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35205 sys1.cpu.aluIn1[30]
.sym 35206 sys1.cpu.regsD_SB_LUT4_O_22_I3
.sym 35212 sys1.ca[8]
.sym 35213 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 35215 $PACKER_VCC_NET
.sym 35217 sys1.ca[9]
.sym 35219 sys1.ca[2]
.sym 35220 sys1.ca[5]
.sym 35221 sys1.ca[4]
.sym 35223 sys1.ca[10]
.sym 35224 sys1.ca[3]
.sym 35227 sys1.ca[7]
.sym 35230 sys1.ca[6]
.sym 35234 sys1.cdo[21]
.sym 35237 sys1.ca[12]
.sym 35240 sys1.ca[11]
.sym 35243 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35244 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35245 sys1.cpu.aluAdder_SB_LUT4_O_18_I2
.sym 35246 sys1.cpu.aluAdder_SB_LUT4_O_21_I2
.sym 35247 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 35248 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I1
.sym 35249 sys1.cpu.regsD[19]
.sym 35250 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35259 sys1.ca[2]
.sym 35260 sys1.ca[3]
.sym 35261 sys1.ca[12]
.sym 35262 sys1.ca[4]
.sym 35263 sys1.ca[5]
.sym 35264 sys1.ca[6]
.sym 35265 sys1.ca[7]
.sym 35266 sys1.ca[8]
.sym 35267 sys1.ca[9]
.sym 35268 sys1.ca[10]
.sym 35269 sys1.ca[11]
.sym 35270 clk_$glb_clk
.sym 35271 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 35272 $PACKER_VCC_NET
.sym 35274 sys1.cdo[21]
.sym 35281 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 35282 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 35289 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 35290 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 35291 sys1.cpu.aluAdder[13]
.sym 35292 sys1.cdo_SB_LUT4_O_5_I3
.sym 35293 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 35296 sys1.cdo[18]
.sym 35297 sys1.ca[11]
.sym 35298 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 35302 sys1.cpu.regsD[19]
.sym 35303 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 35304 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 35305 sys1.cpu.aluIn1[6]
.sym 35306 sys1.ca[11]
.sym 35307 sys1.ca[8]
.sym 35314 sys1.ca[10]
.sym 35317 $PACKER_VCC_NET
.sym 35320 sys1.cdo[20]
.sym 35322 sys1.ca[9]
.sym 35324 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O
.sym 35329 sys1.ca[5]
.sym 35330 sys1.ca[6]
.sym 35332 sys1.ca[8]
.sym 35334 sys1.ca[2]
.sym 35336 sys1.ca[12]
.sym 35338 sys1.ca[11]
.sym 35342 sys1.ca[3]
.sym 35343 sys1.ca[4]
.sym 35344 sys1.ca[7]
.sym 35345 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 35346 sys1.cpu.regsD_SB_LUT4_O_19_I3
.sym 35347 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I1
.sym 35348 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.sym 35349 sys1.cpu.regs[12][18]
.sym 35350 sys1.cpu.regsD_SB_LUT4_O_22_I3
.sym 35351 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I3
.sym 35352 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I2
.sym 35361 sys1.ca[2]
.sym 35362 sys1.ca[3]
.sym 35363 sys1.ca[12]
.sym 35364 sys1.ca[4]
.sym 35365 sys1.ca[5]
.sym 35366 sys1.ca[6]
.sym 35367 sys1.ca[7]
.sym 35368 sys1.ca[8]
.sym 35369 sys1.ca[9]
.sym 35370 sys1.ca[10]
.sym 35371 sys1.ca[11]
.sym 35372 clk_$glb_clk
.sym 35373 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O
.sym 35377 sys1.cdo[20]
.sym 35382 $PACKER_VCC_NET
.sym 35383 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 35387 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 35388 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 35389 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 35390 sys1.cpu.aluIn1[22]
.sym 35391 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 35393 $PACKER_VCC_NET
.sym 35394 sys1.cpu.aluIn1[2]
.sym 35396 sys1.cpu.aluIn1[18]
.sym 35397 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 35398 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 35399 sys1.cpu.opvalid
.sym 35400 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35401 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35402 sys1.ca[6]
.sym 35403 sys1.ca[3]
.sym 35404 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 35405 sys1.cpu.regsD_SB_LUT4_O_19_I2
.sym 35407 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35408 sys1.ca[3]
.sym 35409 sys1.ca[4]
.sym 35410 sys1.ca[4]
.sym 35416 sys1.ca[4]
.sym 35419 $PACKER_VCC_NET
.sym 35425 sys1.ca[6]
.sym 35428 sys1.ca[5]
.sym 35429 sys1.cdo[21]
.sym 35431 sys1.ca[3]
.sym 35433 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 35434 sys1.ca[2]
.sym 35435 sys1.ca[7]
.sym 35437 sys1.ca[9]
.sym 35438 sys1.ca[12]
.sym 35443 sys1.ca[10]
.sym 35444 sys1.ca[11]
.sym 35445 sys1.ca[8]
.sym 35447 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 35448 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 35449 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35450 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I3
.sym 35451 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 35452 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 35453 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 35454 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 35463 sys1.ca[2]
.sym 35464 sys1.ca[3]
.sym 35465 sys1.ca[12]
.sym 35466 sys1.ca[4]
.sym 35467 sys1.ca[5]
.sym 35468 sys1.ca[6]
.sym 35469 sys1.ca[7]
.sym 35470 sys1.ca[8]
.sym 35471 sys1.ca[9]
.sym 35472 sys1.ca[10]
.sym 35473 sys1.ca[11]
.sym 35474 clk_$glb_clk
.sym 35475 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 35476 $PACKER_VCC_NET
.sym 35478 sys1.cdo[21]
.sym 35485 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 35493 sys1.cpu.aluIn1[26]
.sym 35494 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35495 $PACKER_VCC_NET
.sym 35496 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 35497 sys1.cpu.aluAdder[30]
.sym 35498 sys1.cpu.aluIn1[21]
.sym 35500 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35501 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35503 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35504 sys1.ca[12]
.sym 35505 sys1.ca[12]
.sym 35506 sys1.ram0.ram_array.9.1.0_RDATA
.sym 35508 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O
.sym 35509 sys1.ca[6]
.sym 35510 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35512 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 35517 sys1.ca[5]
.sym 35520 sys1.cdo[20]
.sym 35526 sys1.ca[11]
.sym 35527 sys1.ca[12]
.sym 35530 sys1.ca[7]
.sym 35531 sys1.ca[2]
.sym 35534 sys1.ca[10]
.sym 35535 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 35536 sys1.ca[8]
.sym 35537 $PACKER_VCC_NET
.sym 35540 sys1.ca[6]
.sym 35544 sys1.ca[9]
.sym 35546 sys1.ca[3]
.sym 35547 sys1.ca[4]
.sym 35549 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 35550 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 35551 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O
.sym 35552 sys1.cpu.rdata_SB_LUT4_O_12_I1
.sym 35553 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 35554 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35555 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35556 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35565 sys1.ca[2]
.sym 35566 sys1.ca[3]
.sym 35567 sys1.ca[12]
.sym 35568 sys1.ca[4]
.sym 35569 sys1.ca[5]
.sym 35570 sys1.ca[6]
.sym 35571 sys1.ca[7]
.sym 35572 sys1.ca[8]
.sym 35573 sys1.ca[9]
.sym 35574 sys1.ca[10]
.sym 35575 sys1.ca[11]
.sym 35576 clk_$glb_clk
.sym 35577 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 35581 sys1.cdo[20]
.sym 35586 $PACKER_VCC_NET
.sym 35588 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 35591 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 35593 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 35594 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I3
.sym 35595 sys1.cpu.aluIn1[31]
.sym 35596 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 35597 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35598 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 35599 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 35600 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 35603 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 35605 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 35606 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 35607 sys1.cpu.regs[12][2]
.sym 35608 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 35610 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 35613 sys1.cpu.opvalid
.sym 35614 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 35619 sys1.ca[9]
.sym 35621 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 35622 sys1.ca[2]
.sym 35623 $PACKER_VCC_NET
.sym 35627 sys1.ca[8]
.sym 35629 sys1.ca[6]
.sym 35631 sys1.ca[10]
.sym 35632 sys1.ca[3]
.sym 35635 sys1.ca[7]
.sym 35638 sys1.ca[4]
.sym 35641 sys1.ca[5]
.sym 35643 sys1.ca[12]
.sym 35647 sys1.cdo[19]
.sym 35648 sys1.ca[11]
.sym 35651 sys1.cpu.regs[12][2]
.sym 35652 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 35653 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 35654 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35655 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35656 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 35657 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 35658 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35667 sys1.ca[2]
.sym 35668 sys1.ca[3]
.sym 35669 sys1.ca[12]
.sym 35670 sys1.ca[4]
.sym 35671 sys1.ca[5]
.sym 35672 sys1.ca[6]
.sym 35673 sys1.ca[7]
.sym 35674 sys1.ca[8]
.sym 35675 sys1.ca[9]
.sym 35676 sys1.ca[10]
.sym 35677 sys1.ca[11]
.sym 35678 clk_$glb_clk
.sym 35679 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 35680 $PACKER_VCC_NET
.sym 35682 sys1.cdo[19]
.sym 35692 sys1.ca[7]
.sym 35694 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 35695 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 35696 sys1.cpu.aluIn1[21]
.sym 35697 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35700 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 35702 sys1.cpu.aluIn1[0]
.sym 35703 sys1.ca[8]
.sym 35705 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 35714 sys1.ca[11]
.sym 35715 sys1.ca[8]
.sym 35722 sys1.ca[10]
.sym 35723 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 35725 $PACKER_VCC_NET
.sym 35731 sys1.ca[12]
.sym 35734 sys1.ca[9]
.sym 35737 sys1.ca[11]
.sym 35738 sys1.ca[6]
.sym 35740 sys1.ca[8]
.sym 35747 sys1.ca[4]
.sym 35748 sys1.ca[5]
.sym 35749 sys1.cdo[18]
.sym 35750 sys1.ca[3]
.sym 35751 sys1.ca[2]
.sym 35752 sys1.ca[7]
.sym 35753 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35754 sys1.cpu.regs[3][15]
.sym 35755 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 35756 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 35757 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35758 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 35759 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 35760 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 35769 sys1.ca[2]
.sym 35770 sys1.ca[3]
.sym 35771 sys1.ca[12]
.sym 35772 sys1.ca[4]
.sym 35773 sys1.ca[5]
.sym 35774 sys1.ca[6]
.sym 35775 sys1.ca[7]
.sym 35776 sys1.ca[8]
.sym 35777 sys1.ca[9]
.sym 35778 sys1.ca[10]
.sym 35779 sys1.ca[11]
.sym 35780 clk_$glb_clk
.sym 35781 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 35785 sys1.cdo[18]
.sym 35790 $PACKER_VCC_NET
.sym 35796 $PACKER_VCC_NET
.sym 35798 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 35799 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 35800 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 35801 $PACKER_VCC_NET
.sym 35802 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 35803 sys1.cpu.regs[0][17]
.sym 35805 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 35807 sys1.cpu.rdata_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 35811 sys1.ca[6]
.sym 35813 sys1.ca[4]
.sym 35815 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 35816 sys1.ca[3]
.sym 35824 sys1.cdo[19]
.sym 35827 $PACKER_VCC_NET
.sym 35828 sys1.ca[6]
.sym 35829 sys1.ca[7]
.sym 35830 sys1.ca[4]
.sym 35836 sys1.ca[5]
.sym 35839 sys1.ca[3]
.sym 35841 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 35842 sys1.ca[2]
.sym 35843 sys1.ca[9]
.sym 35846 sys1.ca[12]
.sym 35851 sys1.ca[10]
.sym 35852 sys1.ca[11]
.sym 35853 sys1.ca[8]
.sym 35855 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35856 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 35857 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 35858 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 35859 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 35860 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 35861 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 35862 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35871 sys1.ca[2]
.sym 35872 sys1.ca[3]
.sym 35873 sys1.ca[12]
.sym 35874 sys1.ca[4]
.sym 35875 sys1.ca[5]
.sym 35876 sys1.ca[6]
.sym 35877 sys1.ca[7]
.sym 35878 sys1.ca[8]
.sym 35879 sys1.ca[9]
.sym 35880 sys1.ca[10]
.sym 35881 sys1.ca[11]
.sym 35882 clk_$glb_clk
.sym 35883 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 35884 $PACKER_VCC_NET
.sym 35886 sys1.cdo[19]
.sym 35897 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35903 sys1.cpu.regs[0][18]
.sym 35905 sys1.ca[7]
.sym 35906 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 35907 sys1.cpu.regsD[15]
.sym 35908 sys1.cpu.regs[10][17]
.sym 35912 sys1.ca[12]
.sym 35913 sys1.ca[12]
.sym 35914 sys1.ram0.ram_array.9.1.0_RDATA
.sym 35917 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O
.sym 35925 sys1.ca[5]
.sym 35927 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O
.sym 35930 sys1.ca[12]
.sym 35937 sys1.cdo[18]
.sym 35939 sys1.ca[2]
.sym 35941 sys1.ca[11]
.sym 35942 sys1.ca[10]
.sym 35944 sys1.ca[8]
.sym 35945 $PACKER_VCC_NET
.sym 35949 sys1.ca[6]
.sym 35950 sys1.ca[9]
.sym 35951 sys1.ca[4]
.sym 35952 sys1.ca[7]
.sym 35954 sys1.ca[3]
.sym 35969 sys1.ca[2]
.sym 35970 sys1.ca[3]
.sym 35971 sys1.ca[12]
.sym 35972 sys1.ca[4]
.sym 35973 sys1.ca[5]
.sym 35974 sys1.ca[6]
.sym 35975 sys1.ca[7]
.sym 35976 sys1.ca[8]
.sym 35977 sys1.ca[9]
.sym 35978 sys1.ca[10]
.sym 35979 sys1.ca[11]
.sym 35980 clk_$glb_clk
.sym 35981 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O
.sym 35985 sys1.cdo[18]
.sym 35990 $PACKER_VCC_NET
.sym 35997 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36001 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36004 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36006 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 36059 CLKIN$SB_IO_IN
.sym 36088 sys1.uart0.thr[6]
.sym 36091 sys1.cpu.regsD[24]
.sym 36092 sys1.irqvect[5][4]
.sym 36105 sys1.dout_spi_ICE[13]
.sym 36108 sys1.cpu.aluIn1_SB_LUT4_O_15_I2
.sym 36110 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 36140 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 36151 sys1.cdo[7]
.sym 36205 sys1.cdo[7]
.sym 36208 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 36209 clk_$glb_clk
.sym 36210 reset_$glb_sr
.sym 36215 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36217 sys1.irqvect[4][7]
.sym 36218 sys1.irqvect[4][4]
.sym 36219 sys1.irqvect[4][5]
.sym 36220 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 36221 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36225 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 36226 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 36228 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36231 sys1.uart0.cntbit_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 36234 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 36236 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 36237 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 36250 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 36256 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36263 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36265 sys1.cpu.regsD[7]
.sym 36268 sys1.cpu.regsD[13]
.sym 36269 sys1.cpu.regs[1][24]
.sym 36272 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1
.sym 36279 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 36280 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1
.sym 36296 sys1.cpu.regsD[24]
.sym 36299 sys1.irqvect[0][7]
.sym 36303 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 36310 sys1.irqvect[4][7]
.sym 36315 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 36319 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36321 sys1.cpu.regsD[7]
.sym 36322 sys1.cpu.regsD[13]
.sym 36323 sys1.cpu.regsD[28]
.sym 36325 sys1.cpu.regsD[28]
.sym 36337 sys1.irqvect[4][7]
.sym 36338 sys1.irqvect[0][7]
.sym 36339 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36340 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 36349 sys1.cpu.regsD[24]
.sym 36358 sys1.cpu.regsD[7]
.sym 36362 sys1.cpu.regsD[13]
.sym 36371 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 36372 clk_$glb_clk
.sym 36374 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36375 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 36376 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36377 sys1.irqvect[3][5]
.sym 36378 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1
.sym 36379 sys1.irqvect[3][7]
.sym 36380 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36381 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36386 sys1.cpu.regs[1][28]
.sym 36387 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 36388 sys1.cpu.regs[1][7]
.sym 36390 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 36394 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36395 sys1.uart0.divider[7]
.sym 36396 sys1.cpu.regs[1][24]
.sym 36398 sys1.control_ICE[13]
.sym 36400 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36404 LORA_CS_SB_LUT4_O_I1
.sym 36405 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36406 sys1.cpu.IR[15]
.sym 36408 sys1.cdo[5]
.sym 36409 sys1.cpu.regsD[28]
.sym 36415 sys1.irqvect[5][7]
.sym 36416 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36417 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 36421 sys1.cdo[7]
.sym 36424 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36425 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36426 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 36434 sys1.cdo[5]
.sym 36437 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36439 sys1.irqvect[7][7]
.sym 36440 sys1.cdo[6]
.sym 36441 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36448 sys1.cdo[7]
.sym 36460 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 36461 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36462 sys1.irqvect[5][7]
.sym 36463 sys1.irqvect[7][7]
.sym 36467 sys1.cdo[6]
.sym 36473 sys1.cdo[5]
.sym 36490 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36491 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36492 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36493 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36494 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 36495 clk_$glb_clk
.sym 36496 reset_$glb_sr
.sym 36497 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 36498 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 36499 sys1.cpu.regs[10][7]
.sym 36500 sys1.spi0.wr_SB_LUT4_O_I3
.sym 36501 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 36502 sys1.wr_spi_ICE
.sym 36503 sys1.spi0.wr_SB_LUT4_O_I2
.sym 36504 sys1.cpu.regs[10][8]
.sym 36506 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36508 gpout_bus[24]
.sym 36509 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36510 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36511 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 36512 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 36513 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 36514 sys1.uart0.divider[6]
.sym 36515 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 36516 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 36517 sys1.cdo[7]
.sym 36518 EN_5V_UP_SB_DFFESR_Q_D
.sym 36520 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36521 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36522 sys1.dout_spi_ICE[31]
.sym 36523 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 36524 sys1.wr_spi_ICE
.sym 36529 sys1.spi0.bitcnt[4]
.sym 36530 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 36532 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 36540 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36541 sys1.irqvect[5][6]
.sym 36542 sys1.irqvect[4][6]
.sym 36544 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 36545 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 36546 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36547 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36550 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 36551 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36553 sys1.cdo[27]
.sym 36554 sys1.dout_spi_ICE[26]
.sym 36556 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 36557 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 36558 $PACKER_VCC_NET
.sym 36559 sys1.wr_spi_ICE
.sym 36560 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36561 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36562 $PACKER_VCC_NET
.sym 36565 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36566 sys1.irqvect[0][6]
.sym 36567 sys1.irqvect[1][6]
.sym 36568 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36570 $nextpnr_ICESTORM_LC_28$O
.sym 36572 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 36576 sys1.spi0.shreg_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 36578 $PACKER_VCC_NET
.sym 36579 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 36582 sys1.spi0.shreg_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 36584 $PACKER_VCC_NET
.sym 36585 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36588 sys1.spi0.shreg_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 36590 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 36595 sys1.cdo[27]
.sym 36596 sys1.wr_spi_ICE
.sym 36597 sys1.dout_spi_ICE[26]
.sym 36598 sys1.spi0.shreg_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 36601 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36602 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36603 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36604 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 36607 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36608 sys1.irqvect[5][6]
.sym 36609 sys1.irqvect[4][6]
.sym 36610 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36613 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 36614 sys1.irqvect[1][6]
.sym 36615 sys1.irqvect[0][6]
.sym 36616 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 36617 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36618 clk_$glb_clk
.sym 36621 sys1.spi0.bitcnt_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 36622 sys1.spi0.bitcnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 36623 sys1.spi0.bitcnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 36624 sys1.spi0.bitcnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 36625 sys1.spi0.bitcnt[5]
.sym 36626 sys1.spi0.bitcnt[1]
.sym 36627 sys1.spi0.bitcnt[0]
.sym 36629 sys1.cpu.opvalid
.sym 36630 sys1.cpu.opvalid
.sym 36631 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 36632 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 36635 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 36636 sys1.cpu.regs[13][8]
.sym 36637 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 36638 sys1.irqvect[4][6]
.sym 36639 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 36640 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 36641 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 36642 sys1.cpu.regs[13][8]
.sym 36646 LORA_CS_SB_LUT4_O_I0
.sym 36647 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36648 sys1.ram0.ram_array.3.0.0_RDATA_SB_LUT4_I2_I0
.sym 36649 sys1.dout_spi_ICE[27]
.sym 36650 LORA_DIO1_SB_LUT4_I1_I3
.sym 36652 sys1.spi0.wr_SB_LUT4_O_I2
.sym 36655 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 36661 sys1.cdo[31]
.sym 36663 $PACKER_VCC_NET
.sym 36666 sys1.wr_spi_ICE
.sym 36670 sys1.control_ICE[13]
.sym 36672 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36675 sys1.cdo[27]
.sym 36678 sys1.dout_spi_ICE[30]
.sym 36679 sys1.cdo[13]
.sym 36681 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 36682 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 36685 sys1.dout_spi_ICE[12]
.sym 36689 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36690 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 36691 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 36693 $nextpnr_ICESTORM_LC_19$O
.sym 36696 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 36699 sys1.spi0.shreg_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 36701 $PACKER_VCC_NET
.sym 36702 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 36705 sys1.spi0.shreg_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 36707 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 36708 $PACKER_VCC_NET
.sym 36711 sys1.spi0.shreg_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 36714 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36717 sys1.spi0.shreg_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 36720 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 36724 sys1.wr_spi_ICE
.sym 36725 sys1.cdo[13]
.sym 36726 sys1.dout_spi_ICE[12]
.sym 36727 sys1.spi0.shreg_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 36730 sys1.control_ICE[13]
.sym 36731 sys1.dout_spi_ICE[30]
.sym 36732 sys1.cdo[31]
.sym 36733 sys1.wr_spi_ICE
.sym 36738 sys1.cdo[27]
.sym 36740 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36741 clk_$glb_clk
.sym 36743 sys1.cpu.regs[10][13]
.sym 36744 sys1.cpu.aluAdder[7]
.sym 36745 sys1.cpu.regs[10][4]
.sym 36746 sys1.cpu.regs[10][6]
.sym 36747 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 36748 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 36749 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36750 LORA_CS_SB_LUT4_O_I0
.sym 36751 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 36754 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 36758 sys1.cpu.opvalid
.sym 36759 sys1.cdo[6]
.sym 36761 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 36762 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 36763 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 36764 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36766 sys1.spi0.bitcnt[2]
.sym 36767 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 36768 sys1.dout_spi_LORA[0]
.sym 36769 sys1.wr_spi_ICE
.sym 36770 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 36771 sys1.dout_spi_ICE[28]
.sym 36772 sys1.cdo[11]
.sym 36773 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 36775 LORA_CS_SB_LUT4_O_I2
.sym 36778 sys1.cpu.addr_SB_LUT4_O_I3
.sym 36787 sys1.ca[9]
.sym 36793 sys1.cdo[28]
.sym 36794 sys1.wr_spi_ICE
.sym 36795 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36797 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 36799 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 36803 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 36808 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 36809 sys1.dout_spi_ICE[27]
.sym 36812 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36813 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 36815 $PACKER_VCC_NET
.sym 36816 $nextpnr_ICESTORM_LC_27$O
.sym 36819 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 36822 sys1.spi0.shreg_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 36824 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 36828 sys1.spi0.shreg_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 36830 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 36831 $PACKER_VCC_NET
.sym 36834 sys1.spi0.shreg_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 36836 $PACKER_VCC_NET
.sym 36837 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 36840 sys1.spi0.shreg_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 36842 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36843 $PACKER_VCC_NET
.sym 36846 sys1.spi0.shreg_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 36848 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 36853 sys1.dout_spi_ICE[27]
.sym 36854 sys1.wr_spi_ICE
.sym 36855 sys1.cdo[28]
.sym 36856 sys1.spi0.shreg_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 36861 sys1.ca[9]
.sym 36863 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36864 clk_$glb_clk
.sym 36866 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36867 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 36868 LORA_CS_SB_LUT4_O_I2
.sym 36869 sys1.cpu.regs[14][8]
.sym 36870 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36871 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36872 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 36873 sys1.cpu.regs[14][7]
.sym 36874 sys1.uart0.thr[4]
.sym 36875 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36876 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.sym 36877 $PACKER_VCC_NET
.sym 36878 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 36879 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 36881 sys1.cpu.regs[10][6]
.sym 36882 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36883 sys1.uart0.thr[3]
.sym 36884 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 36885 sys1.cpu.regs[10][13]
.sym 36887 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 36888 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 36890 sys1.dout_spi_ICE[29]
.sym 36891 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 36892 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 36893 sys1.dv1
.sym 36894 sys1.cdo[14]
.sym 36895 LORA_CS_SB_LUT4_O_I1
.sym 36896 sys1.cpu.aluIn1[7]
.sym 36897 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36898 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36899 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36900 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 36901 sys1.cpu.aluAdder[13]
.sym 36911 sys1.ram0.ram_array.3.0.0_RDATA
.sym 36913 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 36915 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 36916 sys1.ram0.ram_array.3.1.0_RDATA_1
.sym 36917 sys1.ram0.ram_array.3.1.0_RDATA
.sym 36918 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 36919 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 36920 sys1.ram0.ram_array.3.0.0_RDATA_SB_LUT4_I2_I0
.sym 36924 sys1.cdo[6]
.sym 36927 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36928 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 36930 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 36931 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36932 sys1.cdo[11]
.sym 36935 sys1.ram0.ram_array.3.0.0_RDATA_1
.sym 36940 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 36941 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 36942 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 36943 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 36949 sys1.cdo[11]
.sym 36953 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 36955 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 36958 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 36967 sys1.cdo[6]
.sym 36970 sys1.ram0.ram_array.3.0.0_RDATA_1
.sym 36971 sys1.ram0.ram_array.3.0.0_RDATA_SB_LUT4_I2_I0
.sym 36972 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 36973 sys1.ram0.ram_array.3.1.0_RDATA_1
.sym 36982 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 36983 sys1.ram0.ram_array.3.0.0_RDATA_SB_LUT4_I2_I0
.sym 36984 sys1.ram0.ram_array.3.1.0_RDATA
.sym 36985 sys1.ram0.ram_array.3.0.0_RDATA
.sym 36986 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 36987 clk_$glb_clk
.sym 36988 reset_$glb_sr
.sym 36991 sys1.dout_spi_ICE[15]
.sym 36992 sys1.urd1
.sym 36993 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 36994 LORA_DIO1_SB_LUT4_I1_I2
.sym 36995 sys1.uart1.dv_SB_DFFE_Q_E
.sym 36996 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 36997 LORA_CS$SB_IO_OUT
.sym 36998 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36999 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 37000 ICE_LED3$SB_IO_OUT
.sym 37002 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37003 LORA_DIO1_SB_LUT4_I1_I3
.sym 37004 sys1.cdo[28]
.sym 37005 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 37006 LORA_CS_SB_LUT4_O_I3
.sym 37007 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37008 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I3
.sym 37009 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 37011 sys1.irqvect[0][6]
.sym 37012 LORA_CS_SB_LUT4_O_I2
.sym 37014 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37015 sys1.dout_spi_ICE[31]
.sym 37016 LORA_DIO1_SB_LUT4_I1_I2
.sym 37017 sys1.ram0.ram_array.0.0.0_WCLKE
.sym 37018 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 37019 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 37020 sys1.owr[3]
.sym 37021 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37023 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 37024 sys1.cdi[13]
.sym 37032 LORA_CS_SB_LUT4_O_I2
.sym 37038 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 37039 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 37040 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 37041 sys1.wr_spi_ICE
.sym 37042 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 37048 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 37053 $PACKER_VCC_NET
.sym 37054 sys1.cdo[14]
.sym 37055 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 37057 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 37058 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 37059 sys1.dout_spi_ICE[13]
.sym 37061 $PACKER_VCC_NET
.sym 37062 $nextpnr_ICESTORM_LC_18$O
.sym 37065 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 37068 sys1.spi0.shreg_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 37070 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 37071 $PACKER_VCC_NET
.sym 37074 sys1.spi0.shreg_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 37076 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 37077 $PACKER_VCC_NET
.sym 37080 sys1.spi0.shreg_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 37082 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 37083 $PACKER_VCC_NET
.sym 37086 sys1.spi0.shreg_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 37088 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 37092 sys1.spi0.shreg_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 37095 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 37099 sys1.wr_spi_ICE
.sym 37100 sys1.cdo[14]
.sym 37101 sys1.dout_spi_ICE[13]
.sym 37102 sys1.spi0.shreg_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 37106 LORA_CS_SB_LUT4_O_I2
.sym 37107 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 37109 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 37110 clk_$glb_clk
.sym 37112 sys1.cdi[29]
.sym 37113 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 37114 sys1.cpu.regsD[7]
.sym 37115 sys1.cpu.regsD_SB_LUT4_O_26_I2
.sym 37116 sys1.cpu.regsD_SB_LUT4_O_26_I0
.sym 37117 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3
.sym 37118 sys1.ove1
.sym 37119 sys1.cpu.rdata_SB_LUT4_O_2_I3
.sym 37122 sys1.cpu.rdata_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 37123 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 37124 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 37125 sys1.uart1.dv_SB_DFFE_Q_E
.sym 37127 sys1.cpu.PC[27]
.sym 37129 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 37130 sys1.cpu.regs[3][13]
.sym 37131 sys1.cdo[15]
.sym 37132 sys1.cpu.PCci[3]
.sym 37133 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 37134 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 37135 sys1.dout_spi_ICE[15]
.sym 37136 sys1.cpu.rdata_SB_LUT4_O_2_I2
.sym 37137 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 37139 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I2
.sym 37140 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37141 sys1.dout_spi_ICE[27]
.sym 37142 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 37143 sys1.cpu.aluIn1[24]
.sym 37144 sys1.ram0.ram_array.3.0.0_RDATA_SB_LUT4_I2_I0
.sym 37145 sys1.cpu.regsD[28]
.sym 37146 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37147 sys1.uart2.rd_SB_LUT4_O_I0
.sym 37154 sys1.cdo[24]
.sym 37158 sys1.cpu.PCci[8]
.sym 37159 sys1.cpu.rdata_SB_LUT4_O_24_I1
.sym 37160 sys1.cpu.rdata_SB_LUT4_O_24_I2
.sym 37161 sys1.cdo[31]
.sym 37165 sys1.ram0.ram_array.1.0.0_RDATA
.sym 37166 sys1.cdo_SB_LUT4_O_9_I1
.sym 37167 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 37168 gpout_bus[31]
.sym 37172 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 37173 sys1.cpu.rdata_SB_LUT4_O_29_I0_SB_LUT4_O_I0
.sym 37174 sys1.cpu.PCci[3]
.sym 37175 sys1.dout_spi_ICE[31]
.sym 37176 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 37178 sys1.ram0.ram_array.1.1.0_RDATA
.sym 37179 sys1.cpu.rdata_SB_LUT4_O_24_I3
.sym 37180 sys1.owr[3]
.sym 37181 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37187 sys1.cpu.PCci[3]
.sym 37189 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 37192 sys1.cpu.rdata_SB_LUT4_O_24_I3
.sym 37193 sys1.cpu.rdata_SB_LUT4_O_24_I1
.sym 37194 sys1.cpu.rdata_SB_LUT4_O_24_I2
.sym 37195 sys1.cdo_SB_LUT4_O_9_I1
.sym 37199 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 37201 sys1.cpu.PCci[8]
.sym 37204 sys1.cpu.rdata_SB_LUT4_O_24_I2
.sym 37206 sys1.cpu.rdata_SB_LUT4_O_24_I3
.sym 37207 sys1.cpu.rdata_SB_LUT4_O_24_I1
.sym 37210 sys1.cpu.rdata_SB_LUT4_O_29_I0_SB_LUT4_O_I0
.sym 37211 sys1.ram0.ram_array.1.0.0_RDATA
.sym 37212 sys1.ram0.ram_array.1.1.0_RDATA
.sym 37213 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 37216 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 37217 gpout_bus[31]
.sym 37218 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37219 sys1.dout_spi_ICE[31]
.sym 37223 sys1.cdo[24]
.sym 37230 sys1.cdo[31]
.sym 37232 sys1.owr[3]
.sym 37233 clk_$glb_clk
.sym 37235 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I2
.sym 37236 sys1.cpu.Bimm[11]
.sym 37237 sys1.cpu.PCci[6]
.sym 37238 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37239 sys1.cpu.regsD_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 37240 sys1.cpu.IR[13]
.sym 37241 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37242 sys1.cpu.aluAdder_SB_LUT4_O_15_I2
.sym 37245 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 37246 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 37247 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37248 sys1.cdo[24]
.sym 37249 sys1.cpu.Bimm[7]
.sym 37250 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.sym 37251 sys1.cpu.PCci[2]
.sym 37252 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37253 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 37255 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 37256 sys1.cpu.rdata_SB_LUT4_O_2_I1
.sym 37257 sys1.cpu.PCci[5]
.sym 37258 sys1.cpu.regsD[7]
.sym 37260 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 37261 sys1.cdo[3]
.sym 37262 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 37263 sys1.dout_spi_ICE[28]
.sym 37264 sys1.cdi[23]
.sym 37265 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 37266 sys1.dv1
.sym 37267 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37268 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 37269 sys1.irqvect[1][3]
.sym 37270 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 37278 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37279 sys1.cpu.issub_SB_LUT4_O_I2
.sym 37280 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 37281 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 37282 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 37283 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 37286 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 37287 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 37289 sys1.cpu.IR[14]
.sym 37290 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37291 sys1.owr_SB_LUT4_O_3_I3
.sym 37292 sys1.urd2
.sym 37295 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 37296 LORA_CS_SB_LUT4_O_I1
.sym 37297 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 37298 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37300 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37303 sys1.uart2.dv_SB_DFFE_Q_E
.sym 37305 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37307 sys1.uart2.rd_SB_LUT4_O_I0
.sym 37309 LORA_CS_SB_LUT4_O_I1
.sym 37310 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 37311 sys1.uart2.rd_SB_LUT4_O_I0
.sym 37312 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 37317 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37318 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37323 sys1.owr_SB_LUT4_O_3_I3
.sym 37324 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 37327 sys1.cpu.issub_SB_LUT4_O_I2
.sym 37328 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 37330 sys1.cpu.IR[14]
.sym 37333 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37334 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 37335 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37336 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 37339 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37340 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 37341 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 37342 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 37345 sys1.cpu.IR[14]
.sym 37346 sys1.cpu.issub_SB_LUT4_O_I2
.sym 37347 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 37352 sys1.urd2
.sym 37355 sys1.uart2.dv_SB_DFFE_Q_E
.sym 37356 clk_$glb_clk
.sym 37358 sys1.cpu.regsD_SB_LUT4_O_10_I1
.sym 37359 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I2
.sym 37360 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37361 sys1.irqvect[1][3]
.sym 37362 sys1.cpu.regsD[28]
.sym 37363 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 37364 sys1.irqvect[1][2]
.sym 37365 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I1
.sym 37367 sys1.cpu.IR[13]
.sym 37368 sys1.cpu.IR[13]
.sym 37369 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 37373 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 37374 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 37375 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 37376 sys1.ram0.ram_array.0.0.0_WCLKE
.sym 37377 sys1.cpu.IR[16]
.sym 37378 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 37379 sys1.cpu.Bimm[11]
.sym 37380 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 37381 sys1.cpu.PCci[6]
.sym 37382 LORA_CS_SB_LUT4_O_I1
.sym 37383 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 37384 sys1.cpu.aluIn1[7]
.sym 37385 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 37386 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 37387 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 37388 sys1.owr_SB_LUT4_O_3_I3
.sym 37389 sys1.cdi[24]
.sym 37390 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37391 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 37392 sys1.dv1
.sym 37393 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 37399 sys1.cpu.IR[24]
.sym 37403 sys1.cpu.Bimm[4]
.sym 37404 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 37407 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 37409 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 37415 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 37417 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 37421 sys1.cdo[4]
.sym 37423 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 37425 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 37432 sys1.cpu.IR[24]
.sym 37433 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 37434 sys1.cpu.Bimm[4]
.sym 37435 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 37440 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 37445 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 37446 sys1.cdo[4]
.sym 37447 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 37450 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 37457 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 37464 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 37469 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 37474 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 37475 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 37478 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 37479 clk_$glb_clk
.sym 37481 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 37482 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 37483 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 37484 sys1.dv1
.sym 37485 sys1.uart2.wrbaud_SB_LUT4_O_I1
.sym 37486 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 37487 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37488 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I2
.sym 37491 sys1.ca[6]
.sym 37492 sys1.cpu.aluIn1_SB_LUT4_O_15_I2
.sym 37493 sys1.cpu.Bimm[5]
.sym 37494 sys1.irqvect[1][2]
.sym 37495 sys1.cpu.PC0[27]
.sym 37496 sys1.cpu.aluIn1[6]
.sym 37497 sys1.cdo[4]
.sym 37498 sys1.cpu.IR[12]
.sym 37499 sys1.ca[4]
.sym 37501 sys1.cpu.rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 37502 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 37503 sys1.cpu.PCci[4]
.sym 37505 sys1.owr[3]
.sym 37506 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37507 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 37508 LORA_DIO1_SB_LUT4_I1_I2
.sym 37509 sys1.ram0.ram_array.0.1.0_WCLKE
.sym 37510 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 37511 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 37512 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 37513 sys1.cpu.IR[20]
.sym 37514 sys1.cpu.aluAdder[1]
.sym 37515 sys1.cpu.aluAdder[27]
.sym 37516 sys1.cdi[13]
.sym 37523 sys1.tcount[24]
.sym 37525 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 37526 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 37527 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 37528 sys1.cpu.rdata_SB_LUT4_O_7_I1
.sym 37529 sys1.cpu.PC[5]
.sym 37531 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37532 sys1.cpu.rdata_SB_LUT4_O_7_I2
.sym 37534 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 37535 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37536 sys1.cpu.rdata_SB_LUT4_O_7_I3
.sym 37537 sys1.owr_SB_LUT4_O_3_I3
.sym 37539 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37540 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 37541 sys1.cpu.rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 37542 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 37543 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2
.sym 37544 sys1.dout_spi_LORA[24]
.sym 37545 gpout_bus[24]
.sym 37549 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 37550 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 37551 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 37552 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 37555 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37556 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 37557 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 37558 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37561 sys1.cpu.rdata_SB_LUT4_O_7_I2
.sym 37562 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 37563 sys1.cpu.rdata_SB_LUT4_O_7_I3
.sym 37564 sys1.cpu.rdata_SB_LUT4_O_7_I1
.sym 37567 sys1.dout_spi_LORA[24]
.sym 37568 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 37570 sys1.cpu.rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 37573 gpout_bus[24]
.sym 37574 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37575 sys1.tcount[24]
.sym 37576 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 37579 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 37580 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37581 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37582 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 37585 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2
.sym 37586 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 37587 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 37588 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 37593 sys1.owr_SB_LUT4_O_3_I3
.sym 37594 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 37597 sys1.cpu.PC[5]
.sym 37602 clk_$glb_clk
.sym 37604 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 37605 sys1.owr_SB_LUT4_O_2_I2
.sym 37606 sys1.cpu.regs[12][7]
.sym 37607 sys1.owr_SB_LUT4_O_I2
.sym 37608 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37609 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37610 sys1.owr[3]
.sym 37611 sys1.owr[0]
.sym 37612 sys1.cpu.PC[13]
.sym 37613 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 37614 sys1.cpu.rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 37615 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 37616 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 37617 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37618 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37619 sys1.cpu.IR[23]
.sym 37620 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 37621 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O
.sym 37624 sys1.cpu.rdata_SB_LUT4_O_7_I3
.sym 37625 sys1.uart1.dv_SB_DFFE_Q_E
.sym 37627 sys1.cpu.Bimm[4]
.sym 37628 sys1.cpu.rdata_SB_LUT4_O_2_I2
.sym 37629 sys1.dout_spi_ICE[27]
.sym 37630 sys1.cpu.IR[18]
.sym 37631 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37632 sys1.cpu.ldstaddr[13]
.sym 37633 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37634 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 37635 sys1.owr[0]
.sym 37636 sys1.cpu.aluIn1[24]
.sym 37637 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 37638 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 37639 sys1.cpu.aluAdder[25]
.sym 37647 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 37650 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 37655 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 37658 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 37665 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37670 sys1.cpu.IR[21]
.sym 37671 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37672 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 37673 sys1.cpu.IR[14]
.sym 37674 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37678 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 37684 sys1.cpu.IR[14]
.sym 37685 sys1.cpu.IR[21]
.sym 37686 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 37687 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37691 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 37692 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 37693 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 37699 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 37702 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37703 sys1.cpu.IR[14]
.sym 37709 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 37711 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 37714 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 37721 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 37724 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 37725 clk_$glb_clk
.sym 37727 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 37728 sys1.ram0.ram_array.4.1.0_WCLKE
.sym 37729 sys1.cpu.regsD_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 37730 sys1.cpu.regsD_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 37731 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 37732 sys1.cdi[13]
.sym 37733 sys1.cpu.regsD_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 37734 sys1.cpu.regsD_SB_LUT4_O_13_I2
.sym 37735 sys1.cpu.rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 37736 sys1.cpu.PCadd1[9]
.sym 37737 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37739 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 37740 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 37741 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 37742 sys1.cpu.opvalid
.sym 37743 sys1.ca[4]
.sym 37744 sys1.ca[6]
.sym 37746 sys1.ca[5]
.sym 37747 sys1.cpu.opvalid
.sym 37748 sys1.cpu.PCadd1_SB_LUT4_O_29_I2
.sym 37749 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37750 sys1.cpu.regs[12][7]
.sym 37751 sys1.dout_spi_ICE[28]
.sym 37752 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37753 sys1.cdo[3]
.sym 37754 sys1.cpu.aluAdder[19]
.sym 37755 sys1.cpu.opvalid
.sym 37756 sys1.owr_SB_LUT4_O_I3
.sym 37757 sys1.cpu.PC1[19]
.sym 37758 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 37759 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 37760 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 37761 sys1.cpu.aluAdder[0]
.sym 37768 sys1.owr_SB_LUT4_O_I3
.sym 37771 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 37772 sys1.cdi[11]
.sym 37773 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37776 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 37778 sys1.owr_SB_LUT4_O_1_I2
.sym 37780 sys1.cdi[27]
.sym 37781 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 37784 sys1.cpu.aluAdder[1]
.sym 37786 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 37787 sys1.cpu.aluAdder[0]
.sym 37789 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 37791 sys1.cpu.regsD[6]
.sym 37795 sys1.cpu.regsD[5]
.sym 37796 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 37797 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37802 sys1.cpu.regsD[6]
.sym 37807 sys1.owr_SB_LUT4_O_1_I2
.sym 37808 sys1.owr_SB_LUT4_O_I3
.sym 37813 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 37814 sys1.owr_SB_LUT4_O_1_I2
.sym 37819 sys1.cdi[27]
.sym 37820 sys1.cpu.aluAdder[1]
.sym 37821 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 37822 sys1.cdi[11]
.sym 37825 sys1.cpu.regsD[5]
.sym 37831 sys1.cpu.aluAdder[0]
.sym 37833 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37837 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37838 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 37839 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 37840 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 37843 sys1.owr_SB_LUT4_O_1_I2
.sym 37845 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 37847 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 37848 clk_$glb_clk
.sym 37850 sys1.cpu.regsD_SB_LUT4_O_23_I2
.sym 37851 sys1.owr_SB_LUT4_O_2_I3
.sym 37852 sys1.cpu.rdata_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 37853 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 37854 sys1.cpu.regsD_SB_LUT4_O_23_I2_SB_LUT4_O_I0
.sym 37855 sys1.cpu.PCci[19]
.sym 37856 sys1.owr[1]
.sym 37857 sys1.cpu.IR[12]
.sym 37859 sys1.cdo_SB_LUT4_O_14_I3
.sym 37860 sys1.cpu.regsD_SB_LUT4_O_20_I1
.sym 37861 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 37862 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 37863 sys1.ca[11]
.sym 37864 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 37865 sys1.cpu.PC[3]
.sym 37866 sys1.cpu.regsQ1[3]
.sym 37867 sys1.ca[8]
.sym 37868 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O
.sym 37869 sys1.cpu.PC[10]
.sym 37870 sys1.cpu.regsQ1[6]
.sym 37873 sys1.ca[8]
.sym 37874 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 37875 sys1.dout_spi_LORA[6]
.sym 37876 sys1.cpu.rdata_SB_LUT4_O_19_I1
.sym 37877 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 37878 LORA_CS_SB_LUT4_O_I1
.sym 37879 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 37880 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 37881 sys1.cpu.aluIn1[7]
.sym 37882 sys1.cdi[24]
.sym 37883 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 37884 sys1.dout_spi_ICE[8]
.sym 37885 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 37893 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 37894 sys1.cpu.PC0[18]
.sym 37895 sys1.cpu.PC0[20]
.sym 37896 sys1.cpu.PC0[19]
.sym 37898 sys1.cpu.PC[18]
.sym 37899 sys1.dout_spi_ICE[27]
.sym 37900 sys1.cpu.PC1[20]
.sym 37901 sys1.cpu.mmode
.sym 37902 sys1.cpu.PC1[18]
.sym 37903 sys1.cpu.PC[19]
.sym 37904 sys1.cpu.PC0[19]
.sym 37907 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 37912 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37914 LORA_DIO1_SB_LUT4_I1_I2
.sym 37916 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 37917 sys1.cpu.PC1[19]
.sym 37918 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37919 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 37921 sys1.cdo[2]
.sym 37922 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 37925 LORA_DIO1_SB_LUT4_I1_I2
.sym 37927 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 37930 sys1.dout_spi_ICE[27]
.sym 37931 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 37932 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37933 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 37939 sys1.cdo[2]
.sym 37942 sys1.cpu.PC0[18]
.sym 37943 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37944 sys1.cpu.PC[18]
.sym 37945 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 37949 sys1.cpu.mmode
.sym 37950 sys1.cpu.PC0[19]
.sym 37951 sys1.cpu.PC1[19]
.sym 37955 sys1.cpu.PC1[20]
.sym 37956 sys1.cpu.mmode
.sym 37957 sys1.cpu.PC0[20]
.sym 37960 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 37961 sys1.cpu.PC[19]
.sym 37962 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 37963 sys1.cpu.PC0[19]
.sym 37966 sys1.cpu.PC0[18]
.sym 37968 sys1.cpu.mmode
.sym 37969 sys1.cpu.PC1[18]
.sym 37970 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 37971 clk_$glb_clk
.sym 37972 reset_$glb_sr
.sym 37973 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 37974 sys1.cpu.rdata_SB_LUT4_O_19_I1_SB_LUT4_I1_O
.sym 37975 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 37976 sys1.cpu.rdata_SB_LUT4_O_19_I2
.sym 37977 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 37978 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 37979 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 37980 sys1.cdi[12]
.sym 37981 sys1.cdo[18]
.sym 37983 sys1.cpu.aluIn1_SB_LUT4_O_6_I0
.sym 37984 sys1.cdo[18]
.sym 37986 sys1.cpu.PC1[20]
.sym 37987 sys1.cpu.mmode
.sym 37989 sys1.cpu.rdata_SB_LUT4_O_4_I1
.sym 37990 sys1.cpu.IR[12]
.sym 37991 sys1.cdi[27]
.sym 37992 sys1.dout_spi_LORA[2]
.sym 37993 sys1.dout_spi_LORA[24]
.sym 37994 sys1.cpu.regsQ1[5]
.sym 37995 sys1.cpu.PC[19]
.sym 37996 sys1.cpu.aluIn1[30]
.sym 37997 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 37998 sys1.irqvect[7][2]
.sym 37999 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38000 LORA_DIO1_SB_LUT4_I1_I2
.sym 38001 sys1.cpu.aluAdder[27]
.sym 38002 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 38003 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 38004 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 38005 sys1.cpu.IR[20]
.sym 38006 sys1.cpu.LTU_SB_LUT4_I3_O
.sym 38007 sys1.cpu.IR[21]
.sym 38008 sys1.cpu.regsD[3]
.sym 38014 TXD_SB_LUT4_O_I3
.sym 38015 sys1.cpu.regsD[3]
.sym 38016 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38017 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38019 sys1.cdi[8]
.sym 38022 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 38023 sys1.dout_spi_ICE[12]
.sym 38024 sys1.cpu.aluAdder[19]
.sym 38025 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 38026 sys1.tcount[12]
.sym 38027 sys1.cpu.PCci[19]
.sym 38030 sys1.cpu.aluAdder[0]
.sym 38038 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 38041 sys1.cpu.aluAdder[1]
.sym 38042 sys1.cdi[24]
.sym 38043 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 38047 sys1.cpu.aluAdder[0]
.sym 38048 sys1.cdi[8]
.sym 38049 sys1.cpu.aluAdder[1]
.sym 38050 sys1.cdi[24]
.sym 38059 sys1.dout_spi_ICE[12]
.sym 38060 sys1.tcount[12]
.sym 38061 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38062 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38065 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 38066 sys1.cpu.PCci[19]
.sym 38073 TXD_SB_LUT4_O_I3
.sym 38079 sys1.cpu.aluAdder[19]
.sym 38080 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 38084 sys1.cpu.regsD[3]
.sym 38091 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 38093 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 38094 clk_$glb_clk
.sym 38096 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38097 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 38098 sys1.cpu.IR[20]
.sym 38099 sys1.cpu.IR[21]
.sym 38100 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 38101 LORA_DIO1_SB_LUT4_I1_O
.sym 38102 sys1.cpu.IR[22]
.sym 38103 sys1.cpu.regsD_SB_LUT4_O_5_I1
.sym 38104 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I2
.sym 38105 sys1.cpu.regsD_SB_LUT4_O_24_I0
.sym 38106 sys1.cpu.opvalid
.sym 38107 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 38108 TXD_SB_LUT4_O_I3
.sym 38110 sys1.cdo[28]
.sym 38111 sys1.ca[8]
.sym 38112 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 38113 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 38114 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 38115 sys1.ca[8]
.sym 38116 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 38117 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 38119 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O
.sym 38120 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 38121 sys1.cpu.aluIn1[24]
.sym 38122 sys1.cpu.aluAdder_SB_LUT4_O_12_I2
.sym 38123 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38124 sys1.cpu.rdata_SB_LUT4_O_2_I2
.sym 38125 sys1.cpu.regsD[4]
.sym 38126 sys1.cpu.aluAdder[25]
.sym 38127 sys1.owr[0]
.sym 38128 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38129 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 38130 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38131 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 38137 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 38138 sys1.cpu.rdata_SB_LUT4_O_23_I1
.sym 38139 sys1.cpu.q0
.sym 38140 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38141 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 38142 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38143 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 38144 sys1.cpu.mmode
.sym 38145 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 38146 sys1.cpu.PCadd1_SB_LUT4_O_29_I2
.sym 38147 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 38149 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 38150 sys1.dout_spi_LORA[8]
.sym 38152 sys1.cpu.rdata_SB_LUT4_O_23_I2
.sym 38155 sys1.dout_spi_LORA[5]
.sym 38156 sys1.dout_spi_ICE[8]
.sym 38157 sys1.cpu.rdata_SB_LUT4_O_23_I3
.sym 38158 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38159 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38161 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 38163 sys1.cpu.q0
.sym 38164 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 38166 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 38170 sys1.cpu.q0
.sym 38171 sys1.cpu.mmode
.sym 38172 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 38176 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 38177 sys1.cpu.q0
.sym 38178 sys1.cpu.mmode
.sym 38179 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 38182 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 38184 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 38185 sys1.cpu.q0
.sym 38188 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 38189 sys1.cpu.PCadd1_SB_LUT4_O_29_I2
.sym 38190 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38191 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 38194 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38195 sys1.dout_spi_ICE[8]
.sym 38196 sys1.dout_spi_LORA[8]
.sym 38197 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38200 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 38201 sys1.cpu.rdata_SB_LUT4_O_23_I3
.sym 38202 sys1.cpu.rdata_SB_LUT4_O_23_I1
.sym 38203 sys1.cpu.rdata_SB_LUT4_O_23_I2
.sym 38206 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 38207 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 38208 sys1.dout_spi_LORA[5]
.sym 38209 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38212 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 38217 clk_$glb_clk
.sym 38218 reset_$glb_sr
.sym 38219 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 38220 sys1.cpu.rs2[2]
.sym 38221 sys1.cpu.rs1[3]
.sym 38222 sys1.cpu.rs1[2]
.sym 38223 sys1.cpu.rs2[1]
.sym 38224 sys1.cpu.regs[12][4]
.sym 38225 sys1.cpu.regs[12][3]
.sym 38226 sys1.cpu.aluAdder_SB_LUT4_O_12_I2
.sym 38228 ICE_LED4$SB_IO_OUT
.sym 38229 sys1.cpu.aluAdder_SB_LUT4_O_21_I2_SB_LUT4_O_I3
.sym 38230 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38231 sys1.cpu.mmode_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 38232 sys1.ca[5]
.sym 38233 sys1.cpu.PCci[2]
.sym 38234 sys1.ca[3]
.sym 38235 ICE_LED1_SB_LUT4_I0_I3
.sym 38236 sys1.ca[3]
.sym 38237 sys1.cpu.regsD[8]
.sym 38238 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 38239 sys1.cpu.opvalid
.sym 38240 sys1.ca[4]
.sym 38241 LORA_BUSY_SB_LUT4_I2_O
.sym 38242 sys1.cpu.rdata_SB_LUT4_O_23_I1
.sym 38243 sys1.cpu.IR[20]
.sym 38244 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 38245 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 38246 sys1.cpu.opvalid
.sym 38247 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 38248 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 38249 sys1.cpu.regsD[23]
.sym 38250 sys1.cpu.rdata_SB_LUT4_O_19_I3
.sym 38251 sys1.cpu.IR[22]
.sym 38252 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38253 sys1.cpu.aluIn1[3]
.sym 38254 sys1.cdi[23]
.sym 38260 $PACKER_VCC_NET
.sym 38262 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38264 sys1.cdo_SB_LUT4_O_7_I3
.sym 38267 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 38269 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 38270 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 38272 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 38274 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 38276 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 38278 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 38281 sys1.wr_spi_ICE
.sym 38285 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 38286 L_TX_SB_LUT4_I0_O
.sym 38287 sys1.dout_spi_ICE[15]
.sym 38292 $nextpnr_ICESTORM_LC_16$O
.sym 38294 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 38298 sys1.spi0.shreg_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 38300 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 38304 sys1.spi0.shreg_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 38307 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 38310 sys1.spi0.shreg_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 38313 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 38316 sys1.spi0.shreg_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 38318 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 38319 $PACKER_VCC_NET
.sym 38322 sys1.spi0.shreg_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 38324 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 38329 sys1.cdo_SB_LUT4_O_7_I3
.sym 38330 sys1.wr_spi_ICE
.sym 38331 sys1.dout_spi_ICE[15]
.sym 38332 sys1.spi0.shreg_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 38335 L_TX_SB_LUT4_I0_O
.sym 38336 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 38337 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 38339 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38340 clk_$glb_clk
.sym 38342 sys1.cpu.PCci[23]
.sym 38343 sys1.cpu.regsD[23]
.sym 38344 sys1.cpu.IR[17]
.sym 38345 sys1.cpu.regsD_SB_LUT4_O_17_I2
.sym 38346 sys1.cpu.regsD_SB_LUT4_O_15_I2
.sym 38347 sys1.cpu.IR[18]
.sym 38348 sys1.cpu.aluAdder_SB_LUT4_O_27_I2
.sym 38349 sys1.cpu.regsD_SB_LUT4_O_16_I2
.sym 38350 $PACKER_VCC_NET
.sym 38351 sys1.dout_spi_LORA[3]
.sym 38352 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.sym 38353 sys1.cpu.regsD[18]
.sym 38354 sys1.cpu.regsQ1[23]
.sym 38357 sys1.ca[12]
.sym 38358 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 38360 sys1.cdo_SB_LUT4_O_7_I3
.sym 38361 sys1.cpu.regsQ1[3]
.sym 38362 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 38363 sys1.cpu.PCci[17]
.sym 38364 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 38365 sys1.cpu.regsQ1[23]
.sym 38366 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38367 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 38368 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 38370 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38371 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 38372 sys1.cdi[17]
.sym 38373 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 38374 sys1.cpu.aluIn1[7]
.sym 38375 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 38376 sys1.tcount[14]
.sym 38377 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 38383 sys1.cdi[0]
.sym 38384 sys1.cpu.regsD[3]
.sym 38385 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 38386 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 38389 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 38390 gpout_bus[29]
.sym 38392 sys1.tcount[29]
.sym 38393 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38394 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38395 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 38396 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 38397 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 38398 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 38399 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 38400 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38401 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 38402 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 38403 sys1.cdi[16]
.sym 38404 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 38406 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 38407 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38408 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 38409 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38410 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38412 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38414 sys1.cpu.rdata_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 38416 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38417 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 38418 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 38419 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38422 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38423 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38424 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38425 sys1.cdi[16]
.sym 38428 sys1.cpu.rdata_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 38429 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 38430 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 38434 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38435 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38436 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38437 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 38440 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 38442 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 38443 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 38446 sys1.cpu.regsD[3]
.sym 38452 sys1.cdi[0]
.sym 38453 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 38454 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 38455 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 38458 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 38459 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38460 gpout_bus[29]
.sym 38461 sys1.tcount[29]
.sym 38462 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 38463 clk_$glb_clk
.sym 38465 sys1.cpu.rdata_SB_LUT4_O_19_I3_SB_LUT4_O_I1
.sym 38466 sys1.cpu.regsD[21]
.sym 38467 sys1.cpu.regsD_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38468 sys1.cpu.rdata_SB_LUT4_O_19_I3
.sym 38469 sys1.cpu.rs1[1]
.sym 38470 gpout_bus[12]
.sym 38471 sys1.cpu.regsD_SB_LUT4_O_I2
.sym 38472 gpout_bus[14]
.sym 38474 ICE_LED1$SB_IO_OUT
.sym 38476 ICE_LED3$SB_IO_OUT
.sym 38477 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 38478 sys1.cpu.rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 38479 sys1.cdo[26]
.sym 38481 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 38482 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 38483 sys1.ca[11]
.sym 38484 sys1.cpu.PCci[23]
.sym 38485 sys1.cpu.rdata_SB_LUT4_O_I2
.sym 38486 sys1.cpu.regsD[23]
.sym 38488 sys1.cdo_SB_LUT4_O_I3
.sym 38489 sys1.cpu.IR[17]
.sym 38490 sys1.cpu.LTU_SB_LUT4_I3_O
.sym 38491 sys1.cpu.aluAdder[8]
.sym 38492 sys1.cpu.aluAdder_SB_LUT4_O_1_I2
.sym 38493 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 38494 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38495 sys1.cpu.IR[21]
.sym 38496 sys1.cpu.regsD_SB_LUT4_O_17_I1
.sym 38497 sys1.cpu.aluAdder[27]
.sym 38498 sys1.cpu.regsD_SB_LUT4_O_6_I0
.sym 38499 sys1.cdo[17]
.sym 38500 sys1.cpu.regsD[21]
.sym 38506 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38510 sys1.dout_spi_ICE[16]
.sym 38511 sys1.cpu.regsD_SB_LUT4_O_20_I2
.sym 38512 sys1.cpu.regsD_SB_LUT4_O_20_I3
.sym 38513 sys1.dout_spi_LORA[16]
.sym 38518 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38519 sys1.cdo[29]
.sym 38522 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38525 sys1.ca[12]
.sym 38526 sys1.cdi[18]
.sym 38527 sys1.cpu.regsD_SB_LUT4_O_20_I1
.sym 38528 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 38529 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 38530 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38531 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 38533 sys1.owr[3]
.sym 38534 sys1.cpu.regsD_SB_LUT4_O_20_I2_SB_LUT4_O_I1
.sym 38535 sys1.cpu.IR[13]
.sym 38536 sys1.tcount[14]
.sym 38537 gpout_bus[14]
.sym 38539 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38540 sys1.tcount[14]
.sym 38541 gpout_bus[14]
.sym 38542 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 38545 sys1.ca[12]
.sym 38551 sys1.cpu.regsD_SB_LUT4_O_20_I3
.sym 38552 sys1.cpu.regsD_SB_LUT4_O_20_I1
.sym 38554 sys1.cpu.regsD_SB_LUT4_O_20_I2
.sym 38563 sys1.cpu.IR[13]
.sym 38565 sys1.cdi[18]
.sym 38569 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38570 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 38571 sys1.cpu.regsD_SB_LUT4_O_20_I2_SB_LUT4_O_I1
.sym 38572 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 38575 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38576 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38577 sys1.dout_spi_ICE[16]
.sym 38578 sys1.dout_spi_LORA[16]
.sym 38582 sys1.cdo[29]
.sym 38585 sys1.owr[3]
.sym 38586 clk_$glb_clk
.sym 38588 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 38589 sys1.cpu.regsD_SB_LUT4_O_21_I2_SB_LUT4_O_I1
.sym 38590 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 38591 sys1.cpu.regsD[22]
.sym 38592 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38593 sys1.cpu.rdata_SB_LUT4_O_14_I3
.sym 38594 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38595 gpout_bus[17]
.sym 38598 sys1.cpu.rdata_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 38599 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 38600 sys1.cpu.rdata_SB_LUT4_O_17_I3
.sym 38602 sys1.cdi[25]
.sym 38603 sys1.cpu.regsD_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 38604 sys1.ca[11]
.sym 38605 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 38606 sys1.ca[8]
.sym 38607 sys1.cpu.regsD_SB_LUT4_O_17_I3
.sym 38608 sys1.ca[11]
.sym 38609 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 38610 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38611 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 38612 sys1.cpu.aluAdder[15]
.sym 38613 sys1.cpu.aluIn1[24]
.sym 38614 sys1.cpu.aluAdder_SB_LUT4_O_12_I2
.sym 38615 sys1.cpu.aluAdder[14]
.sym 38616 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38617 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 38618 sys1.cpu.aluAdder[25]
.sym 38619 sys1.owr[0]
.sym 38620 sys1.cpu.aluAdder[21]
.sym 38621 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38622 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 38623 sys1.cpu.IR[14]
.sym 38629 sys1.cpu.rdata_SB_LUT4_O_14_I1
.sym 38630 sys1.cpu.regsD_SB_LUT4_O_22_I2_SB_LUT4_O_I2
.sym 38633 sys1.ram0.ram_array.8.0.0_RDATA
.sym 38634 sys1.cpu.rdata_SB_LUT4_O_15_I1
.sym 38635 sys1.cpu.rdata_SB_LUT4_O_15_I3
.sym 38637 sys1.cpu.rdata_SB_LUT4_O_14_I2
.sym 38639 sys1.cpu.rdata_SB_LUT4_O_15_I2
.sym 38640 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 38641 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 38643 sys1.cdi[16]
.sym 38644 sys1.cpu.regsD_SB_LUT4_O_22_I2
.sym 38646 sys1.ram0.ram_array.8.1.0_RDATA
.sym 38647 sys1.cpu.IR[13]
.sym 38649 sys1.ram0.ram_array.8.0.0_RDATA_1
.sym 38650 sys1.cpu.rdata_SB_LUT4_O_14_I3
.sym 38651 sys1.cpu.rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 38654 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38655 sys1.cpu.regsD_SB_LUT4_O_22_I3
.sym 38656 sys1.cpu.regsD_SB_LUT4_O_22_I1
.sym 38657 sys1.ram0.ram_array.8.1.0_RDATA_1
.sym 38658 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 38662 sys1.cpu.regsD_SB_LUT4_O_22_I2
.sym 38663 sys1.cpu.regsD_SB_LUT4_O_22_I3
.sym 38664 sys1.cpu.regsD_SB_LUT4_O_22_I1
.sym 38668 sys1.cdi[16]
.sym 38671 sys1.cpu.IR[13]
.sym 38677 sys1.cdi[16]
.sym 38680 sys1.cpu.rdata_SB_LUT4_O_14_I3
.sym 38681 sys1.cpu.rdata_SB_LUT4_O_14_I1
.sym 38682 sys1.cpu.rdata_SB_LUT4_O_14_I2
.sym 38683 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 38686 sys1.cpu.rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 38687 sys1.ram0.ram_array.8.1.0_RDATA
.sym 38688 sys1.ram0.ram_array.8.0.0_RDATA
.sym 38693 sys1.ram0.ram_array.8.0.0_RDATA_1
.sym 38694 sys1.ram0.ram_array.8.1.0_RDATA_1
.sym 38695 sys1.cpu.rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 38698 sys1.cpu.rdata_SB_LUT4_O_15_I3
.sym 38699 sys1.cpu.rdata_SB_LUT4_O_15_I1
.sym 38700 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 38701 sys1.cpu.rdata_SB_LUT4_O_15_I2
.sym 38704 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 38705 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 38706 sys1.cpu.regsD_SB_LUT4_O_22_I2_SB_LUT4_O_I2
.sym 38707 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38709 clk_$glb_clk
.sym 38711 sys1.cpu.LTU_SB_LUT4_I3_O
.sym 38712 sys1.cpu.aluAdder_SB_LUT4_O_1_I2
.sym 38713 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38714 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 38715 EN_5V_M4$SB_IO_OUT
.sym 38716 sys1.cpu.aluAdder_SB_LUT4_O_16_I2
.sym 38717 sys1.cpu.regsD_SB_LUT4_O_21_I2
.sym 38718 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38720 sys1.cdo[14]
.sym 38721 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 38722 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 38723 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38725 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 38726 sys1.cpu.regsD[22]
.sym 38727 sys1.ca[4]
.sym 38728 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 38729 sys1.cpu.regsQ1[22]
.sym 38730 sys1.cpu.rdata_SB_LUT4_O_21_I1
.sym 38731 sys1.cpu.regsQ1[17]
.sym 38733 sys1.cpu.rdata_SB_LUT4_O_14_I1
.sym 38735 sys1.cpu.aluAdder[11]
.sym 38737 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 38738 sys1.cpu.opvalid
.sym 38739 sys1.cpu.aluAdder[20]
.sym 38740 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 38742 sys1.cpu.aluAdder[30]
.sym 38743 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38744 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 38745 sys1.cpu.aluIn1[3]
.sym 38746 sys1.cpu.aluIn1[17]
.sym 38754 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38756 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38757 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 38758 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38760 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38762 sys1.cpu.aluIn1_SB_LUT4_O_15_I3
.sym 38763 sys1.cpu.aluAdder[8]
.sym 38764 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 38765 sys1.cdo[27]
.sym 38766 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 38767 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 38769 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38770 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38771 sys1.cpu.aluIn1[8]
.sym 38772 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38773 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38776 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38777 sys1.cpu.aluAdder_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 38779 sys1.cpu.aluIn1_SB_LUT4_O_15_I2
.sym 38780 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 38781 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38785 sys1.cdo[27]
.sym 38791 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38792 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38793 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 38794 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 38797 sys1.cpu.aluAdder_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 38798 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38799 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38800 sys1.cpu.aluIn1[8]
.sym 38804 sys1.cpu.aluIn1_SB_LUT4_O_15_I2
.sym 38805 sys1.cpu.aluIn1_SB_LUT4_O_15_I3
.sym 38809 sys1.cpu.aluAdder[8]
.sym 38810 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 38811 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38812 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 38815 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38816 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38817 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 38818 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38821 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 38822 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 38823 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 38824 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38827 sys1.cpu.aluIn1[8]
.sym 38828 sys1.cpu.aluAdder_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 38829 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38831 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 38832 clk_$glb_clk
.sym 38834 sys1.cpu.regsD[17]
.sym 38835 sys1.cpu.regsD_SB_LUT4_O_2_I3
.sym 38836 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38837 sys1.cpu.regsD_SB_LUT4_O_21_I3
.sym 38838 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 38839 sys1.cpu.aluAdder_SB_LUT4_O_3_I2
.sym 38840 sys1.cpu.aluAdder_SB_LUT4_O_14_I2
.sym 38841 sys1.cpu.aluAdder_SB_LUT4_O_7_I2
.sym 38843 sys1.cpu.aluIn1[26]
.sym 38846 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 38847 sys1.cdo[16]
.sym 38850 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 38852 sys1.cpu.IR[23]
.sym 38853 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 38854 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 38855 sys1.cpu.aluIn1[23]
.sym 38856 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 38857 sys1.cpu.regsD[31]
.sym 38858 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38859 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 38860 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 38861 sys1.cpu.aluIn1[8]
.sym 38862 sys1.cpu.aluIn1[7]
.sym 38863 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 38864 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 38865 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 38866 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 38867 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 38868 sys1.cpu.aluIn1[0]
.sym 38869 sys1.cpu.aluAdder[12]
.sym 38875 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 38877 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 38879 sys1.cpu.IR[16]
.sym 38880 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38881 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 38883 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38884 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38885 sys1.cpu.regsD_SB_LUT4_O_21_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38888 sys1.cpu.regsD_SB_LUT4_O_21_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38889 sys1.cpu.aluAdder_SB_LUT4_O_23_I2_SB_LUT4_O_I3
.sym 38890 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 38891 sys1.cpu.aluIn1_SB_LUT4_O_15_I2
.sym 38892 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 38893 sys1.cpu.aluAdder[17]
.sym 38894 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 38895 sys1.cpu.regsD_SB_LUT4_O_21_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38896 sys1.cpu.aluIn1_SB_LUT4_O_15_I3
.sym 38899 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38906 sys1.cpu.aluIn1[17]
.sym 38908 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 38910 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 38914 sys1.cpu.aluAdder_SB_LUT4_O_23_I2_SB_LUT4_O_I3
.sym 38915 sys1.cpu.aluIn1[17]
.sym 38916 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38921 sys1.cpu.aluIn1_SB_LUT4_O_15_I3
.sym 38927 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 38929 sys1.cpu.IR[16]
.sym 38932 sys1.cpu.regsD_SB_LUT4_O_21_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38933 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 38934 sys1.cpu.aluAdder[17]
.sym 38935 sys1.cpu.regsD_SB_LUT4_O_21_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38938 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 38939 sys1.cpu.aluIn1[17]
.sym 38940 sys1.cpu.aluAdder_SB_LUT4_O_23_I2_SB_LUT4_O_I3
.sym 38941 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 38945 sys1.cpu.aluIn1_SB_LUT4_O_15_I3
.sym 38946 sys1.cpu.aluIn1_SB_LUT4_O_15_I2
.sym 38947 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 38951 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 38952 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 38953 sys1.cpu.regsD_SB_LUT4_O_21_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 38958 sys1.cpu.aluAdder[0]
.sym 38959 sys1.cpu.aluAdder[1]
.sym 38960 sys1.cpu.aluAdder[2]
.sym 38961 sys1.cpu.aluAdder[3]
.sym 38962 sys1.cpu.aluAdder[4]
.sym 38963 sys1.cpu.aluAdder[5]
.sym 38964 sys1.cpu.aluAdder[6]
.sym 38965 sys1.cdo[9]
.sym 38966 sys1.ca[6]
.sym 38967 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 38968 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 38969 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 38970 sys1.cpu.aluIn1[30]
.sym 38971 sys1.cpu.regsD_SB_LUT4_O_21_I1
.sym 38972 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 38973 sys1.cpu.regsD[1]
.sym 38974 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 38975 sys1.cdo[9]
.sym 38976 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 38977 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38978 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 38979 sys1.cpu.regsD[16]
.sym 38981 sys1.cpu.aluAdder[27]
.sym 38982 sys1.cpu.aluAdder[3]
.sym 38983 sys1.cpu.aluAdder[26]
.sym 38984 sys1.cpu.aluAdder_SB_LUT4_O_1_I2
.sym 38985 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 38986 sys1.cpu.aluIn1[12]
.sym 38987 sys1.cpu.aluAdder[8]
.sym 38988 sys1.cpu.aluIn1[11]
.sym 38989 sys1.cpu.aluIn1[14]
.sym 38990 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 38992 sys1.cpu.regsD[21]
.sym 38999 sys1.cpu.aluAdder_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39001 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 39002 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 39003 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 39005 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 39006 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 39009 sys1.cpu.aluAdder_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 39010 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39011 sys1.cpu.IR[19]
.sym 39014 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39016 sys1.cpu.aluAdder_SB_LUT4_O_23_I2_SB_LUT4_O_I3
.sym 39019 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39020 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 39022 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 39023 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 39025 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39026 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.sym 39031 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39032 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39033 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 39034 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.sym 39037 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 39038 sys1.cpu.aluAdder_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 39039 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 39040 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 39044 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 39046 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 39050 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 39051 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 39057 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39058 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 39061 sys1.cpu.aluAdder_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39062 sys1.cpu.IR[19]
.sym 39063 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 39068 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 39069 sys1.cpu.aluAdder_SB_LUT4_O_23_I2_SB_LUT4_O_I3
.sym 39073 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39075 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 39080 sys1.cpu.aluAdder[7]
.sym 39081 sys1.cpu.aluAdder[8]
.sym 39082 sys1.cpu.aluAdder[9]
.sym 39083 sys1.cpu.aluAdder[10]
.sym 39084 sys1.cpu.aluAdder[11]
.sym 39085 sys1.cpu.aluAdder[12]
.sym 39086 sys1.cpu.aluAdder[13]
.sym 39087 sys1.cpu.aluAdder[14]
.sym 39089 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 39090 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 39092 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 39093 sys1.cpu.aluAdder_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39094 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 39095 sys1.ca[8]
.sym 39096 sys1.cpu.aluIn1[5]
.sym 39097 sys1.cpu.aluIn1[6]
.sym 39098 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 39099 sys1.ca[11]
.sym 39100 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 39101 sys1.cpu.aluIn1[6]
.sym 39102 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39103 sys1.cpu.aluAdder[1]
.sym 39104 sys1.cpu.aluAdder[21]
.sym 39105 sys1.cpu.aluIn1[24]
.sym 39106 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39107 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 39108 sys1.cpu.aluAdder[15]
.sym 39109 sys1.cpu.aluAdder[25]
.sym 39110 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39111 sys1.cpu.aluAdder[14]
.sym 39113 sys1.cpu.aluAdder_SB_LUT4_O_23_I2
.sym 39114 sys1.cpu.aluAdder_SB_LUT4_O_12_I2
.sym 39115 sys1.cpu.aluAdder_SB_LUT4_O_13_I2
.sym 39121 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39122 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39123 sys1.cpu.aluAdder[1]
.sym 39125 sys1.cdo[2]
.sym 39126 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39127 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 39129 sys1.cdo_SB_LUT4_O_5_I3
.sym 39130 sys1.cpu.aluAdder_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.sym 39131 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 39132 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 39133 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 39135 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39137 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39138 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39139 sys1.cpu.aluIn1[16]
.sym 39142 sys1.cpu.aluAdder_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 39145 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39146 sys1.cpu.aluAdder[16]
.sym 39147 sys1.cpu.aluIn1[16]
.sym 39148 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39152 sys1.cpu.regsD[21]
.sym 39154 sys1.cdo[2]
.sym 39155 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 39156 sys1.cpu.aluAdder[1]
.sym 39161 sys1.cpu.aluAdder_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.sym 39163 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 39169 sys1.cdo_SB_LUT4_O_5_I3
.sym 39172 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39174 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 39175 sys1.cpu.aluAdder[16]
.sym 39180 sys1.cpu.regsD[21]
.sym 39184 sys1.cpu.aluIn1[16]
.sym 39185 sys1.cpu.aluAdder_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.sym 39186 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39187 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39190 sys1.cpu.aluIn1[16]
.sym 39191 sys1.cpu.aluAdder_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 39192 sys1.cpu.aluAdder_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.sym 39193 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39196 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39197 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39198 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39199 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39200 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 39201 clk_$glb_clk
.sym 39203 sys1.cpu.aluAdder[15]
.sym 39204 sys1.cpu.aluAdder[16]
.sym 39205 sys1.cpu.aluAdder[17]
.sym 39206 sys1.cpu.aluAdder[18]
.sym 39207 sys1.cpu.aluAdder[19]
.sym 39208 sys1.cpu.aluAdder[20]
.sym 39209 sys1.cpu.aluAdder[21]
.sym 39210 sys1.cpu.aluAdder[22]
.sym 39213 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39215 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39216 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 39217 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 39218 sys1.cpu.aluAdder_SB_LUT4_O_29_I2
.sym 39219 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 39220 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 39221 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 39222 sys1.cpu.regsQ1[16]
.sym 39223 sys1.cpu.opvalid
.sym 39224 sys1.cpu.aluAdder[8]
.sym 39225 sys1.cpu.aluIn1[13]
.sym 39226 sys1.cpu.aluAdder[9]
.sym 39227 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39228 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I3
.sym 39229 sys1.cpu.aluAdder[30]
.sym 39230 sys1.cpu.aluAdder[20]
.sym 39231 sys1.cpu.aluAdder[11]
.sym 39232 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39233 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39234 sys1.cpu.aluAdder[22]
.sym 39235 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39237 sys1.cpu.aluIn1[19]
.sym 39244 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39245 sys1.cpu.regsD_SB_LUT4_O_19_I3
.sym 39247 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 39248 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39249 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39250 sys1.cpu.regsD_SB_LUT4_O_19_I1
.sym 39251 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39254 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 39256 sys1.cpu.aluAdder_SB_LUT4_O_18_I2_SB_LUT4_O_I3
.sym 39257 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39260 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39261 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39263 sys1.cpu.aluIn1[19]
.sym 39264 sys1.cpu.aluAdder[19]
.sym 39265 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39269 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39270 sys1.cpu.regsD_SB_LUT4_O_19_I2
.sym 39272 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.sym 39274 sys1.cpu.aluAdder_SB_LUT4_O_21_I2_SB_LUT4_O_I3
.sym 39275 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39278 sys1.cpu.aluAdder_SB_LUT4_O_21_I2_SB_LUT4_O_I3
.sym 39279 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39280 sys1.cpu.aluIn1[19]
.sym 39283 sys1.cpu.aluAdder_SB_LUT4_O_21_I2_SB_LUT4_O_I3
.sym 39284 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39285 sys1.cpu.aluIn1[19]
.sym 39286 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39290 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 39292 sys1.cpu.aluAdder_SB_LUT4_O_18_I2_SB_LUT4_O_I3
.sym 39295 sys1.cpu.aluAdder_SB_LUT4_O_21_I2_SB_LUT4_O_I3
.sym 39297 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 39301 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39302 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39304 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39307 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39308 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39309 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 39310 sys1.cpu.aluAdder[19]
.sym 39314 sys1.cpu.regsD_SB_LUT4_O_19_I3
.sym 39315 sys1.cpu.regsD_SB_LUT4_O_19_I1
.sym 39316 sys1.cpu.regsD_SB_LUT4_O_19_I2
.sym 39319 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39321 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.sym 39322 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39326 sys1.cpu.aluAdder[23]
.sym 39327 sys1.cpu.aluAdder[24]
.sym 39328 sys1.cpu.aluAdder[25]
.sym 39329 sys1.cpu.aluAdder[26]
.sym 39330 sys1.cpu.aluAdder[27]
.sym 39331 sys1.cpu.aluAdder[28]
.sym 39332 sys1.cpu.aluAdder[29]
.sym 39333 sys1.cpu.aluAdder[30]
.sym 39334 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 39335 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 39336 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39338 sys1.cpu.regs[14][9]
.sym 39339 sys1.cpu.aluAdder[21]
.sym 39340 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 39341 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 39342 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 39344 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 39345 sys1.cpu.aluAdder[15]
.sym 39346 sys1.cpu.regsD_SB_LUT4_O_19_I1
.sym 39347 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 39348 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 39349 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 39352 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39353 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 39355 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39356 sys1.cpu.rdata_SB_LUT4_O_12_I1
.sym 39357 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39358 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39359 sys1.cpu.aluIn1[0]
.sym 39360 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39361 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39369 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 39370 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 39372 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39373 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39374 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I2
.sym 39376 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39378 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39379 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I1
.sym 39380 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I1
.sym 39382 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 39384 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39385 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39386 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39388 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I3
.sym 39389 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39390 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 39391 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39392 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 39393 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39396 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 39398 sys1.cpu.regsD[18]
.sym 39400 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 39401 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39402 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39403 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39406 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I2
.sym 39407 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I1
.sym 39408 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I3
.sym 39409 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 39412 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39413 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39414 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39415 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39418 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39419 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39421 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39426 sys1.cpu.regsD[18]
.sym 39430 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I1
.sym 39431 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 39432 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 39433 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 39437 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39438 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 39439 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39442 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39443 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39444 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 39445 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39446 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 39447 clk_$glb_clk
.sym 39449 sys1.cpu.aluAdder[31]
.sym 39450 sys1.cpu.LTU
.sym 39451 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39452 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 39453 sys1.cpu.regsD_SB_LUT4_O_16_I3
.sym 39454 sys1.cpu.regsD_SB_LUT4_O_1_I3
.sym 39455 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39456 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39462 sys1.cpu.aluAdder_SB_LUT4_O_18_I2_SB_LUT4_O_I3
.sym 39463 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 39464 sys1.cpu.aluIn1[30]
.sym 39466 sys1.cpu.aluAdder_SB_LUT4_O_8_I2
.sym 39467 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I1
.sym 39468 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39470 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 39471 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 39472 sys1.cpu.opvalid
.sym 39473 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 39475 sys1.cpu.aluAdder[26]
.sym 39476 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39477 sys1.cpu.aluAdder[27]
.sym 39478 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 39479 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39480 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39481 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39482 sys1.cpu.aluAdder[31]
.sym 39483 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 39484 sys1.cpu.aluIn1[14]
.sym 39490 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39492 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39496 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39499 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39500 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39505 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39506 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39507 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39508 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 39509 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39510 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39511 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39513 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39514 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 39516 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39517 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39518 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39520 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39521 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39523 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39524 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39525 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39526 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39529 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39530 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39531 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 39532 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39536 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39537 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39538 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39542 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39543 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39544 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 39547 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39548 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39549 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39550 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39553 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39554 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39555 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39556 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39560 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39561 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39565 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39568 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39572 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39573 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39574 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_2_I2
.sym 39575 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39576 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39577 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39578 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 39579 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39580 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 39581 sys1.cpu.opvalid
.sym 39584 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 39585 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 39586 sys1.cpu.regsD[19]
.sym 39587 sys1.cpu.IR[15]
.sym 39588 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 39589 sys1.cpu.aluIn1[6]
.sym 39592 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 39593 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 39594 sys1.ca[11]
.sym 39596 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39597 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39598 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 39599 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39600 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39602 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39603 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39604 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 39605 sys1.cpu.aluIn1[29]
.sym 39606 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39616 sys1.cpu.aluIn1[29]
.sym 39617 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 39620 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39621 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39622 sys1.ram0.ram_array.9.1.0_RDATA
.sym 39623 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39625 sys1.ram0.ram_array.9.0.0_RDATA
.sym 39627 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39628 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39629 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39630 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39633 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 39635 sys1.cpu.rdata_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 39636 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39637 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39638 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39639 sys1.cpu.aluIn1_SB_LUT4_O_27_I3
.sym 39642 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39643 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39644 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39646 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 39647 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39648 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39652 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39653 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39654 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39659 sys1.cpu.aluIn1[29]
.sym 39660 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39661 sys1.cpu.aluIn1_SB_LUT4_O_27_I3
.sym 39664 sys1.ram0.ram_array.9.0.0_RDATA
.sym 39665 sys1.cpu.rdata_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 39667 sys1.ram0.ram_array.9.1.0_RDATA
.sym 39671 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39672 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 39673 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39676 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39677 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 39679 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39682 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39683 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39685 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39688 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39689 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 39690 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39691 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39695 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39696 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39697 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39698 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39699 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39700 sys1.cpu.regs[8][15]
.sym 39701 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39702 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 39708 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 39709 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39710 sys1.cpu.aluIn1[13]
.sym 39711 sys1.cpu.aluIn1[18]
.sym 39713 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39714 sys1.cpu.regs[10][2]
.sym 39715 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 39716 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39718 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 39719 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39720 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O
.sym 39724 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 39725 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39729 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39730 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39737 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39741 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39742 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 39743 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39745 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39749 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39750 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39751 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39753 sys1.cpu.regsD[2]
.sym 39755 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39760 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39761 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39764 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 39772 sys1.cpu.regsD[2]
.sym 39775 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39776 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39777 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39778 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39781 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 39782 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 39783 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39787 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39788 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39789 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39793 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39794 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39795 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39796 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39799 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39800 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39801 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39805 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39806 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39807 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39808 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39811 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 39813 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39814 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39815 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 39816 clk_$glb_clk
.sym 39818 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 39819 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 39820 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39821 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39822 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39823 sys1.cpu.regs[13][15]
.sym 39824 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39825 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39826 sys1.cpu.regsD[18]
.sym 39831 sys1.cpu.regs[10][19]
.sym 39832 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 39833 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 39834 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 39835 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 39843 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39845 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39848 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 39849 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39850 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 39861 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39864 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39865 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39866 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39870 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 39872 sys1.cpu.regsD[15]
.sym 39875 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39876 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39879 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39881 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39882 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 39883 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39884 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39885 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39887 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39889 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39890 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39892 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39893 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39894 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 39895 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39899 sys1.cpu.regsD[15]
.sym 39904 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39905 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39906 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39907 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39910 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39911 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39916 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39917 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39919 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39922 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39923 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39924 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 39925 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39929 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39931 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39934 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39935 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39936 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 39938 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 39939 clk_$glb_clk
.sym 39941 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39942 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39943 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39944 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 39945 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 39946 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39947 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39948 sys1.cpu.regs[12][15]
.sym 39949 ICE_LED3$SB_IO_OUT
.sym 39955 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 39956 sys1.cpu.regs[0][16]
.sym 39957 sys1.cpu.regs[3][15]
.sym 39958 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 39959 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 39961 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39964 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39965 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 39968 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 39970 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 39975 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 39984 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 39986 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 39989 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39990 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O
.sym 39992 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39997 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39998 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 39999 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40001 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 40003 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40004 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40006 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40007 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40008 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 40009 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 40010 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 40015 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40016 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 40017 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40021 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40022 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 40023 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40028 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 40029 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 40030 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 40033 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40036 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 40039 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 40040 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 40041 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40042 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O
.sym 40045 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40046 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40048 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 40052 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 40053 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40054 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40057 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40058 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 40059 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 40060 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40135 ICE_LED2$SB_IO_OUT
.sym 40167 sys1.irqvect[2][5]
.sym 40169 LORA_BUSY_SB_LUT4_I2_I0
.sym 40171 sys1.irqvect[2][4]
.sym 40180 LORA_CS_SB_LUT4_O_I2
.sym 40181 sys1.wr_spi_ICE
.sym 40182 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 40183 sys1.cpu.aluAdder[1]
.sym 40185 sys1.cpu.regsD[7]
.sym 40186 sys1.urd1
.sym 40187 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 40197 ICE_SCK$SB_IO_OUT
.sym 40207 sys1.cpu.regsD[24]
.sym 40208 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 40212 sys1.uart0.thr[6]
.sym 40228 sys1.cdo[4]
.sym 40248 sys1.uart0.thr[6]
.sym 40264 sys1.cpu.regsD[24]
.sym 40272 sys1.cdo[4]
.sym 40285 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 40286 clk_$glb_clk
.sym 40287 reset_$glb_sr
.sym 40292 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 40293 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40294 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40295 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 40297 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 40302 sys1.cpu.aluAdder[0]
.sym 40303 sys1.cpu.aluAdder[7]
.sym 40306 LORA_BUSY_SB_LUT4_I2_I0
.sym 40313 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 40323 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40327 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 40333 sys1.irqvect[7][5]
.sym 40335 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40342 sys1.cpu.regsD[8]
.sym 40344 sys1.cpu.regsD[24]
.sym 40347 sys1.cdo[11]
.sym 40348 sys1.irqvect[2][5]
.sym 40351 sys1.irqvect[1][6]
.sym 40352 sys1.uart0.thr[7]
.sym 40354 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 40355 sys1.cdo[4]
.sym 40357 sys1.cdo_SB_LUT4_O_23_I3
.sym 40370 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40371 sys1.cdo[4]
.sym 40374 sys1.irqvect[5][4]
.sym 40375 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 40380 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40381 sys1.irqvect[4][5]
.sym 40382 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40383 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40384 sys1.irqvect[2][4]
.sym 40385 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40390 sys1.irqvect[7][5]
.sym 40391 sys1.cdo[5]
.sym 40392 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40396 sys1.irqvect[4][4]
.sym 40400 sys1.cdo[7]
.sym 40402 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40403 sys1.irqvect[5][4]
.sym 40404 sys1.irqvect[4][4]
.sym 40405 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40416 sys1.cdo[7]
.sym 40423 sys1.cdo[4]
.sym 40426 sys1.cdo[5]
.sym 40432 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40433 sys1.irqvect[2][4]
.sym 40434 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40435 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40438 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40439 sys1.irqvect[4][5]
.sym 40440 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 40441 sys1.irqvect[7][5]
.sym 40448 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40449 clk_$glb_clk
.sym 40450 reset_$glb_sr
.sym 40451 sys1.irqvect[1][6]
.sym 40452 sys1.irqvect[1][7]
.sym 40453 sys1.irqvect[1][11]
.sym 40454 sys1.cdo_SB_LUT4_O_23_I3
.sym 40455 sys1.irqvect[1][5]
.sym 40456 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40457 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 40458 sys1.cdo[7]
.sym 40461 sys1.cdo[5]
.sym 40462 sys1.uart1.dv_SB_DFFE_Q_E
.sym 40464 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40465 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 40466 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 40467 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 40470 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 40471 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 40472 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40473 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40475 LORA_BUSY_SB_LUT4_I2_I0
.sym 40476 sys1.cdo[6]
.sym 40478 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 40479 sys1.spi0.bitcnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 40481 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 40482 sys1.cpu.regsD[8]
.sym 40483 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 40484 sys1.cpu.regs[10][7]
.sym 40485 sys1.control_ICE[9]
.sym 40486 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 40494 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 40495 sys1.spi0.wr_SB_LUT4_O_I3
.sym 40496 sys1.irqvect[5][5]
.sym 40497 sys1.irqvect[3][7]
.sym 40498 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40499 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 40500 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 40501 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40505 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 40506 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40507 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 40508 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 40509 sys1.irqvect[1][7]
.sym 40513 sys1.irqvect[6][5]
.sym 40515 sys1.cdo[7]
.sym 40516 sys1.cpu.addr_SB_LUT4_O_I3
.sym 40518 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40519 sys1.irqvect[3][5]
.sym 40520 sys1.irqvect[1][5]
.sym 40521 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40522 sys1.cdo[5]
.sym 40523 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 40525 sys1.irqvect[3][5]
.sym 40526 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 40527 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 40528 sys1.irqvect[6][5]
.sym 40533 sys1.spi0.wr_SB_LUT4_O_I3
.sym 40534 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40537 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40538 sys1.irqvect[3][7]
.sym 40539 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 40540 sys1.irqvect[1][7]
.sym 40543 sys1.cdo[5]
.sym 40549 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 40550 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40551 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40552 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 40555 sys1.cdo[7]
.sym 40562 sys1.cpu.addr_SB_LUT4_O_I3
.sym 40563 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 40567 sys1.irqvect[1][5]
.sym 40568 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 40569 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40570 sys1.irqvect[5][5]
.sym 40571 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 40572 clk_$glb_clk
.sym 40573 reset_$glb_sr
.sym 40574 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 40575 sys1.cpu.PCci[24]
.sym 40576 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 40577 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I1
.sym 40578 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I2
.sym 40579 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 40580 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40581 sys1.cpu.regsQ1_SB_LUT4_O_25_I3
.sym 40582 sys1.cpu.regsD[28]
.sym 40584 sys1.cpu.IR[13]
.sym 40585 sys1.cpu.regsD[28]
.sym 40587 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 40588 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 40589 sys1.cpu.regsD[13]
.sym 40590 EN_5V_UP_SB_DFFESR_Q_D
.sym 40591 sys1.cdo[7]
.sym 40592 sys1.ca[2]
.sym 40593 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 40594 sys1.cdo[29]
.sym 40595 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 40596 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1
.sym 40598 $PACKER_VCC_NET
.sym 40599 LORA_CS_SB_LUT4_O_I3
.sym 40600 sys1.cdo_SB_LUT4_O_23_I3
.sym 40601 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 40602 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 40604 $PACKER_VCC_NET
.sym 40605 $PACKER_GND_NET
.sym 40606 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 40608 sys1.cdo[7]
.sym 40617 sys1.cpu.opvalid
.sym 40618 sys1.spi0.wr_SB_LUT4_O_I3
.sym 40619 sys1.cpu.IR[15]
.sym 40621 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 40622 sys1.cpu.regs[10][8]
.sym 40623 LORA_CS_SB_LUT4_O_I3
.sym 40625 LORA_CS_SB_LUT4_O_I1
.sym 40626 sys1.cpu.addr_SB_LUT4_O_I3
.sym 40629 sys1.spi0.wr_SB_LUT4_O_I2
.sym 40633 LORA_DIO1_SB_LUT4_I1_I3
.sym 40634 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40635 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 40641 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 40642 sys1.cpu.regsD[8]
.sym 40645 LORA_CS_SB_LUT4_O_I0
.sym 40646 sys1.cpu.regsD[7]
.sym 40648 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 40649 sys1.spi0.wr_SB_LUT4_O_I3
.sym 40650 LORA_DIO1_SB_LUT4_I1_I3
.sym 40654 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 40655 sys1.cpu.IR[15]
.sym 40656 sys1.cpu.regs[10][8]
.sym 40657 sys1.cpu.opvalid
.sym 40660 sys1.cpu.regsD[7]
.sym 40666 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40668 LORA_CS_SB_LUT4_O_I0
.sym 40672 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 40674 sys1.cpu.addr_SB_LUT4_O_I3
.sym 40678 sys1.spi0.wr_SB_LUT4_O_I3
.sym 40680 sys1.spi0.wr_SB_LUT4_O_I2
.sym 40684 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 40685 LORA_CS_SB_LUT4_O_I3
.sym 40686 sys1.cpu.addr_SB_LUT4_O_I3
.sym 40687 LORA_CS_SB_LUT4_O_I1
.sym 40693 sys1.cpu.regsD[8]
.sym 40694 sys1.cpu.regs[10]_SB_DFFE_Q_E_$glb_ce
.sym 40695 clk_$glb_clk
.sym 40697 sys1.irqen[6]
.sym 40698 sys1.cpu.aluIn1_SB_LUT4_O_15_I3
.sym 40699 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 40700 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 40701 sys1.cpu.regsQ1[8]
.sym 40702 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 40703 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 40704 sys1.irqen[7]
.sym 40706 sys1.dout_spi_LORA[0]
.sym 40708 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O
.sym 40709 sys1.dout_spi_LORA[0]
.sym 40710 sys1.cpu.regs[1][24]
.sym 40711 sys1.wr_spi_ICE
.sym 40713 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 40714 sys1.cpu.addr_SB_LUT4_O_I3
.sym 40715 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 40716 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1
.sym 40717 ICE_SCK$SB_IO_OUT
.sym 40718 sys1.cpu.PCci[24]
.sym 40719 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1
.sym 40721 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 40722 sys1.cpu.regsD[24]
.sym 40723 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 40724 sys1.cpu.regs[11][8]
.sym 40725 sys1.cpu.PC[24]
.sym 40726 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 40727 sys1.cpu.regs[14][8]
.sym 40728 sys1.wr_spi_ICE
.sym 40729 EN_1V4_M4_SB_LUT4_I1_I3
.sym 40730 sys1.irqen[6]
.sym 40731 sys1.cpu.regsD[8]
.sym 40732 sys1.irqvect[0][5]
.sym 40739 sys1.control_ICE[13]
.sym 40742 sys1.spi0.bitcnt[4]
.sym 40749 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 40750 sys1.spi0.bitcnt[2]
.sym 40751 sys1.wr_spi_ICE
.sym 40755 sys1.spi0.bitcnt_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 40756 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 40757 sys1.control_ICE[9]
.sym 40758 $PACKER_VCC_NET
.sym 40759 sys1.spi0.bitcnt[5]
.sym 40760 sys1.spi0.bitcnt[1]
.sym 40761 sys1.spi0.bitcnt[0]
.sym 40764 $PACKER_VCC_NET
.sym 40768 sys1.spi0.bitcnt[3]
.sym 40769 sys1.spi0.bitcnt[0]
.sym 40770 $nextpnr_ICESTORM_LC_9$O
.sym 40772 sys1.spi0.bitcnt[0]
.sym 40776 sys1.spi0.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 40778 sys1.spi0.bitcnt[1]
.sym 40779 $PACKER_VCC_NET
.sym 40780 sys1.spi0.bitcnt[0]
.sym 40782 sys1.spi0.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 40784 sys1.spi0.bitcnt[2]
.sym 40785 $PACKER_VCC_NET
.sym 40786 sys1.spi0.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 40788 sys1.spi0.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 40790 $PACKER_VCC_NET
.sym 40791 sys1.spi0.bitcnt[3]
.sym 40792 sys1.spi0.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 40794 sys1.spi0.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 40796 $PACKER_VCC_NET
.sym 40797 sys1.spi0.bitcnt[4]
.sym 40798 sys1.spi0.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 40801 sys1.spi0.bitcnt[5]
.sym 40802 sys1.wr_spi_ICE
.sym 40803 sys1.control_ICE[13]
.sym 40804 sys1.spi0.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 40807 sys1.wr_spi_ICE
.sym 40808 sys1.spi0.bitcnt_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 40810 sys1.control_ICE[9]
.sym 40813 sys1.spi0.bitcnt[0]
.sym 40814 sys1.wr_spi_ICE
.sym 40816 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 40817 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 40818 clk_$glb_clk
.sym 40820 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40821 sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 40822 EN_1V4_M4_SB_LUT4_I1_I3
.sym 40823 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 40824 sys1.cpu.regs[11][7]
.sym 40825 sys1.cpu.regsQ1_SB_LUT4_O_25_I2
.sym 40826 sys1.cpu.regsD[7]
.sym 40827 sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.sym 40830 sys1.cpu.aluAdder_SB_LUT4_O_15_I2
.sym 40833 sys1.control_ICE[13]
.sym 40834 sys1.cpu.regsD[28]
.sym 40835 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 40836 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 40837 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 40838 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 40840 sys1.spi0.bitcnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 40841 sys1.cpu.aluIn1[7]
.sym 40842 sys1.spi0.bitcnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 40843 sys1.cpu.IR[15]
.sym 40847 sys1.cdo_SB_LUT4_O_23_I3
.sym 40848 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 40849 sys1.cpu.regsD[13]
.sym 40850 sys1.urd1
.sym 40851 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 40852 sys1.cpu.regs[10][13]
.sym 40853 sys1.cpu.regs[3][8]
.sym 40854 sys1.cpu.aluAdder[7]
.sym 40855 sys1.cpu.aluAdder_SB_LUT4_O_27_I2_SB_LUT4_O_I3
.sym 40863 sys1.control_ICE[13]
.sym 40864 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 40865 sys1.cpu.regsD[13]
.sym 40868 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40870 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40871 LORA_DIO1_SB_LUT4_I1_I3
.sym 40879 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 40883 sys1.cpu.regsD[6]
.sym 40886 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 40888 LORA_BUSY_SB_LUT4_I2_I0
.sym 40890 sys1.cpu.regsD[4]
.sym 40892 sys1.cpu.aluAdder[7]
.sym 40896 sys1.cpu.regsD[13]
.sym 40903 sys1.cpu.aluAdder[7]
.sym 40908 sys1.cpu.regsD[4]
.sym 40915 sys1.cpu.regsD[6]
.sym 40918 LORA_BUSY_SB_LUT4_I2_I0
.sym 40919 LORA_DIO1_SB_LUT4_I1_I3
.sym 40920 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 40921 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40925 sys1.control_ICE[13]
.sym 40930 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 40931 LORA_DIO1_SB_LUT4_I1_I3
.sym 40932 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40933 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 40937 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 40939 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40940 sys1.cpu.regs[10]_SB_DFFE_Q_E_$glb_ce
.sym 40941 clk_$glb_clk
.sym 40943 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 40944 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 40945 sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 40946 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 40947 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 40948 sys1.irqvect[0][5]
.sym 40949 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I1
.sym 40950 sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I2
.sym 40952 sys1.uart0.divtx[6]
.sym 40953 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 40954 sys1.cpu.aluAdder[19]
.sym 40955 sys1.uart0.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 40957 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 40958 sys1.uart0.divtx_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 40959 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 40960 sys1.uart0.divtx[7]
.sym 40962 sys1.cpu.IR[15]
.sym 40963 sys1.cpu.regs[0][8]
.sym 40965 sys1.wr_spi_ICE
.sym 40966 sys1.spi0.bitcnt[4]
.sym 40967 EN_1V4_M4_SB_LUT4_I1_I3
.sym 40968 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 40969 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 40970 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 40971 sys1.cpu.regsD[7]
.sym 40972 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 40973 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 40974 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 40975 LORA_BUSY_SB_LUT4_I2_I0
.sym 40976 sys1.cpu.regsD[4]
.sym 40978 sys1.cpu.regs[4][8]
.sym 40985 sys1.spi0.wr_SB_LUT4_O_I2
.sym 40986 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 40988 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 40989 sys1.cpu.regsD[7]
.sym 40991 LORA_DIO1_SB_LUT4_I1_I3
.sym 40993 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 40994 EN_1V4_M4_SB_LUT4_I1_I3
.sym 40995 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 40997 LORA_DIO1_SB_LUT4_I1_I2
.sym 40998 LORA_CS_SB_LUT4_O_I3
.sym 41001 LORA_BUSY_SB_LUT4_I2_I0
.sym 41003 sys1.cpu.regsD[8]
.sym 41005 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 41009 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 41010 LORA_CS_SB_LUT4_O_I2
.sym 41011 sys1.cpu.addr_SB_LUT4_O_I3
.sym 41017 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41018 LORA_CS_SB_LUT4_O_I2
.sym 41020 LORA_DIO1_SB_LUT4_I1_I3
.sym 41023 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 41026 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 41029 sys1.cpu.addr_SB_LUT4_O_I3
.sym 41031 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 41037 sys1.cpu.regsD[8]
.sym 41041 LORA_DIO1_SB_LUT4_I1_I2
.sym 41042 EN_1V4_M4_SB_LUT4_I1_I3
.sym 41043 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 41044 LORA_CS_SB_LUT4_O_I3
.sym 41047 LORA_CS_SB_LUT4_O_I2
.sym 41049 LORA_BUSY_SB_LUT4_I2_I0
.sym 41050 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41054 sys1.spi0.wr_SB_LUT4_O_I2
.sym 41055 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 41061 sys1.cpu.regsD[7]
.sym 41063 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 41064 clk_$glb_clk
.sym 41066 sys1.cpu.regs[3][28]
.sym 41067 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 41068 sys1.cdo[8]
.sym 41069 sys1.cpu.regs[3][24]
.sym 41070 sys1.cpu.regs[3][8]
.sym 41071 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I2
.sym 41072 sys1.cpu.regs[3][13]
.sym 41073 sys1.cpu.regs[3][7]
.sym 41076 sys1.cpu.aluAdder[6]
.sym 41077 sys1.cpu.aluAdder[13]
.sym 41078 sys1.cdo[24]
.sym 41079 sys1.cpu.regsD[28]
.sym 41080 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 41081 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 41082 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 41083 LORA_CS_SB_LUT4_O_I0
.sym 41086 sys1.cpu.aluIn1[24]
.sym 41087 LORA_DIO1_SB_LUT4_I1_I3
.sym 41088 sys1.cpu.aluIn1[7]
.sym 41090 sys1.cdo[0]
.sym 41091 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 41092 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41093 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 41094 sys1.cpu.aluAdder_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 41095 sys1.cpu.regsD[28]
.sym 41096 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41098 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I1
.sym 41099 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 41100 sys1.cdo_SB_LUT4_O_23_I3
.sym 41101 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 41107 sys1.cdo[15]
.sym 41109 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 41110 sys1.urd1
.sym 41112 sys1.cpu.addr_SB_LUT4_O_I3
.sym 41113 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 41114 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 41115 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41116 LORA_CS_SB_LUT4_O_I1
.sym 41118 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 41119 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 41120 sys1.cpu.addr_SB_LUT4_O_I3
.sym 41121 sys1.dout_spi_ICE[14]
.sym 41122 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 41124 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 41125 sys1.wr_spi_ICE
.sym 41126 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 41127 EN_1V4_M4_SB_LUT4_I1_I3
.sym 41128 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 41130 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 41134 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 41135 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 41139 $nextpnr_ICESTORM_LC_17$O
.sym 41141 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 41145 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 41148 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 41152 sys1.wr_spi_ICE
.sym 41153 sys1.dout_spi_ICE[14]
.sym 41154 sys1.cdo[15]
.sym 41155 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 41158 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 41159 LORA_CS_SB_LUT4_O_I1
.sym 41160 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 41161 EN_1V4_M4_SB_LUT4_I1_I3
.sym 41164 sys1.cpu.addr_SB_LUT4_O_I3
.sym 41165 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 41166 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 41167 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 41170 sys1.cpu.addr_SB_LUT4_O_I3
.sym 41171 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 41172 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 41173 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 41176 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 41177 sys1.urd1
.sym 41182 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 41184 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41185 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 41186 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 41187 clk_$glb_clk
.sym 41189 sys1.cpu.aluAdder_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 41190 sys1.cpu.regsD_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41191 sys1.cpu.regsD_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 41192 sys1.cpu.regsD_SB_LUT4_O_14_I2
.sym 41193 sys1.cpu.regsD[24]
.sym 41194 sys1.cpu.regs[4][8]
.sym 41195 sys1.cpu.aluAdder_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 41196 sys1.cpu.regs[4][30]
.sym 41198 sys1.cpu.aluAdder[28]
.sym 41199 sys1.cpu.aluAdder[28]
.sym 41200 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 41201 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 41203 sys1.cpu.addr_SB_LUT4_O_I3
.sym 41204 sys1.cpu.regs[3][24]
.sym 41207 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 41208 sys1.cpu.rdata_SB_LUT4_O_28_I2
.sym 41209 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 41210 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 41211 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 41212 sys1.cpu.regsD[13]
.sym 41213 sys1.cdo[8]
.sym 41214 sys1.cpu.regsD[24]
.sym 41215 sys1.cpu.IR[14]
.sym 41216 sys1.cpu.aluAdder[24]
.sym 41217 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 41218 sys1.cpu.IR[17]
.sym 41219 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 41220 sys1.cpu.regs[11][8]
.sym 41222 sys1.cpu.regsD_SB_LUT4_O_14_I1
.sym 41223 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 41224 sys1.cpu.PC[6]
.sym 41230 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I0
.sym 41231 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41232 sys1.cpu.rdata_SB_LUT4_O_2_I1
.sym 41233 sys1.cpu.regsD_SB_LUT4_O_26_I2
.sym 41234 sys1.cpu.regsD_SB_LUT4_O_26_I0
.sym 41235 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3
.sym 41236 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 41238 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I2
.sym 41239 sys1.dout_spi_ICE[29]
.sym 41240 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 41241 sys1.cpu.IR[14]
.sym 41242 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41243 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41244 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.sym 41245 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 41246 sys1.dout_spi_LORA[29]
.sym 41247 sys1.cpu.rdata_SB_LUT4_O_2_I2
.sym 41249 sys1.dv1
.sym 41251 sys1.cpu.regsD_SB_LUT4_O_26_I3
.sym 41252 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41253 sys1.cpu.rdata_SB_LUT4_O_2_I3
.sym 41256 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41257 sys1.uart1.dv_SB_DFFE_Q_E
.sym 41258 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I1
.sym 41259 sys1.urd1
.sym 41261 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 41263 sys1.cpu.rdata_SB_LUT4_O_2_I1
.sym 41264 sys1.cpu.rdata_SB_LUT4_O_2_I3
.sym 41265 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 41266 sys1.cpu.rdata_SB_LUT4_O_2_I2
.sym 41269 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41270 sys1.cpu.IR[14]
.sym 41271 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41272 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41275 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 41276 sys1.cpu.regsD_SB_LUT4_O_26_I3
.sym 41277 sys1.cpu.regsD_SB_LUT4_O_26_I0
.sym 41278 sys1.cpu.regsD_SB_LUT4_O_26_I2
.sym 41281 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I1
.sym 41282 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41283 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.sym 41287 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I0
.sym 41288 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I2
.sym 41289 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 41290 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3
.sym 41293 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 41294 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41295 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 41300 sys1.dv1
.sym 41305 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41306 sys1.dout_spi_LORA[29]
.sym 41307 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 41308 sys1.dout_spi_ICE[29]
.sym 41309 sys1.uart1.dv_SB_DFFE_Q_E
.sym 41310 clk_$glb_clk
.sym 41311 sys1.urd1
.sym 41312 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 41313 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 41314 sys1.cpu.aluAdder_SB_LUT4_O_11_I2
.sym 41315 sys1.cpu.regs[3][4]
.sym 41316 sys1.cpu.PCimm[17]
.sym 41317 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 41318 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 41319 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 41323 sys1.owr[1]
.sym 41324 sys1.cpu.PCci[29]
.sym 41325 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 41326 sys1.cpu.aluAdder[13]
.sym 41327 sys1.cpu.Bimm[8]
.sym 41328 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41329 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 41330 sys1.ca[2]
.sym 41331 sys1.cdo[14]
.sym 41332 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 41333 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 41334 sys1.cpu.PCci[7]
.sym 41336 sys1.cpu.aluAdder_SB_LUT4_O_27_I2_SB_LUT4_O_I3
.sym 41337 sys1.cpu.aluAdder[0]
.sym 41338 sys1.cpu.IR[13]
.sym 41339 sys1.cpu.regsD[4]
.sym 41340 sys1.cpu.aluAdder[4]
.sym 41341 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 41342 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 41343 sys1.cpu.Bimm[10]
.sym 41344 sys1.cdi[27]
.sym 41345 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 41346 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 41347 sys1.urd1
.sym 41353 sys1.cdi[29]
.sym 41359 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 41361 sys1.cdi[29]
.sym 41363 sys1.cdi[13]
.sym 41365 sys1.cpu.aluAdder_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 41367 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 41372 sys1.cdi[7]
.sym 41375 sys1.cpu.aluAdder[0]
.sym 41377 sys1.cpu.aluAdder[1]
.sym 41378 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41381 sys1.cdi[23]
.sym 41384 sys1.cpu.PC[6]
.sym 41386 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41387 sys1.cdi[7]
.sym 41388 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 41389 sys1.cdi[23]
.sym 41392 sys1.cdi[7]
.sym 41398 sys1.cpu.PC[6]
.sym 41404 sys1.cpu.aluAdder[1]
.sym 41405 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41406 sys1.cdi[23]
.sym 41407 sys1.cpu.aluAdder[0]
.sym 41410 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41411 sys1.cdi[13]
.sym 41412 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 41413 sys1.cdi[29]
.sym 41418 sys1.cdi[13]
.sym 41422 sys1.cpu.aluAdder[0]
.sym 41423 sys1.cpu.aluAdder[1]
.sym 41424 sys1.cdi[29]
.sym 41425 sys1.cdi[13]
.sym 41428 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 41430 sys1.cpu.aluAdder_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 41433 clk_$glb_clk
.sym 41435 sys1.cpu.regsD[27]
.sym 41436 sys1.cpu.regsD_SB_LUT4_O_11_I1
.sym 41437 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 41438 sys1.cpu.regs[11][8]
.sym 41439 sys1.cpu.regsD_SB_LUT4_O_14_I1
.sym 41440 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 41441 sys1.cpu.regsD_SB_LUT4_O_11_I2
.sym 41442 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 41445 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 41446 sys1.cpu.aluAdder[1]
.sym 41448 sys1.owr[3]
.sym 41449 sys1.cpu.IR[13]
.sym 41450 sys1.cpu.aluAdder[27]
.sym 41451 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I3
.sym 41452 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 41453 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 41454 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 41455 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 41456 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 41458 sys1.cpu.IR[20]
.sym 41459 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 41460 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 41461 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 41462 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 41463 sys1.cdo[6]
.sym 41464 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 41465 sys1.cpu.IR[21]
.sym 41466 sys1.cpu.IR[13]
.sym 41467 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 41468 sys1.cpu.regsD[7]
.sym 41469 sys1.cpu.aluAdder[5]
.sym 41470 sys1.cpu.Bimm[7]
.sym 41476 sys1.cpu.regsD_SB_LUT4_O_10_I1
.sym 41478 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 41479 sys1.cpu.regsD_SB_LUT4_O_10_I0
.sym 41481 sys1.cpu.IR[13]
.sym 41482 sys1.cpu.aluIn1[6]
.sym 41483 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 41486 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41489 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41490 sys1.cdo[3]
.sym 41493 sys1.cpu.aluAdder[6]
.sym 41494 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 41496 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 41497 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 41498 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 41500 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41501 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41502 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 41503 sys1.cdi[28]
.sym 41504 sys1.cpu.aluAdder_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 41505 sys1.cpu.regsD_SB_LUT4_O_10_I2
.sym 41506 sys1.cdo[2]
.sym 41509 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 41510 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 41511 sys1.cdi[28]
.sym 41512 sys1.cpu.IR[13]
.sym 41517 sys1.cpu.aluAdder[6]
.sym 41518 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 41521 sys1.cpu.aluIn1[6]
.sym 41522 sys1.cpu.aluAdder_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 41524 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 41527 sys1.cdo[3]
.sym 41533 sys1.cpu.regsD_SB_LUT4_O_10_I2
.sym 41534 sys1.cpu.regsD_SB_LUT4_O_10_I0
.sym 41535 sys1.cpu.regsD_SB_LUT4_O_10_I1
.sym 41536 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 41539 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41540 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41541 sys1.cpu.aluAdder_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 41542 sys1.cpu.aluIn1[6]
.sym 41546 sys1.cdo[2]
.sym 41551 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41552 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 41553 sys1.cpu.aluAdder[6]
.sym 41554 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41555 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 41556 clk_$glb_clk
.sym 41557 reset_$glb_sr
.sym 41558 sys1.cpu.rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 41559 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41560 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 41561 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41562 sys1.cpu.aluAdder_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 41563 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 41564 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I1
.sym 41565 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41566 M2_ON_OFF$SB_IO_OUT
.sym 41568 sys1.cpu.IR[23]
.sym 41569 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_I1
.sym 41570 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 41571 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1
.sym 41572 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I3
.sym 41573 sys1.cpu.regsD_SB_LUT4_O_10_I0
.sym 41574 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I2
.sym 41575 sys1.cpu.IR[18]
.sym 41576 sys1.uart2.rd_SB_LUT4_O_I0
.sym 41577 sys1.cpu.PC0[6]
.sym 41578 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 41579 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1
.sym 41580 sys1.cpu.PC[6]
.sym 41581 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41582 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 41583 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 41584 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 41585 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41586 sys1.cpu.aluAdder_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 41587 sys1.cpu.regsD[28]
.sym 41588 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 41589 sys1.cpu.IR[12]
.sym 41590 sys1.cpu.regsD[8]
.sym 41591 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 41592 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 41593 sys1.owr_SB_LUT4_O_I2
.sym 41600 sys1.owr_SB_LUT4_O_I2
.sym 41601 sys1.uart1.dv_SB_DFFE_Q_E
.sym 41602 sys1.cpu.PC[13]
.sym 41603 LORA_CS_SB_LUT4_O_I1
.sym 41606 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 41608 sys1.owr_SB_LUT4_O_2_I2
.sym 41610 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 41611 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41615 sys1.cpu.ldstaddr[13]
.sym 41617 sys1.urd1
.sym 41618 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_4_O
.sym 41620 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 41621 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 41623 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O
.sym 41624 sys1.cdo_SB_LUT4_O_9_I1
.sym 41626 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 41628 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_3_O
.sym 41629 sys1.cpu.aluAdder[5]
.sym 41632 sys1.cdo_SB_LUT4_O_9_I1
.sym 41634 sys1.owr_SB_LUT4_O_2_I2
.sym 41638 sys1.owr_SB_LUT4_O_I2
.sym 41640 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 41644 sys1.cpu.ldstaddr[13]
.sym 41645 sys1.cpu.PC[13]
.sym 41646 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 41653 sys1.urd1
.sym 41656 sys1.owr_SB_LUT4_O_2_I2
.sym 41657 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 41658 LORA_CS_SB_LUT4_O_I1
.sym 41662 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_4_O
.sym 41663 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_3_O
.sym 41664 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O
.sym 41668 sys1.owr_SB_LUT4_O_2_I2
.sym 41669 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41670 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 41675 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 41676 sys1.cpu.aluAdder[5]
.sym 41678 sys1.uart1.dv_SB_DFFE_Q_E
.sym 41679 clk_$glb_clk
.sym 41681 sys1.cpu.rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I1
.sym 41682 sys1.cpu.rdata_SB_LUT4_O_21_I1_SB_LUT4_O_I1
.sym 41683 sys1.cpu.rdata_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.sym 41684 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_4_O
.sym 41685 sys1.cpu.rdata_SB_LUT4_O_18_I1_SB_LUT4_O_I1
.sym 41686 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_3_O
.sym 41687 sys1.cpu.rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 41688 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 41690 sys1.cpu.regs[7][11]
.sym 41691 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 41693 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 41694 sys1.cpu.PC1[19]
.sym 41695 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I3
.sym 41696 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 41697 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 41698 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41699 sys1.cpu.regsD[5]
.sym 41700 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 41701 sys1.cpu.regsD_SB_LUT4_O_9_I1
.sym 41702 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 41703 sys1.uart2.wrbaud_SB_LUT4_O_I1
.sym 41704 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 41705 sys1.cpu.IR[17]
.sym 41706 sys1.cpu.IR[14]
.sym 41707 sys1.cpu.regs[0][5]
.sym 41708 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 41709 sys1.cpu.aluAdder_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 41710 sys1.cdo_SB_LUT4_O_9_I1
.sym 41711 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 41712 sys1.cpu.aluAdder[24]
.sym 41713 sys1.cdo[8]
.sym 41714 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.sym 41715 sys1.owr_SB_LUT4_O_2_I2
.sym 41716 sys1.cpu.PCci[22]
.sym 41724 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 41726 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41732 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 41733 sys1.owr_SB_LUT4_O_I2
.sym 41735 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 41737 sys1.owr_SB_LUT4_O_3_I3
.sym 41738 sys1.cpu.regsD[7]
.sym 41741 sys1.cpu.aluAdder[1]
.sym 41742 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 41743 sys1.cpu.IR[13]
.sym 41747 sys1.owr_SB_LUT4_O_I3
.sym 41749 sys1.cpu.IR[12]
.sym 41750 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41751 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41755 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 41757 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 41762 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 41764 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41767 sys1.cpu.regsD[7]
.sym 41773 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 41774 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41775 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 41776 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41780 sys1.cpu.IR[13]
.sym 41782 sys1.cpu.aluAdder[1]
.sym 41787 sys1.cpu.IR[13]
.sym 41788 sys1.cpu.IR[12]
.sym 41791 sys1.owr_SB_LUT4_O_I3
.sym 41793 sys1.owr_SB_LUT4_O_I2
.sym 41798 sys1.owr_SB_LUT4_O_3_I3
.sym 41800 sys1.owr_SB_LUT4_O_I3
.sym 41801 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 41802 clk_$glb_clk
.sym 41804 sys1.cpu.regs[1][8]
.sym 41805 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 41806 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I2
.sym 41807 sys1.cpu.aluAdder_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 41808 sys1.cpu.aluAdder_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 41809 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I2
.sym 41810 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I1
.sym 41811 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_I2_I1
.sym 41814 sys1.cpu.aluAdder[0]
.sym 41815 sys1.cpu.aluAdder[7]
.sym 41816 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 41817 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41818 sys1.cpu.PC[4]
.sym 41820 sys1.cpu.ldstaddr[29]
.sym 41821 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I3
.sym 41823 sys1.cpu.PC[2]
.sym 41826 LORA_DIO1_SB_LUT4_I1_I3
.sym 41827 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 41828 sys1.cdi[27]
.sym 41829 sys1.cpu.aluAdder_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 41830 sys1.cpu.rdata_SB_LUT4_O_19_I1_SB_LUT4_I1_O
.sym 41831 sys1.cpu.aluAdder[4]
.sym 41832 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 41833 sys1.cpu.aluAdder_SB_LUT4_O_27_I2_SB_LUT4_O_I3
.sym 41834 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 41835 sys1.owr_SB_LUT4_O_2_I3
.sym 41836 sys1.cpu.aluAdder[0]
.sym 41837 sys1.owr[3]
.sym 41838 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 41839 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 41846 sys1.owr_SB_LUT4_O_2_I3
.sym 41847 sys1.cpu.regsD_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41850 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41851 sys1.cpu.regsD_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 41852 sys1.cpu.aluAdder[25]
.sym 41854 sys1.owr_SB_LUT4_O_2_I2
.sym 41855 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 41856 sys1.cpu.rdata_SB_LUT4_O_19_I1_SB_LUT4_I1_O
.sym 41857 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41858 sys1.cpu.aluIn1[25]
.sym 41859 sys1.cpu.regsD_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 41860 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 41862 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41863 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 41864 sys1.cpu.regsD_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 41865 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41866 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 41867 sys1.cpu.aluAdder[0]
.sym 41868 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 41869 sys1.cpu.aluAdder[1]
.sym 41870 sys1.cdi[28]
.sym 41871 sys1.cpu.rdata_SB_LUT4_O_18_I2
.sym 41872 sys1.cpu.rdata_SB_LUT4_O_18_I3
.sym 41873 sys1.cpu.aluAdder_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 41874 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.sym 41875 sys1.cpu.rdata_SB_LUT4_O_18_I1
.sym 41876 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 41878 sys1.cdi[28]
.sym 41879 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 41880 sys1.cpu.rdata_SB_LUT4_O_19_I1_SB_LUT4_I1_O
.sym 41881 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41884 sys1.owr_SB_LUT4_O_2_I3
.sym 41885 sys1.owr_SB_LUT4_O_2_I2
.sym 41886 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 41887 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 41890 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41891 sys1.cpu.aluAdder_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 41892 sys1.cpu.aluIn1[25]
.sym 41893 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 41896 sys1.cpu.aluAdder_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 41897 sys1.cpu.regsD_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41898 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 41899 sys1.cpu.aluIn1[25]
.sym 41902 sys1.cpu.aluAdder[0]
.sym 41903 sys1.cpu.aluAdder[1]
.sym 41908 sys1.cpu.rdata_SB_LUT4_O_18_I2
.sym 41909 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 41910 sys1.cpu.rdata_SB_LUT4_O_18_I1
.sym 41911 sys1.cpu.rdata_SB_LUT4_O_18_I3
.sym 41915 sys1.cpu.aluAdder[25]
.sym 41916 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 41917 sys1.cpu.regsD_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 41920 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 41921 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.sym 41922 sys1.cpu.regsD_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 41923 sys1.cpu.regsD_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 41927 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O
.sym 41928 sys1.cdi[28]
.sym 41929 sys1.cpu.rdata_SB_LUT4_O_3_I2
.sym 41930 sys1.cpu.rdata_SB_LUT4_O_4_I2
.sym 41931 sys1.cpu.regsD_SB_LUT4_O_24_I2
.sym 41932 sys1.cpu.PCci[22]
.sym 41933 sys1.cdi[27]
.sym 41934 sys1.cpu.regsD_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 41937 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 41938 $PACKER_GND_NET
.sym 41939 sys1.cpu.PCadd1[14]
.sym 41940 sys1.cpu.regsQ1[24]
.sym 41943 sys1.ram0.ram_array.4.1.0_WCLKE
.sym 41945 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 41947 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 41948 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 41949 sys1.cpu.regsD[3]
.sym 41950 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I2
.sym 41951 sys1.dout_spi_LORA[27]
.sym 41952 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 41953 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 41954 sys1.cpu.IR[13]
.sym 41955 sys1.cdo[6]
.sym 41956 sys1.cpu.PC[8]
.sym 41957 sys1.cpu.IR[21]
.sym 41958 sys1.cpu.IR[13]
.sym 41959 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 41960 sys1.cpu.aluAdder[5]
.sym 41961 sys1.cpu.rdata_SB_LUT4_O_18_I1
.sym 41962 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 41968 sys1.owr_SB_LUT4_O_I3
.sym 41969 sys1.owr_SB_LUT4_O_2_I3
.sym 41972 sys1.dout_spi_ICE[28]
.sym 41974 sys1.cdo[3]
.sym 41975 sys1.cdi[12]
.sym 41978 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 41979 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 41980 sys1.cpu.PC[19]
.sym 41981 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 41983 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 41985 sys1.cdi[28]
.sym 41986 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 41987 sys1.owr_SB_LUT4_O_2_I2
.sym 41988 sys1.cpu.regsD_SB_LUT4_O_23_I2_SB_LUT4_O_I0
.sym 41991 sys1.cpu.aluAdder[1]
.sym 41992 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O
.sym 41993 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 41994 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 41996 sys1.cpu.aluAdder[0]
.sym 42001 sys1.cpu.regsD_SB_LUT4_O_23_I2_SB_LUT4_O_I0
.sym 42002 sys1.cdi[12]
.sym 42003 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 42004 sys1.owr_SB_LUT4_O_2_I2
.sym 42007 sys1.cpu.aluAdder[0]
.sym 42009 sys1.cpu.aluAdder[1]
.sym 42013 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42014 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 42015 sys1.dout_spi_ICE[28]
.sym 42016 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 42019 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O
.sym 42020 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 42022 sys1.cdo[3]
.sym 42025 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42026 sys1.cdi[28]
.sym 42033 sys1.cpu.PC[19]
.sym 42037 sys1.owr_SB_LUT4_O_I3
.sym 42038 sys1.owr_SB_LUT4_O_2_I3
.sym 42039 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 42040 sys1.owr_SB_LUT4_O_2_I2
.sym 42043 sys1.cdi[12]
.sym 42048 clk_$glb_clk
.sym 42050 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O
.sym 42051 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I2
.sym 42052 sys1.cpu.regsD[11]
.sym 42053 gpout_bus[28]
.sym 42054 sys1.cpu.rdata_SB_LUT4_O_3_I3
.sym 42055 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42056 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I2
.sym 42057 sys1.cpu.regsD_SB_LUT4_O_16_I1
.sym 42058 sys1.cpu.rdata_SB_LUT4_O_3_I1
.sym 42060 sys1.cpu.aluAdder_SB_LUT4_O_16_I2
.sym 42061 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 42062 sys1.cpu.regsD_SB_LUT4_O_23_I2
.sym 42063 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42064 sys1.cpu.IR[18]
.sym 42065 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42067 sys1.cpu.PC[22]
.sym 42068 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42069 sys1.cpu.ldstaddr[13]
.sym 42070 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 42071 sys1.ca[8]
.sym 42072 sys1.cpu.regs[2][5]
.sym 42073 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42074 sys1.cpu.regsD[8]
.sym 42075 sys1.cpu.IR[22]
.sym 42076 sys1.owr[2]
.sym 42077 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 42078 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42079 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 42080 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 42081 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42083 sys1.cpu.aluAdder_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 42084 sys1.cpu.aluAdder[18]
.sym 42085 sys1.cpu.IR[12]
.sym 42091 sys1.dout_spi_LORA[12]
.sym 42094 sys1.cpu.rdata_SB_LUT4_O_19_I3
.sym 42098 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42100 sys1.owr_SB_LUT4_O_2_I3
.sym 42101 sys1.cpu.rdata_SB_LUT4_O_19_I2_SB_LUT4_O_I1
.sym 42102 sys1.cpu.rdata_SB_LUT4_O_19_I2
.sym 42103 sys1.cdi[24]
.sym 42104 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 42105 sys1.cpu.rdata_SB_LUT4_O_19_I1
.sym 42106 sys1.cdo[28]
.sym 42108 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42110 sys1.cdo[2]
.sym 42111 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42112 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 42115 sys1.cdo[6]
.sym 42120 sys1.cdi[8]
.sym 42121 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42122 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42124 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 42125 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 42126 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 42127 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42130 sys1.cpu.rdata_SB_LUT4_O_19_I3
.sym 42131 sys1.owr_SB_LUT4_O_2_I3
.sym 42132 sys1.cpu.rdata_SB_LUT4_O_19_I1
.sym 42133 sys1.cpu.rdata_SB_LUT4_O_19_I2
.sym 42138 sys1.cdo[28]
.sym 42142 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42143 sys1.dout_spi_LORA[12]
.sym 42144 sys1.cpu.rdata_SB_LUT4_O_19_I2_SB_LUT4_O_I1
.sym 42148 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42149 sys1.cdi[24]
.sym 42150 sys1.cdi[8]
.sym 42151 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42154 sys1.cdo[2]
.sym 42161 sys1.cdo[6]
.sym 42166 sys1.cpu.rdata_SB_LUT4_O_19_I3
.sym 42168 sys1.cpu.rdata_SB_LUT4_O_19_I1
.sym 42169 sys1.cpu.rdata_SB_LUT4_O_19_I2
.sym 42170 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 42171 clk_$glb_clk
.sym 42173 LORA_BUSY_SB_LUT4_I2_O
.sym 42174 sys1.cpu.regsD_SB_LUT4_O_8_I2
.sym 42175 sys1.cpu.regsD[30]
.sym 42176 sys1.cdi[30]
.sym 42177 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 42178 ICE_LED1_SB_LUT4_I0_I3
.sym 42179 sys1.cpu.regsD[8]
.sym 42180 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 42181 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O
.sym 42182 sys1.cpu.rdata_SB_LUT4_O_8_I1
.sym 42185 sys1.dout_spi_LORA[12]
.sym 42186 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I2
.sym 42187 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 42188 sys1.cpu.rdata_SB_LUT4_O_19_I3
.sym 42189 sys1.cpu.IR[22]
.sym 42191 sys1.tcount[28]
.sym 42192 sys1.cpu.PC[22]
.sym 42193 sys1.irqvect[0][20]
.sym 42194 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I2
.sym 42195 sys1.dout_spi_LORA[4]
.sym 42196 sys1.cpu.regsD[11]
.sym 42197 sys1.cpu.PCci[23]
.sym 42198 sys1.cdi[21]
.sym 42199 sys1.cpu.aluAdder[24]
.sym 42200 sys1.owr[1]
.sym 42201 sys1.cpu.IR[17]
.sym 42202 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42203 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42204 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 42205 sys1.cdo[8]
.sym 42206 sys1.cpu.aluAdder_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 42207 sys1.cpu.regsD_SB_LUT4_O_16_I1
.sym 42208 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 42214 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 42220 sys1.cpu.IR[21]
.sym 42221 LORA_DIO1$SB_IO_IN
.sym 42222 sys1.cdi[21]
.sym 42223 LORA_DIO1_SB_LUT4_I1_I3
.sym 42225 sys1.cpu.opvalid
.sym 42227 sys1.cpu.LTU_SB_LUT4_I3_O
.sym 42228 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 42229 LORA_DIO1_SB_LUT4_I1_I2
.sym 42231 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 42232 sys1.cdi[22]
.sym 42235 sys1.cdi[20]
.sym 42236 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 42240 sys1.cpu.IR[20]
.sym 42241 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42242 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 42243 sys1.cpu.IR[23]
.sym 42244 sys1.cpu.IR[22]
.sym 42247 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42249 sys1.cpu.LTU_SB_LUT4_I3_O
.sym 42253 sys1.cpu.IR[20]
.sym 42254 sys1.cpu.opvalid
.sym 42255 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 42256 sys1.cpu.IR[21]
.sym 42260 sys1.cdi[20]
.sym 42267 sys1.cdi[21]
.sym 42271 sys1.cpu.IR[23]
.sym 42272 sys1.cpu.IR[22]
.sym 42277 LORA_DIO1$SB_IO_IN
.sym 42278 LORA_DIO1_SB_LUT4_I1_I3
.sym 42280 LORA_DIO1_SB_LUT4_I1_I2
.sym 42283 sys1.cdi[22]
.sym 42289 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 42290 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 42291 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 42292 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 42294 clk_$glb_clk
.sym 42296 sys1.cpu.rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 42297 sys1.cpu.rdata_SB_LUT4_O_6_I3
.sym 42298 gpout_bus[30]
.sym 42299 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 42300 gpout_bus[25]
.sym 42301 gpout_bus[27]
.sym 42302 sys1.cpu.rdata_SB_LUT4_O_4_I3
.sym 42303 sys1.cpu.rdata_SB_LUT4_O_1_I2
.sym 42304 sys1.cpu.rdata_SB_LUT4_O_20_I2
.sym 42305 sys1.ca[8]
.sym 42306 sys1.cpu.aluAdder_SB_LUT4_O_15_I2
.sym 42307 sys1.cpu.aluAdder_SB_LUT4_O_14_I2
.sym 42308 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 42309 LORA_DIO1_SB_LUT4_I1_I3
.sym 42310 sys1.cpu.PCci[21]
.sym 42311 sys1.cdi[30]
.sym 42312 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 42313 sys1.cpu.rdata_SB_LUT4_O_19_I1
.sym 42314 sys1.cpu.IR[20]
.sym 42315 LORA_CS_SB_LUT4_O_I1
.sym 42316 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 42317 sys1.dout_spi_LORA[6]
.sym 42318 LORA_DIO1_SB_LUT4_I1_I3
.sym 42319 sys1.ca[12]
.sym 42320 sys1.cpu.regsQ1[22]
.sym 42321 sys1.cpu.aluAdder_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 42322 sys1.cdi[30]
.sym 42323 sys1.cpu.aluAdder[4]
.sym 42324 sys1.cpu.aluAdder[1]
.sym 42325 sys1.cdi[18]
.sym 42326 sys1.cpu.aluAdder_SB_LUT4_O_27_I2_SB_LUT4_O_I3
.sym 42327 sys1.cpu.aluAdder[0]
.sym 42328 sys1.cdo[12]
.sym 42329 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42330 sys1.owr[3]
.sym 42331 sys1.cpu.aluAdder[2]
.sym 42339 sys1.cpu.regsD[3]
.sym 42340 sys1.cpu.aluAdder_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 42342 sys1.cpu.IR[18]
.sym 42344 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 42346 sys1.cpu.regsD[4]
.sym 42348 sys1.cpu.IR[21]
.sym 42351 sys1.cpu.IR[22]
.sym 42352 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 42361 sys1.cpu.IR[17]
.sym 42364 sys1.cpu.opvalid
.sym 42370 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 42376 sys1.cpu.IR[22]
.sym 42377 sys1.cpu.opvalid
.sym 42384 sys1.cpu.opvalid
.sym 42385 sys1.cpu.IR[18]
.sym 42389 sys1.cpu.opvalid
.sym 42390 sys1.cpu.IR[17]
.sym 42394 sys1.cpu.opvalid
.sym 42396 sys1.cpu.IR[21]
.sym 42401 sys1.cpu.regsD[4]
.sym 42408 sys1.cpu.regsD[3]
.sym 42412 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 42414 sys1.cpu.aluAdder_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 42416 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 42417 clk_$glb_clk
.sym 42421 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42422 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 42423 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I2
.sym 42424 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 42425 L_TX$SB_IO_OUT
.sym 42426 sys1.cpu.regsD_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42428 sys1.cdi[31]
.sym 42429 sys1.cpu.aluAdder_SB_LUT4_O_7_I2
.sym 42430 sys1.cpu.aluAdder[19]
.sym 42431 sys1.cpu.regsD_SB_LUT4_O_17_I1
.sym 42432 sys1.cdo[23]
.sym 42433 sys1.tcount[30]
.sym 42434 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 42435 sys1.cpu.IR[20]
.sym 42436 sys1.cpu.aluAdder_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 42438 sys1.cpu.IR[21]
.sym 42439 sys1.tcount[27]
.sym 42440 sys1.cpu.rdata_SB_LUT4_O_6_I3
.sym 42441 sys1.cdi[15]
.sym 42442 sys1.cpu.PC0[17]
.sym 42443 sys1.cdi[14]
.sym 42444 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42445 sys1.cpu.IR[18]
.sym 42446 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 42447 sys1.cpu.IR[13]
.sym 42448 sys1.cpu.rs2[1]
.sym 42449 sys1.cpu.regsD_SB_LUT4_O_16_I2
.sym 42450 sys1.tcount[10]
.sym 42451 sys1.cdo[14]
.sym 42452 sys1.cpu.aluAdder[5]
.sym 42453 gpout_bus[26]
.sym 42454 sys1.cpu.IR[13]
.sym 42461 sys1.cpu.PC[23]
.sym 42464 sys1.cpu.regsD_SB_LUT4_O_15_I2
.sym 42465 sys1.cpu.IR[13]
.sym 42469 sys1.cpu.regsD_SB_LUT4_O_15_I1
.sym 42472 sys1.cpu.regsD_SB_LUT4_O_15_I3
.sym 42475 sys1.cdi[23]
.sym 42479 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 42480 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 42482 sys1.cdi[22]
.sym 42483 sys1.cdi[17]
.sym 42485 sys1.cdi[18]
.sym 42486 sys1.cpu.aluAdder_SB_LUT4_O_27_I2_SB_LUT4_O_I3
.sym 42487 sys1.cdi[21]
.sym 42488 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42494 sys1.cpu.PC[23]
.sym 42500 sys1.cpu.regsD_SB_LUT4_O_15_I1
.sym 42501 sys1.cpu.regsD_SB_LUT4_O_15_I3
.sym 42502 sys1.cpu.regsD_SB_LUT4_O_15_I2
.sym 42506 sys1.cdi[17]
.sym 42511 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42512 sys1.cdi[21]
.sym 42513 sys1.cpu.IR[13]
.sym 42514 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 42517 sys1.cdi[23]
.sym 42518 sys1.cpu.IR[13]
.sym 42519 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 42520 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42524 sys1.cdi[18]
.sym 42530 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 42532 sys1.cpu.aluAdder_SB_LUT4_O_27_I2_SB_LUT4_O_I3
.sym 42535 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42536 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 42537 sys1.cpu.IR[13]
.sym 42538 sys1.cdi[22]
.sym 42540 clk_$glb_clk
.sym 42542 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 42543 sys1.cpu.rdata_SB_LUT4_O_5_I3
.sym 42544 sys1.cdi[26]
.sym 42545 gpout_bus[26]
.sym 42546 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42547 sys1.cpu.rdata_SB_LUT4_O_21_I3
.sym 42548 sys1.cdi[14]
.sym 42549 sys1.cpu.rdata_SB_LUT4_O_17_I2
.sym 42551 sys1.cpu.regsD_SB_LUT4_O_15_I1
.sym 42552 sys1.cpu.aluAdder[6]
.sym 42553 sys1.cpu.aluAdder[13]
.sym 42555 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42556 sys1.cpu.IR[18]
.sym 42557 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 42558 sys1.cpu.aluAdder[14]
.sym 42559 sys1.cpu.regsD_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42561 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 42562 sys1.cpu.Bimm[10]
.sym 42563 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 42564 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42565 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42566 sys1.cpu.IR[12]
.sym 42567 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 42568 sys1.cpu.aluAdder[18]
.sym 42569 sys1.cpu.aluAdder[0]
.sym 42570 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 42571 sys1.cpu.aluAdder_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 42572 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 42573 sys1.owr[2]
.sym 42574 LORA_RESET_SB_LUT4_I0_I3
.sym 42575 sys1.cpu.aluAdder_SB_LUT4_O_27_I2
.sym 42576 sys1.cpu.regsD[21]
.sym 42577 sys1.cpu.aluAdder[18]
.sym 42583 sys1.cpu.regsD_SB_LUT4_O_17_I3
.sym 42585 sys1.cpu.opvalid
.sym 42586 sys1.cpu.regsD_SB_LUT4_O_17_I2
.sym 42587 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42588 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 42589 sys1.cpu.regsD_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42590 sys1.cdi[25]
.sym 42591 sys1.cpu.rdata_SB_LUT4_O_19_I3_SB_LUT4_O_I1
.sym 42593 sys1.cdi[1]
.sym 42596 sys1.cpu.aluAdder[1]
.sym 42598 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 42600 sys1.cdo[12]
.sym 42601 sys1.cpu.regsD_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42602 sys1.cdi[17]
.sym 42604 gpout_bus[12]
.sym 42605 sys1.cpu.regsD_SB_LUT4_O_17_I1
.sym 42606 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_I1
.sym 42607 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 42609 sys1.cpu.IR[16]
.sym 42610 sys1.owr[1]
.sym 42611 sys1.cdo[14]
.sym 42614 sys1.cpu.IR[13]
.sym 42616 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42617 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 42619 gpout_bus[12]
.sym 42623 sys1.cpu.regsD_SB_LUT4_O_17_I3
.sym 42624 sys1.cpu.regsD_SB_LUT4_O_17_I2
.sym 42625 sys1.cpu.regsD_SB_LUT4_O_17_I1
.sym 42628 sys1.cpu.regsD_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42629 sys1.cdi[17]
.sym 42630 sys1.cpu.aluAdder[1]
.sym 42631 sys1.cdi[25]
.sym 42634 sys1.cpu.rdata_SB_LUT4_O_19_I3_SB_LUT4_O_I1
.sym 42636 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_I1
.sym 42637 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 42641 sys1.cpu.IR[16]
.sym 42642 sys1.cpu.opvalid
.sym 42646 sys1.cdo[12]
.sym 42652 sys1.cpu.IR[13]
.sym 42653 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 42654 sys1.cpu.regsD_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 42655 sys1.cdi[1]
.sym 42660 sys1.cdo[14]
.sym 42662 sys1.owr[1]
.sym 42663 clk_$glb_clk
.sym 42665 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 42666 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 42667 sys1.cdi[10]
.sym 42668 LORA_RESET_SB_LUT4_I0_O
.sym 42669 sys1.cpu.rdata_SB_LUT4_O_21_I2
.sym 42670 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 42671 sys1.cpu.aluAdder_SB_LUT4_O_4_I2
.sym 42672 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 42675 sys1.cpu.aluAdder[28]
.sym 42676 sys1.cpu.regsD_SB_LUT4_O_16_I3
.sym 42677 sys1.cdo[3]
.sym 42678 sys1.cpu.rdata_SB_LUT4_O_16_I2
.sym 42680 sys1.dout_spi_LORA[13]
.sym 42681 sys1.cpu.opvalid
.sym 42682 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 42683 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42685 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 42686 sys1.cpu.Bimm[12]
.sym 42687 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 42688 sys1.dout_spi_LORA[10]
.sym 42689 sys1.cpu.aluAdder[23]
.sym 42690 sys1.cpu.IR[14]
.sym 42691 sys1.cpu.aluAdder[24]
.sym 42692 sys1.cpu.regsD_SB_LUT4_O_16_I1
.sym 42693 sys1.cpu.aluIn1_SB_LUT4_O_15_I3
.sym 42694 sys1.cpu.aluAdder_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 42695 sys1.cpu.rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I1
.sym 42697 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 42698 sys1.cpu.regsD_SB_LUT4_O_I2
.sym 42699 sys1.cpu.aluAdder[28]
.sym 42700 sys1.cpu.aluAdder[26]
.sym 42706 sys1.cpu.aluAdder[7]
.sym 42707 sys1.dout_spi_LORA[17]
.sym 42708 sys1.cpu.regsD_SB_LUT4_O_16_I1
.sym 42709 sys1.cdi[17]
.sym 42710 sys1.cpu.aluAdder[27]
.sym 42712 sys1.cdo[17]
.sym 42713 gpout_bus[17]
.sym 42714 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42717 sys1.cpu.aluAdder[12]
.sym 42718 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42719 sys1.cpu.IR[13]
.sym 42720 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42721 sys1.cpu.regsD_SB_LUT4_O_16_I2
.sym 42722 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42723 sys1.cpu.aluAdder[21]
.sym 42724 sys1.cpu.aluAdder[14]
.sym 42726 sys1.cpu.aluAdder[11]
.sym 42728 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42729 sys1.cpu.regsD_SB_LUT4_O_16_I3
.sym 42730 sys1.cpu.aluAdder[9]
.sym 42731 sys1.cpu.aluAdder[15]
.sym 42732 sys1.cpu.IR[14]
.sym 42733 sys1.owr[2]
.sym 42734 sys1.cpu.aluAdder[13]
.sym 42735 sys1.cpu.aluAdder[6]
.sym 42736 sys1.cpu.aluAdder[4]
.sym 42737 sys1.cpu.aluAdder[18]
.sym 42739 sys1.cpu.aluAdder[11]
.sym 42740 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42741 sys1.cpu.aluAdder[12]
.sym 42742 sys1.cpu.aluAdder[9]
.sym 42746 sys1.cpu.IR[13]
.sym 42747 sys1.cdi[17]
.sym 42751 sys1.cpu.aluAdder[14]
.sym 42752 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42753 sys1.cpu.aluAdder[15]
.sym 42754 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42758 sys1.cpu.regsD_SB_LUT4_O_16_I1
.sym 42759 sys1.cpu.regsD_SB_LUT4_O_16_I3
.sym 42760 sys1.cpu.regsD_SB_LUT4_O_16_I2
.sym 42763 sys1.cpu.aluAdder[6]
.sym 42764 sys1.cpu.IR[14]
.sym 42765 sys1.cpu.aluAdder[7]
.sym 42766 sys1.cpu.aluAdder[4]
.sym 42769 sys1.dout_spi_LORA[17]
.sym 42770 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42771 gpout_bus[17]
.sym 42772 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 42775 sys1.cpu.aluAdder[27]
.sym 42776 sys1.cpu.aluAdder[21]
.sym 42777 sys1.cpu.aluAdder[18]
.sym 42778 sys1.cpu.aluAdder[13]
.sym 42784 sys1.cdo[17]
.sym 42785 sys1.owr[2]
.sym 42786 clk_$glb_clk
.sym 42788 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1
.sym 42789 sys1.cpu.regsD_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 42790 sys1.cpu.regsD_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 42791 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42792 sys1.cpu.regsD[0]
.sym 42793 sys1.cpu.regsD_SB_LUT4_O_6_I2
.sym 42794 sys1.cpu.LTU_SB_LUT4_I3_I0
.sym 42795 sys1.cpu.LTU_SB_LUT4_I3_1_I2
.sym 42796 sys1.cpu.aluAdder[7]
.sym 42797 sys1.dout_spi_LORA[17]
.sym 42799 sys1.cpu.aluAdder[7]
.sym 42800 sys1.cpu.PCci[15]
.sym 42801 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42804 sys1.cdo[14]
.sym 42805 sys1.cpu.aluAdder[12]
.sym 42806 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 42808 sys1.cpu.regsD[22]
.sym 42809 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 42810 sys1.cpu.regsQ1[21]
.sym 42812 sys1.cpu.aluAdder[31]
.sym 42813 sys1.cpu.aluAdder[29]
.sym 42814 sys1.cpu.aluAdder[0]
.sym 42815 sys1.cpu.aluAdder[16]
.sym 42816 sys1.cpu.aluAdder[1]
.sym 42817 sys1.cpu.aluAdder[25]
.sym 42818 sys1.cpu.aluAdder[2]
.sym 42819 sys1.cpu.LTU
.sym 42820 sys1.cpu.aluAdder_SB_LUT4_O_4_I2
.sym 42821 sys1.cpu.aluAdder_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 42822 sys1.cpu.aluAdder[4]
.sym 42823 sys1.cpu.aluAdder_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 42829 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42831 sys1.cpu.aluIn1[23]
.sym 42832 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42835 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 42836 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42838 sys1.cpu.regsD_SB_LUT4_O_21_I2_SB_LUT4_O_I1
.sym 42839 sys1.cpu.aluIn1[23]
.sym 42840 sys1.owr[0]
.sym 42841 sys1.cpu.aluAdder_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 42842 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 42843 sys1.cpu.LTU
.sym 42846 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 42847 EN_5V_M4_SB_DFFESR_Q_D
.sym 42848 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42849 sys1.cpu.aluAdder[23]
.sym 42851 sys1.cpu.IR[13]
.sym 42854 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 42855 sys1.cpu.aluAdder_SB_LUT4_O_16_I2_SB_LUT4_O_I3
.sym 42856 sys1.cpu.IR[12]
.sym 42857 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42858 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42859 sys1.cpu.LTU_SB_LUT4_I3_I0
.sym 42862 sys1.cpu.IR[12]
.sym 42863 sys1.cpu.LTU_SB_LUT4_I3_I0
.sym 42864 sys1.cpu.IR[13]
.sym 42865 sys1.cpu.LTU
.sym 42868 sys1.cpu.aluAdder_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 42869 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 42874 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 42875 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42876 sys1.cpu.aluAdder[23]
.sym 42877 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42880 sys1.cpu.aluAdder_SB_LUT4_O_16_I2_SB_LUT4_O_I3
.sym 42881 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42882 sys1.cpu.aluIn1[23]
.sym 42886 EN_5V_M4_SB_DFFESR_Q_D
.sym 42894 sys1.cpu.aluAdder_SB_LUT4_O_16_I2_SB_LUT4_O_I3
.sym 42895 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 42898 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 42899 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 42900 sys1.cpu.regsD_SB_LUT4_O_21_I2_SB_LUT4_O_I1
.sym 42901 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42904 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42905 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42906 sys1.cpu.aluAdder_SB_LUT4_O_16_I2_SB_LUT4_O_I3
.sym 42907 sys1.cpu.aluIn1[23]
.sym 42908 sys1.owr[0]
.sym 42909 clk_$glb_clk
.sym 42910 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 42911 sys1.cpu.regsD_SB_LUT4_O_3_I3
.sym 42912 sys1.cpu.regsD_SB_LUT4_O_6_I3
.sym 42913 sys1.cpu.LTU_SB_LUT4_I1_O
.sym 42914 sys1.cpu.regsD_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 42915 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 42916 sys1.cpu.regsD[1]
.sym 42917 sys1.cdo[9]
.sym 42918 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42922 sys1.cpu.aluAdder[1]
.sym 42923 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 42925 sys1.cpu.aluIn1[12]
.sym 42926 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42927 sys1.cpu.regsD_SB_LUT4_O_6_I0
.sym 42928 sys1.cpu.aluAdder[26]
.sym 42929 sys1.cpu.regsD[31]
.sym 42931 sys1.cpu.aluIn1[11]
.sym 42932 sys1.cdo[17]
.sym 42933 sys1.cpu.aluIn1[0]
.sym 42936 sys1.cpu.aluAdder[5]
.sym 42937 sys1.cpu.aluAdder[8]
.sym 42938 $PACKER_VCC_NET
.sym 42939 sys1.cpu.aluAdder[9]
.sym 42940 sys1.cpu.rs2[1]
.sym 42941 sys1.cpu.aluAdder[10]
.sym 42943 sys1.cpu.aluIn1[9]
.sym 42944 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 42945 sys1.cpu.IR[18]
.sym 42946 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 42952 sys1.cpu.aluAdder[20]
.sym 42954 sys1.cpu.aluAdder[1]
.sym 42955 sys1.cpu.aluAdder[30]
.sym 42958 sys1.cpu.regsD_SB_LUT4_O_21_I2
.sym 42959 sys1.cpu.regsD_SB_LUT4_O_21_I1
.sym 42961 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_I2_O
.sym 42963 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 42964 sys1.cpu.aluAdder_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 42965 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 42966 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 42967 sys1.cpu.regsD_SB_LUT4_O_21_I3_SB_LUT4_O_I1
.sym 42968 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 42969 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 42970 sys1.cpu.aluAdder[23]
.sym 42971 sys1.cpu.regsD_SB_LUT4_O_21_I3
.sym 42975 sys1.cpu.aluAdder[19]
.sym 42976 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 42979 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 42981 sys1.cpu.aluAdder_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 42986 sys1.cpu.regsD_SB_LUT4_O_21_I1
.sym 42987 sys1.cpu.regsD_SB_LUT4_O_21_I2
.sym 42988 sys1.cpu.regsD_SB_LUT4_O_21_I3
.sym 42991 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 42992 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 42993 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 42994 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 42997 sys1.cpu.aluAdder[23]
.sym 42998 sys1.cpu.aluAdder[30]
.sym 42999 sys1.cpu.aluAdder[20]
.sym 43000 sys1.cpu.aluAdder[19]
.sym 43003 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 43004 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 43005 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 43006 sys1.cpu.regsD_SB_LUT4_O_21_I3_SB_LUT4_O_I1
.sym 43010 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 43011 sys1.cpu.aluAdder[1]
.sym 43015 sys1.cpu.aluAdder_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 43016 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 43021 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 43023 sys1.cpu.aluAdder_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 43028 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 43030 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_I2_O
.sym 43034 sys1.cpu.aluAdder_SB_LUT4_O_2_I2
.sym 43035 sys1.cpu.aluAdder_SB_LUT4_O_22_I2_SB_LUT4_O_I3
.sym 43036 sys1.cpu.regs[13][1]
.sym 43037 sys1.cpu.regs[13][31]
.sym 43038 sys1.cpu.aluAdder_SB_LUT4_O_I2
.sym 43039 sys1.cpu.aluAdder_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43040 sys1.cpu.regsD_SB_LUT4_O_20_I3_SB_LUT4_O_I1
.sym 43041 sys1.cpu.regsD_SB_LUT4_O_20_I3
.sym 43044 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43046 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 43047 sys1.cpu.aluAdder[21]
.sym 43048 sys1.cpu.aluAdder_SB_LUT4_O_13_I2
.sym 43049 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43050 sys1.cpu.regsD_SB_LUT4_O_2_I3
.sym 43051 sys1.cpu.aluAdder[14]
.sym 43053 sys1.cpu.regsD_SB_LUT4_O_3_I3
.sym 43054 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 43055 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 43056 sys1.cpu.regs[2][31]
.sym 43057 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_I2_O
.sym 43058 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 43059 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43060 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 43061 sys1.cpu.aluAdder_SB_LUT4_O_28_I2_SB_LUT4_O_I3
.sym 43062 sys1.cpu.aluAdder[17]
.sym 43063 sys1.cpu.aluAdder_SB_LUT4_O_27_I2
.sym 43064 sys1.cpu.aluAdder[18]
.sym 43067 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.sym 43068 sys1.cpu.aluAdder[0]
.sym 43069 sys1.cpu.aluAdder_SB_LUT4_O_22_I2_SB_LUT4_O_I3
.sym 43075 sys1.cpu.aluIn1[2]
.sym 43077 sys1.cpu.aluIn1[6]
.sym 43078 sys1.cpu.aluAdder_SB_LUT4_O_6_I2
.sym 43080 sys1.cpu.aluAdder_SB_LUT4_O_3_I2
.sym 43081 sys1.cpu.aluIn1[0]
.sym 43082 sys1.cpu.aluAdder_SB_LUT4_O_5_I2
.sym 43084 sys1.cpu.aluIn1[4]
.sym 43085 sys1.cpu.aluAdder_SB_LUT4_O_9_I2
.sym 43086 sys1.cpu.aluIn1[3]
.sym 43087 sys1.cpu.aluAdder_SB_LUT4_O_20_I2
.sym 43088 sys1.cpu.aluIn1[1]
.sym 43090 sys1.cpu.aluIn1[5]
.sym 43092 sys1.cpu.aluAdder_SB_LUT4_O_4_I2
.sym 43097 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 43099 sys1.cpu.aluAdder_SB_LUT4_O_31_I2
.sym 43105 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 43107 $nextpnr_ICESTORM_LC_5$O
.sym 43109 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 43113 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 43115 sys1.cpu.aluIn1[0]
.sym 43116 sys1.cpu.aluAdder_SB_LUT4_O_31_I2
.sym 43117 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 43119 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 43121 sys1.cpu.aluAdder_SB_LUT4_O_20_I2
.sym 43122 sys1.cpu.aluIn1[1]
.sym 43123 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 43125 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 43127 sys1.cpu.aluIn1[2]
.sym 43128 sys1.cpu.aluAdder_SB_LUT4_O_9_I2
.sym 43129 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 43131 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 43133 sys1.cpu.aluAdder_SB_LUT4_O_6_I2
.sym 43134 sys1.cpu.aluIn1[3]
.sym 43135 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 43137 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 43139 sys1.cpu.aluIn1[4]
.sym 43140 sys1.cpu.aluAdder_SB_LUT4_O_5_I2
.sym 43141 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 43143 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 43145 sys1.cpu.aluAdder_SB_LUT4_O_4_I2
.sym 43146 sys1.cpu.aluIn1[5]
.sym 43147 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 43149 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 43151 sys1.cpu.aluIn1[6]
.sym 43152 sys1.cpu.aluAdder_SB_LUT4_O_3_I2
.sym 43153 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 43157 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43158 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43159 sys1.cpu.aluAdder_SB_LUT4_O_30_I2
.sym 43160 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43161 sys1.cpu.aluAdder_SB_LUT4_O_22_I2
.sym 43162 sys1.cpu.aluAdder_SB_LUT4_O_28_I2
.sym 43163 sys1.cpu.regs[12][1]
.sym 43164 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43169 sys1.cpu.aluIn1[2]
.sym 43170 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 43172 sys1.cpu.aluAdder[22]
.sym 43173 sys1.cpu.opvalid
.sym 43176 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 43177 sys1.cdo[21]
.sym 43179 sys1.cpu.opvalid
.sym 43181 sys1.cpu.aluAdder[23]
.sym 43182 sys1.cpu.aluAdder[1]
.sym 43183 sys1.cpu.aluAdder[24]
.sym 43184 sys1.cpu.aluAdder[22]
.sym 43185 sys1.cpu.aluIn1[27]
.sym 43186 sys1.cpu.aluIn1[28]
.sym 43187 sys1.cpu.aluAdder[26]
.sym 43188 sys1.cpu.regsD_SB_LUT4_O_I1
.sym 43190 sys1.cpu.aluAdder[17]
.sym 43191 sys1.cpu.aluAdder[28]
.sym 43192 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43193 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 43199 sys1.cpu.aluIn1[12]
.sym 43200 sys1.cpu.aluIn1[8]
.sym 43201 sys1.cpu.aluIn1[11]
.sym 43202 sys1.cpu.aluAdder_SB_LUT4_O_I2
.sym 43203 sys1.cpu.aluIn1[13]
.sym 43204 sys1.cpu.aluAdder_SB_LUT4_O_29_I2
.sym 43205 sys1.cpu.aluAdder_SB_LUT4_O_1_I2
.sym 43206 sys1.cpu.aluAdder_SB_LUT4_O_2_I2
.sym 43207 sys1.cpu.aluIn1[10]
.sym 43209 sys1.cpu.aluAdder_SB_LUT4_O_26_I2
.sym 43210 sys1.cpu.aluIn1[14]
.sym 43211 sys1.cpu.aluIn1[7]
.sym 43215 sys1.cpu.aluIn1[9]
.sym 43223 sys1.cpu.aluAdder_SB_LUT4_O_27_I2
.sym 43224 sys1.cpu.aluAdder_SB_LUT4_O_30_I2
.sym 43227 sys1.cpu.aluAdder_SB_LUT4_O_28_I2
.sym 43230 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 43232 sys1.cpu.aluAdder_SB_LUT4_O_2_I2
.sym 43233 sys1.cpu.aluIn1[7]
.sym 43234 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 43236 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 43238 sys1.cpu.aluIn1[8]
.sym 43239 sys1.cpu.aluAdder_SB_LUT4_O_1_I2
.sym 43240 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 43242 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 43244 sys1.cpu.aluIn1[9]
.sym 43245 sys1.cpu.aluAdder_SB_LUT4_O_I2
.sym 43246 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 43248 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 43250 sys1.cpu.aluIn1[10]
.sym 43251 sys1.cpu.aluAdder_SB_LUT4_O_30_I2
.sym 43252 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 43254 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 43256 sys1.cpu.aluIn1[11]
.sym 43257 sys1.cpu.aluAdder_SB_LUT4_O_29_I2
.sym 43258 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 43260 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 43262 sys1.cpu.aluAdder_SB_LUT4_O_28_I2
.sym 43263 sys1.cpu.aluIn1[12]
.sym 43264 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 43266 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 43268 sys1.cpu.aluIn1[13]
.sym 43269 sys1.cpu.aluAdder_SB_LUT4_O_27_I2
.sym 43270 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 43272 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 43274 sys1.cpu.aluAdder_SB_LUT4_O_26_I2
.sym 43275 sys1.cpu.aluIn1[14]
.sym 43276 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 43280 sys1.cpu.aluAdder_SB_LUT4_O_25_I2
.sym 43281 sys1.cpu.regsD_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43282 sys1.cpu.aluAdder_SB_LUT4_O_17_I2
.sym 43283 sys1.cpu.regsD_SB_LUT4_O_8_I3
.sym 43284 sys1.cpu.regs[14][9]
.sym 43285 sys1.cpu.regsD_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43286 sys1.cpu.regs[14][1]
.sym 43287 sys1.cpu.regsD_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43293 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43294 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 43296 sys1.cpu.aluAdder_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 43297 sys1.cpu.aluAdder_SB_LUT4_O_26_I2
.sym 43300 sys1.cpu.IR[15]
.sym 43301 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 43302 sys1.cpu.aluAdder[11]
.sym 43303 sys1.cpu.aluIn1[10]
.sym 43304 sys1.cpu.aluAdder[31]
.sym 43305 sys1.cpu.aluAdder[29]
.sym 43306 sys1.cpu.LTU
.sym 43307 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3
.sym 43308 sys1.cpu.aluIn1[25]
.sym 43309 sys1.cpu.aluAdder_SB_LUT4_O_11_I2
.sym 43311 sys1.cpu.aluAdder_SB_LUT4_O_19_I2
.sym 43312 sys1.cpu.aluIn1[18]
.sym 43313 sys1.cpu.aluAdder[25]
.sym 43314 sys1.cpu.aluAdder[16]
.sym 43315 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43316 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 43323 sys1.cpu.aluAdder_SB_LUT4_O_18_I2
.sym 43324 sys1.cpu.aluAdder_SB_LUT4_O_21_I2
.sym 43326 sys1.cpu.aluAdder_SB_LUT4_O_23_I2
.sym 43327 sys1.cpu.aluAdder_SB_LUT4_O_19_I2
.sym 43328 sys1.cpu.aluIn1[20]
.sym 43332 sys1.cpu.aluIn1[16]
.sym 43333 sys1.cpu.aluAdder_SB_LUT4_O_22_I2
.sym 43335 sys1.cpu.aluIn1[15]
.sym 43337 sys1.cpu.aluAdder_SB_LUT4_O_25_I2
.sym 43338 sys1.cpu.aluAdder_SB_LUT4_O_24_I2
.sym 43343 sys1.cpu.aluIn1[17]
.sym 43346 sys1.cpu.aluIn1[22]
.sym 43347 sys1.cpu.aluAdder_SB_LUT4_O_17_I2
.sym 43348 sys1.cpu.aluIn1[19]
.sym 43349 sys1.cpu.aluIn1[21]
.sym 43352 sys1.cpu.aluIn1[18]
.sym 43353 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 43355 sys1.cpu.aluIn1[15]
.sym 43356 sys1.cpu.aluAdder_SB_LUT4_O_25_I2
.sym 43357 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 43359 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 43361 sys1.cpu.aluIn1[16]
.sym 43362 sys1.cpu.aluAdder_SB_LUT4_O_24_I2
.sym 43363 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 43365 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 43367 sys1.cpu.aluAdder_SB_LUT4_O_23_I2
.sym 43368 sys1.cpu.aluIn1[17]
.sym 43369 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 43371 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 43373 sys1.cpu.aluIn1[18]
.sym 43374 sys1.cpu.aluAdder_SB_LUT4_O_22_I2
.sym 43375 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 43377 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 43379 sys1.cpu.aluAdder_SB_LUT4_O_21_I2
.sym 43380 sys1.cpu.aluIn1[19]
.sym 43381 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 43383 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 43385 sys1.cpu.aluAdder_SB_LUT4_O_19_I2
.sym 43386 sys1.cpu.aluIn1[20]
.sym 43387 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 43389 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 43391 sys1.cpu.aluIn1[21]
.sym 43392 sys1.cpu.aluAdder_SB_LUT4_O_18_I2
.sym 43393 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 43395 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 43397 sys1.cpu.aluIn1[22]
.sym 43398 sys1.cpu.aluAdder_SB_LUT4_O_17_I2
.sym 43399 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 43403 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43404 sys1.cpu.regsD_SB_LUT4_O_8_I3_SB_LUT4_O_I1
.sym 43405 sys1.cpu.regsD_SB_LUT4_O_24_I1
.sym 43406 sys1.cpu.regsD_SB_LUT4_O_I1
.sym 43407 sys1.cpu.aluAdder_SB_LUT4_O_10_I2
.sym 43408 sys1.cpu.regs[1][1]
.sym 43409 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43410 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 43411 $PACKER_GND_NET
.sym 43413 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 43415 sys1.cpu.aluAdder[15]
.sym 43416 sys1.cpu.aluIn1[11]
.sym 43417 ICE_LED1_SB_DFFESR_Q_D
.sym 43418 sys1.cpu.aluIn1[16]
.sym 43419 sys1.cpu.aluAdder_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.sym 43420 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 43421 sys1.cpu.aluIn1[14]
.sym 43423 sys1.cpu.aluIn1[15]
.sym 43424 sys1.cpu.aluIn1[20]
.sym 43425 sys1.cpu.aluAdder[31]
.sym 43426 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 43428 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43429 sys1.cpu.aluIn1[17]
.sym 43431 sys1.cpu.aluIn1[9]
.sym 43432 sys1.cpu.aluIn1[22]
.sym 43433 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43434 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43435 sys1.cpu.aluIn1[14]
.sym 43436 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43439 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 43444 sys1.cpu.aluIn1[24]
.sym 43446 sys1.cpu.aluAdder_SB_LUT4_O_13_I2
.sym 43447 sys1.cpu.aluAdder_SB_LUT4_O_12_I2
.sym 43450 sys1.cpu.aluAdder_SB_LUT4_O_8_I2
.sym 43453 sys1.cpu.aluIn1[29]
.sym 43456 sys1.cpu.aluIn1[28]
.sym 43457 sys1.cpu.aluIn1[27]
.sym 43458 sys1.cpu.aluIn1[30]
.sym 43461 sys1.cpu.aluAdder_SB_LUT4_O_16_I2
.sym 43464 sys1.cpu.aluAdder_SB_LUT4_O_14_I2
.sym 43465 sys1.cpu.aluAdder_SB_LUT4_O_15_I2
.sym 43468 sys1.cpu.aluIn1[25]
.sym 43469 sys1.cpu.aluAdder_SB_LUT4_O_11_I2
.sym 43470 sys1.cpu.aluIn1[26]
.sym 43472 sys1.cpu.aluAdder_SB_LUT4_O_10_I2
.sym 43473 sys1.cpu.aluIn1[23]
.sym 43476 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 43478 sys1.cpu.aluAdder_SB_LUT4_O_16_I2
.sym 43479 sys1.cpu.aluIn1[23]
.sym 43480 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 43482 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 43484 sys1.cpu.aluIn1[24]
.sym 43485 sys1.cpu.aluAdder_SB_LUT4_O_15_I2
.sym 43486 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 43488 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 43490 sys1.cpu.aluIn1[25]
.sym 43491 sys1.cpu.aluAdder_SB_LUT4_O_14_I2
.sym 43492 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 43494 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 43496 sys1.cpu.aluAdder_SB_LUT4_O_13_I2
.sym 43497 sys1.cpu.aluIn1[26]
.sym 43498 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 43500 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 43502 sys1.cpu.aluAdder_SB_LUT4_O_12_I2
.sym 43503 sys1.cpu.aluIn1[27]
.sym 43504 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 43506 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 43508 sys1.cpu.aluAdder_SB_LUT4_O_11_I2
.sym 43509 sys1.cpu.aluIn1[28]
.sym 43510 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 43512 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 43514 sys1.cpu.aluAdder_SB_LUT4_O_10_I2
.sym 43515 sys1.cpu.aluIn1[29]
.sym 43516 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 43518 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[31]
.sym 43520 sys1.cpu.aluAdder_SB_LUT4_O_8_I2
.sym 43521 sys1.cpu.aluIn1[30]
.sym 43522 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 43526 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 43527 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I3
.sym 43528 sys1.cpu.regsD_SB_LUT4_O_23_I1
.sym 43529 sys1.cpu.regs[14][10]
.sym 43530 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.sym 43531 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43532 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1
.sym 43533 sys1.cpu.regs[14][0]
.sym 43537 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 43538 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 43539 sys1.cpu.aluIn1[29]
.sym 43542 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43544 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43545 sys1.cpu.aluAdder_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 43546 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 43547 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3
.sym 43548 sys1.cpu.aluIn1[29]
.sym 43549 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I3
.sym 43550 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 43552 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 43554 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 43555 sys1.cpu.regsD[19]
.sym 43557 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43558 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 43559 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 43560 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 43561 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43562 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[31]
.sym 43567 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 43570 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43573 sys1.cpu.aluIn1[6]
.sym 43574 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43577 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 43578 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43579 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43580 sys1.cpu.aluIn1[25]
.sym 43581 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 43582 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 43583 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 43584 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43585 sys1.cpu.aluIn1[31]
.sym 43586 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 43588 sys1.cpu.aluAdder_SB_LUT4_O_7_I2
.sym 43589 sys1.cpu.aluIn1[17]
.sym 43594 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43595 sys1.cpu.aluIn1[14]
.sym 43596 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43599 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[32]
.sym 43601 sys1.cpu.aluAdder_SB_LUT4_O_7_I2
.sym 43602 sys1.cpu.aluIn1[31]
.sym 43603 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[31]
.sym 43607 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 43609 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[32]
.sym 43612 sys1.cpu.aluIn1[6]
.sym 43613 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43614 sys1.cpu.aluIn1[25]
.sym 43615 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43618 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43619 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43620 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43621 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 43624 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 43626 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 43627 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 43630 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 43631 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43632 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 43633 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 43637 sys1.cpu.aluIn1[14]
.sym 43638 sys1.cpu.aluIn1[17]
.sym 43639 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43642 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43643 sys1.cpu.aluIn1[6]
.sym 43645 sys1.cpu.aluIn1[25]
.sym 43649 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 43650 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43651 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43652 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43653 sys1.cpu.regs[9][15]
.sym 43654 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43655 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 43656 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I2
.sym 43662 sys1.cpu.aluIn1[12]
.sym 43663 sys1.cpu.regsD_SB_LUT4_O_1_I3
.sym 43664 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43665 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 43666 sys1.cpu.regs[14][0]
.sym 43667 sys1.cpu.regsD[9]
.sym 43669 sys1.cpu.regs[11][0]
.sym 43670 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I3
.sym 43672 sys1.cpu.regsD_SB_LUT4_O_23_I1
.sym 43673 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43675 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43676 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43677 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43679 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 43684 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43690 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43691 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43692 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43693 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43696 sys1.cpu.aluIn1[13]
.sym 43697 sys1.cpu.aluIn1[18]
.sym 43699 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43701 sys1.cpu.aluIn1[17]
.sym 43702 sys1.cpu.aluIn1[22]
.sym 43703 sys1.cpu.aluIn1[9]
.sym 43704 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43705 sys1.cpu.aluIn1[14]
.sym 43707 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43712 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43715 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43716 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 43721 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43723 sys1.cpu.aluIn1[9]
.sym 43724 sys1.cpu.aluIn1[22]
.sym 43726 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43729 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43730 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43731 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 43732 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43735 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43737 sys1.cpu.aluIn1[13]
.sym 43738 sys1.cpu.aluIn1[18]
.sym 43741 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43742 sys1.cpu.aluIn1[17]
.sym 43744 sys1.cpu.aluIn1[14]
.sym 43747 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 43748 sys1.cpu.aluIn1[22]
.sym 43749 sys1.cpu.aluIn1[9]
.sym 43753 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 43754 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43756 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43760 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43761 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43762 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43765 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43766 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43772 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43773 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43774 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43775 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43776 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 43777 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43778 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43779 sys1.cpu.regs[11][15]
.sym 43784 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 43786 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43788 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 43789 sys1.cpu.aluIn1[0]
.sym 43793 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 43797 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 43799 sys1.cpu.IR[15]
.sym 43800 sys1.cpu.regsD[15]
.sym 43801 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43805 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43806 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 43814 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 43815 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_2_I2
.sym 43816 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43817 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43819 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43824 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 43825 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43826 sys1.cpu.regsD[15]
.sym 43827 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43828 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43830 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 43831 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43833 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43835 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43836 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43837 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43839 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O
.sym 43844 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 43846 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43847 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43849 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43852 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 43854 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43855 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43858 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 43859 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 43860 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43864 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43866 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 43867 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43870 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 43871 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 43873 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43877 sys1.cpu.regsD[15]
.sym 43883 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43884 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43885 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43888 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O
.sym 43890 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 43891 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_2_I2
.sym 43892 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 43893 clk_$glb_clk
.sym 43895 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 43896 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43897 sys1.cpu.regs[5][15]
.sym 43898 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 43899 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43900 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43901 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43902 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 43909 sys1.cpu.regs[8][15]
.sym 43910 ICE_LED4$SB_IO_OUT
.sym 43914 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43915 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 43918 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43923 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43925 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O
.sym 43929 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 43939 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43940 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43942 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43943 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 43945 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43947 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 43948 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43950 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43951 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43952 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 43954 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 43955 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 43956 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 43958 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 43960 sys1.cpu.regsD[15]
.sym 43962 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43964 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 43965 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43966 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 43967 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 43969 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43970 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43972 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 43975 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43976 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 43978 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 43981 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43982 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 43984 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43987 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 43988 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43989 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43990 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 43993 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43994 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 43995 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 43996 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 43999 sys1.cpu.regsD[15]
.sym 44005 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 44006 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 44007 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44008 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 44011 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 44012 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 44013 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 44014 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 44015 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 44016 clk_$glb_clk
.sym 44018 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44019 sys1.cpu.regs[1][15]
.sym 44020 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 44021 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44022 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44023 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 44024 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 44027 sys1.cpu.regs[10][15]
.sym 44030 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44031 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 44032 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 44035 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 44036 ICE_LED3$SB_IO_OUT
.sym 44038 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 44040 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 44041 sys1.cpu.regs[5][15]
.sym 44046 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 44059 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O
.sym 44061 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 44062 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 44063 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 44064 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 44066 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 44070 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 44072 sys1.cpu.regsD[15]
.sym 44073 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 44077 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 44078 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44079 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 44080 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 44081 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44086 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44087 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 44092 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 44093 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44095 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 44098 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 44099 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 44100 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 44101 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44105 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 44106 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44110 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 44111 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 44112 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 44113 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 44117 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 44118 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44119 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 44122 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 44123 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O
.sym 44128 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 44129 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 44130 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 44131 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 44137 sys1.cpu.regsD[15]
.sym 44138 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 44139 clk_$glb_clk
.sym 44150 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 44157 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 44158 sys1.cpu.regs[1][15]
.sym 44242 LORA_BUSY_SB_LUT4_I2_I0
.sym 44247 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 44248 sys1.uart1.shrx[8]
.sym 44251 LORA_BUSY_SB_LUT4_I2_I0
.sym 44259 sys1.cdo[7]
.sym 44260 sys1.cpu.regs[11][7]
.sym 44262 sys1.cpu.regsD[8]
.sym 44264 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 44276 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 44294 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 44307 sys1.cdo[5]
.sym 44308 LORA_BUSY_SB_LUT4_I2_I0
.sym 44311 sys1.cdo[4]
.sym 44334 sys1.cdo[5]
.sym 44347 LORA_BUSY_SB_LUT4_I2_I0
.sym 44360 sys1.cdo[4]
.sym 44362 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 44363 clk_$glb_clk
.sym 44364 reset_$glb_sr
.sym 44369 sys1.irqvect[1][4]
.sym 44370 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 44371 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 44372 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 44373 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 44374 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44375 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 44376 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 44378 sys1.uart1.rrxd[0]
.sym 44380 sys1.cpu.regsD[24]
.sym 44381 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 44384 sys1.cdo[4]
.sym 44385 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 44389 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 44390 LORA_BUSY_SB_LUT4_I2_I0
.sym 44399 sys1.uart1.shrx[8]
.sym 44403 LORA_BUSY_SB_LUT4_I2_I0
.sym 44413 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 44414 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 44418 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 44420 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 44421 LORA_BUSY_SB_LUT4_I2_I0
.sym 44424 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 44426 sys1.cdo[7]
.sym 44428 sys1.cdo[5]
.sym 44431 sys1.cpu.PC1[7]
.sym 44432 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 44433 sys1.uart0.thr[5]
.sym 44434 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I2
.sym 44435 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 44448 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 44449 sys1.uart0.thr[5]
.sym 44455 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 44456 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 44462 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 44463 sys1.uart0.thr[6]
.sym 44465 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 44472 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 44474 sys1.uart0.thr[7]
.sym 44475 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 44479 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 44480 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 44482 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 44485 sys1.uart0.thr[5]
.sym 44486 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 44487 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 44491 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 44492 sys1.uart0.thr[6]
.sym 44493 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 44498 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 44499 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 44500 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 44509 sys1.uart0.thr[7]
.sym 44510 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 44511 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 44512 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 44526 clk_$glb_clk
.sym 44528 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 44529 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 44530 sys1.cpu.regs[9][7]
.sym 44531 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 44532 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 44533 EN_5V_UP_SB_DFFESR_Q_D
.sym 44534 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 44535 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I3
.sym 44538 sys1.cpu.aluIn1_SB_LUT4_O_15_I3
.sym 44539 sys1.cpu.regs[1][8]
.sym 44540 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 44541 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 44542 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 44544 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 44548 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 44549 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 44550 sys1.cpu.regs[4][7]
.sym 44551 $PACKER_VCC_NET
.sym 44552 sys1.cdo[4]
.sym 44556 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 44558 $PACKER_VCC_NET
.sym 44559 sys1.cpu.PCci[24]
.sym 44562 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 44563 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 44570 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 44575 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44576 sys1.cpu.regs[14][8]
.sym 44577 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 44579 sys1.irqvect[0][5]
.sym 44580 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 44582 sys1.cdo[11]
.sym 44583 sys1.irqvect[2][5]
.sym 44585 sys1.cdo[6]
.sym 44587 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 44589 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 44590 EN_5V_UP_SB_DFFESR_Q_D
.sym 44591 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 44592 sys1.cdo[7]
.sym 44593 sys1.cdo[5]
.sym 44595 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 44596 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 44604 sys1.cdo[6]
.sym 44610 sys1.cdo[7]
.sym 44614 sys1.cdo[11]
.sym 44620 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 44621 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 44622 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 44623 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 44627 sys1.cdo[5]
.sym 44632 sys1.irqvect[0][5]
.sym 44633 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 44634 sys1.irqvect[2][5]
.sym 44635 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 44638 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 44639 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 44641 sys1.cpu.regs[14][8]
.sym 44644 EN_5V_UP_SB_DFFESR_Q_D
.sym 44646 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 44648 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 44649 clk_$glb_clk
.sym 44650 reset_$glb_sr
.sym 44651 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 44652 sys1.cpu.regsQ1_SB_LUT4_O_26_I3
.sym 44653 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44654 sys1.cpu.PC1[7]
.sym 44655 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 44656 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44657 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44658 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44660 EN_5V_UP_SB_DFFESR_Q_D
.sym 44662 sys1.cpu.aluAdder_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 44665 sys1.irqvect[0][5]
.sym 44667 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 44668 sys1.cpu.regs[9][8]
.sym 44670 sys1.cpu.regsD[24]
.sym 44671 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 44672 sys1.cpu.regs[14][8]
.sym 44673 sys1.cpu.regsD[8]
.sym 44674 sys1.cpu.regs[9][7]
.sym 44675 sys1.spi0.bitcnt[4]
.sym 44676 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 44677 sys1.cpu.regs[3][7]
.sym 44678 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 44680 sys1.irqen[6]
.sym 44681 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44682 sys1.cpu.regsD[8]
.sym 44683 sys1.cpu.regs[11][7]
.sym 44685 ICE_LED1_SB_DFFESR_Q_D
.sym 44686 LORA_BUSY_SB_LUT4_I2_I0
.sym 44692 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 44693 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44694 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 44696 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 44697 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44698 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 44699 sys1.cpu.regs[10][8]
.sym 44701 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44702 sys1.cpu.regs[10][7]
.sym 44704 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 44705 sys1.cpu.regs[10][7]
.sym 44707 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44708 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 44709 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 44710 sys1.cpu.regs[14][8]
.sym 44711 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I1
.sym 44712 sys1.cpu.regs[11][7]
.sym 44714 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 44715 sys1.cpu.regs[11][8]
.sym 44716 sys1.cpu.PC[24]
.sym 44718 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 44719 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44721 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 44722 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 44723 sys1.cpu.regs[11][8]
.sym 44725 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44726 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 44727 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44728 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44731 sys1.cpu.PC[24]
.sym 44737 sys1.cpu.regs[11][8]
.sym 44738 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 44739 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44740 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 44743 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 44744 sys1.cpu.regs[14][8]
.sym 44745 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44746 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 44749 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 44750 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 44751 sys1.cpu.regs[10][7]
.sym 44752 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 44755 sys1.cpu.regs[10][7]
.sym 44756 sys1.cpu.regs[11][7]
.sym 44757 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 44758 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 44761 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 44762 sys1.cpu.regs[10][8]
.sym 44763 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 44764 sys1.cpu.regs[11][8]
.sym 44767 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 44768 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 44769 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I1
.sym 44770 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 44772 clk_$glb_clk
.sym 44774 sys1.cpu.regs[7][8]
.sym 44775 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I3
.sym 44776 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I1
.sym 44777 sys1.cpu.regs[7][13]
.sym 44778 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44779 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 44780 sys1.cpu.regs[7][7]
.sym 44781 sys1.cpu.regs[7][24]
.sym 44783 sys1.cpu.regs[0][5]
.sym 44784 sys1.cpu.regs[0][5]
.sym 44785 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 44786 sys1.cdo[11]
.sym 44787 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44788 sys1.wr_spi_ICE
.sym 44792 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 44794 sys1.cpu.regs[9][8]
.sym 44795 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 44796 $PACKER_VCC_NET
.sym 44797 sys1.cdo[4]
.sym 44798 sys1.cpu.regsQ1[8]
.sym 44799 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 44800 sys1.cdo_SB_LUT4_O_15_I3
.sym 44801 sys1.cpu.addr_SB_LUT4_O_I3
.sym 44802 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 44803 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 44804 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 44805 sys1.cpu.regs[14][7]
.sym 44806 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 44807 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 44808 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 44809 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 44815 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 44817 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44819 sys1.cpu.IR[15]
.sym 44820 sys1.spi0.bitcnt[5]
.sym 44821 sys1.cdo[7]
.sym 44822 sys1.cpu.regsQ1_SB_LUT4_O_25_I3
.sym 44823 sys1.spi0.bitcnt[3]
.sym 44824 sys1.spi0.bitcnt[2]
.sym 44826 $PACKER_GND_NET
.sym 44828 sys1.cpu.regsQ1_SB_LUT4_O_25_I2
.sym 44829 sys1.spi0.bitcnt[1]
.sym 44830 sys1.spi0.bitcnt[0]
.sym 44831 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 44833 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 44834 sys1.cpu.opvalid
.sym 44835 sys1.spi0.bitcnt[4]
.sym 44836 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 44839 sys1.cpu.regs[7][8]
.sym 44841 sys1.cdo[6]
.sym 44843 sys1.cpu.regs[11][7]
.sym 44844 sys1.cpu.regs[3][8]
.sym 44845 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 44851 sys1.cdo[6]
.sym 44854 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 44855 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 44856 sys1.cpu.regsQ1_SB_LUT4_O_25_I3
.sym 44857 sys1.cpu.regsQ1_SB_LUT4_O_25_I2
.sym 44860 sys1.spi0.bitcnt[2]
.sym 44861 sys1.spi0.bitcnt[5]
.sym 44862 sys1.spi0.bitcnt[4]
.sym 44863 sys1.spi0.bitcnt[3]
.sym 44867 sys1.spi0.bitcnt[0]
.sym 44868 sys1.spi0.bitcnt[1]
.sym 44869 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 44872 sys1.cpu.regsQ1_SB_LUT4_O_25_I2
.sym 44873 sys1.cpu.regsQ1_SB_LUT4_O_25_I3
.sym 44875 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 44878 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 44879 sys1.cpu.regs[3][8]
.sym 44880 sys1.cpu.regs[7][8]
.sym 44881 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 44884 sys1.cpu.IR[15]
.sym 44885 sys1.cpu.regs[11][7]
.sym 44886 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 44887 sys1.cpu.opvalid
.sym 44893 sys1.cdo[7]
.sym 44894 $PACKER_GND_NET
.sym 44895 clk_$glb_clk
.sym 44896 reset_$glb_sr
.sym 44897 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 44898 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 44899 sys1.cpu.regs[5][24]
.sym 44900 sys1.cpu.regs[5][8]
.sym 44901 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44902 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 44903 sys1.cpu.regs[5][7]
.sym 44904 sys1.cpu.regs[5][28]
.sym 44907 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I2
.sym 44908 sys1.cpu.regsD_SB_LUT4_O_24_I1
.sym 44911 sys1.cpu.regsD[7]
.sym 44912 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 44913 sys1.cdo[13]
.sym 44915 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 44916 sys1.spi0.bitcnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 44917 sys1.control_ICE[9]
.sym 44918 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 44919 sys1.spi0.bitcnt[3]
.sym 44920 sys1.spi0.bitcnt[2]
.sym 44921 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I3
.sym 44923 sys1.cpu.regsD[13]
.sym 44924 sys1.cpu.PC1[7]
.sym 44925 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 44926 sys1.cdo[5]
.sym 44927 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 44928 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 44929 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 44931 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I2
.sym 44932 sys1.irqen[7]
.sym 44938 sys1.cpu.regs[7][8]
.sym 44940 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 44942 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 44943 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 44944 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 44945 sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.sym 44946 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 44948 sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 44949 sys1.cpu.regs[0][8]
.sym 44951 sys1.cpu.regs[2][8]
.sym 44953 sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I2
.sym 44954 sys1.cpu.regsD[7]
.sym 44955 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 44956 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 44957 sys1.cpu.regs[5][8]
.sym 44959 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 44961 sys1.cpu.addr_SB_LUT4_O_I3
.sym 44962 sys1.cpu.regs[1][8]
.sym 44963 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 44964 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 44965 sys1.cpu.regs[5][8]
.sym 44966 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 44969 sys1.cpu.regs[4][8]
.sym 44971 sys1.cpu.regs[4][8]
.sym 44972 sys1.cpu.regs[5][8]
.sym 44973 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 44974 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 44977 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 44978 sys1.cpu.regs[7][8]
.sym 44979 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 44980 sys1.cpu.regs[5][8]
.sym 44983 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 44984 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 44985 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 44986 sys1.cpu.addr_SB_LUT4_O_I3
.sym 44989 sys1.cpu.regs[1][8]
.sym 44990 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 44991 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 44992 sys1.cpu.regs[0][8]
.sym 44997 sys1.cpu.regsD[7]
.sym 45001 sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.sym 45002 sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I2
.sym 45003 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 45004 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 45009 sys1.cpu.regsD[7]
.sym 45013 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45014 sys1.cpu.regs[2][8]
.sym 45015 sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 45016 sys1.cpu.regs[0][8]
.sym 45017 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 45018 clk_$glb_clk
.sym 45020 sys1.cpu.regs[6][7]
.sym 45021 sys1.cpu.regs[6][28]
.sym 45022 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 45023 sys1.cpu.regs[6][8]
.sym 45024 sys1.cdo[24]
.sym 45025 sys1.cpu.regs[6][13]
.sym 45026 sys1.cpu.aluIn1_SB_LUT4_O_16_I2
.sym 45027 sys1.cpu.aluIn1[24]
.sym 45028 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 45030 LORA_BUSY_SB_LUT4_I2_I0
.sym 45031 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 45032 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 45033 $PACKER_VCC_NET
.sym 45034 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45035 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 45036 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 45037 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 45038 EN_1V4_M4_SB_LUT4_I1_I3
.sym 45039 sys1.cpu.regs[2][8]
.sym 45041 $PACKER_VCC_NET
.sym 45043 sys1.cpu.regsD[28]
.sym 45044 sys1.cpu.mmode
.sym 45045 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 45046 sys1.cpu.IR[24]
.sym 45047 sys1.cpu.PCci[24]
.sym 45048 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45050 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 45052 sys1.cpu.regsD[24]
.sym 45053 sys1.cdo[8]
.sym 45054 sys1.cpu.regs[4][8]
.sym 45055 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 45061 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45062 sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 45063 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 45066 sys1.cpu.aluIn1[7]
.sym 45070 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45072 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45073 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45074 sys1.cpu.regs[3][8]
.sym 45077 sys1.cpu.aluAdder_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 45078 sys1.cpu.aluAdder[7]
.sym 45079 sys1.cpu.aluAdder_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 45080 sys1.cpu.regs[4][8]
.sym 45081 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 45084 sys1.cpu.aluIn1[24]
.sym 45085 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45086 sys1.cdo[5]
.sym 45087 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 45088 sys1.cpu.regs[6][8]
.sym 45089 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 45092 sys1.cpu.regs[1][8]
.sym 45094 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45095 sys1.cpu.aluIn1[24]
.sym 45096 sys1.cpu.aluAdder_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 45097 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 45100 sys1.cpu.aluIn1[7]
.sym 45101 sys1.cpu.aluAdder_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 45102 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45106 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 45107 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45108 sys1.cpu.regs[6][8]
.sym 45109 sys1.cpu.regs[4][8]
.sym 45112 sys1.cpu.aluIn1[7]
.sym 45113 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45114 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 45115 sys1.cpu.aluAdder_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 45118 sys1.cpu.aluAdder_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 45119 sys1.cpu.aluIn1[24]
.sym 45121 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45125 sys1.cdo[5]
.sym 45130 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45131 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 45132 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45133 sys1.cpu.aluAdder[7]
.sym 45136 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45137 sys1.cpu.regs[1][8]
.sym 45138 sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 45139 sys1.cpu.regs[3][8]
.sym 45140 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 45141 clk_$glb_clk
.sym 45142 reset_$glb_sr
.sym 45143 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 45144 sys1.cpu.PC[7]
.sym 45145 sys1.cpu.aluAdder_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 45146 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 45147 sys1.cpu.PC1[27]
.sym 45148 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_I2_I1
.sym 45149 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45150 sys1.cpu.PC[27]
.sym 45151 sys1.cpu.regsD[30]
.sym 45154 sys1.cpu.regsD[30]
.sym 45155 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45156 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 45157 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 45159 sys1.owr_SB_LUT4_O_3_I3
.sym 45160 EN_1V4_M4_SB_LUT4_I1_I3
.sym 45162 sys1.cpu.PC[24]
.sym 45163 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 45166 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 45167 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 45168 sys1.cpu.regsD[30]
.sym 45169 sys1.cpu.regsD[8]
.sym 45170 sys1.cpu.PC[13]
.sym 45171 sys1.cdo[24]
.sym 45173 sys1.cpu.regs[3][7]
.sym 45174 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 45175 sys1.cpu.regs[3][28]
.sym 45176 sys1.cpu.regsD[8]
.sym 45177 sys1.cpu.aluIn1[24]
.sym 45178 sys1.cdo_SB_LUT4_O_9_I1
.sym 45184 sys1.cpu.aluAdder[0]
.sym 45186 sys1.cdo_SB_LUT4_O_23_I3
.sym 45187 sys1.cpu.aluAdder[7]
.sym 45188 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 45190 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 45191 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 45192 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45195 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 45196 sys1.cpu.regsD[13]
.sym 45200 sys1.cpu.regsD[8]
.sym 45201 sys1.cdo[0]
.sym 45204 sys1.cpu.regsD[28]
.sym 45210 sys1.cpu.regsD[7]
.sym 45212 sys1.cpu.regsD[24]
.sym 45215 sys1.cpu.aluAdder[24]
.sym 45219 sys1.cpu.regsD[28]
.sym 45223 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45224 sys1.cpu.aluAdder[24]
.sym 45225 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 45226 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 45229 sys1.cdo_SB_LUT4_O_23_I3
.sym 45231 sys1.cpu.aluAdder[0]
.sym 45232 sys1.cdo[0]
.sym 45235 sys1.cpu.regsD[24]
.sym 45241 sys1.cpu.regsD[8]
.sym 45248 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 45249 sys1.cpu.aluAdder[7]
.sym 45254 sys1.cpu.regsD[13]
.sym 45261 sys1.cpu.regsD[7]
.sym 45263 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 45264 clk_$glb_clk
.sym 45266 sys1.cpu.PCci[7]
.sym 45267 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I3
.sym 45268 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I0
.sym 45269 sys1.cpu.Bimm[9]
.sym 45270 sys1.cpu.PCci[29]
.sym 45271 sys1.cpu.PCci[27]
.sym 45272 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I3
.sym 45273 sys1.cpu.PCci[13]
.sym 45275 sys1.cdo[13]
.sym 45276 sys1.cdo[13]
.sym 45277 sys1.cpu.aluAdder_SB_LUT4_O_11_I2
.sym 45278 sys1.cpu.aluAdder[0]
.sym 45280 sys1.cpu.aluAdder_SB_LUT4_O_27_I2_SB_LUT4_O_I3
.sym 45281 $PACKER_VCC_NET
.sym 45282 sys1.cdo_SB_LUT4_O_15_I3
.sym 45283 sys1.cpu.regs[10][13]
.sym 45284 sys1.cpu.regsD[13]
.sym 45286 sys1.cpu.PC0[27]
.sym 45291 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 45292 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I2
.sym 45293 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 45294 sys1.cpu.IR[24]
.sym 45295 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45298 sys1.cpu.aluAdder_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 45299 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45300 sys1.cpu.addr_SB_LUT4_O_I3
.sym 45301 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 45309 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 45310 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 45312 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 45313 sys1.cdo_SB_LUT4_O_23_I3
.sym 45314 sys1.cpu.regsD_SB_LUT4_O_14_I0
.sym 45315 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 45316 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 45318 sys1.cpu.regsD_SB_LUT4_O_14_I2
.sym 45319 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 45320 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 45321 sys1.cpu.Bimm[8]
.sym 45322 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 45323 sys1.cpu.regsD_SB_LUT4_O_14_I1
.sym 45325 sys1.cpu.Bimm[7]
.sym 45326 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.sym 45327 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 45328 sys1.cpu.regsD[30]
.sym 45329 sys1.cpu.regsD[8]
.sym 45330 sys1.cpu.PC[13]
.sym 45332 sys1.cpu.regsD_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45333 sys1.cdo[7]
.sym 45334 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 45335 sys1.cpu.regsD_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45340 sys1.cdo_SB_LUT4_O_23_I3
.sym 45341 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 45342 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 45343 sys1.cpu.Bimm[8]
.sym 45346 sys1.cpu.PC[13]
.sym 45349 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 45352 sys1.cpu.regsD_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45353 sys1.cpu.regsD_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45354 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 45355 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 45358 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 45359 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 45360 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.sym 45361 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 45364 sys1.cpu.regsD_SB_LUT4_O_14_I1
.sym 45365 sys1.cpu.regsD_SB_LUT4_O_14_I0
.sym 45366 sys1.cpu.regsD_SB_LUT4_O_14_I2
.sym 45367 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 45371 sys1.cpu.regsD[8]
.sym 45376 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 45377 sys1.cdo[7]
.sym 45378 sys1.cpu.Bimm[7]
.sym 45379 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 45382 sys1.cpu.regsD[30]
.sym 45386 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 45387 clk_$glb_clk
.sym 45389 sys1.cpu.PCimm[4]
.sym 45390 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I3
.sym 45391 sys1.cpu.PCimm[13]
.sym 45392 sys1.cpu.regs[3][29]
.sym 45393 sys1.cpu.PCimm[14]
.sym 45394 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I3
.sym 45395 sys1.cpu.PCimm[16]
.sym 45396 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I2
.sym 45397 sys1.cpu.regsD[24]
.sym 45399 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 45400 sys1.cpu.ldstaddr[30]
.sym 45401 sys1.cpu.rdata_SB_LUT4_O_28_I1
.sym 45402 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I3
.sym 45404 sys1.cpu.Bimm[9]
.sym 45405 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 45406 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 45407 sys1.cpu.regsD_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 45408 sys1.dout_spi_LORA[29]
.sym 45409 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 45410 EN_1V4_M4$SB_IO_OUT
.sym 45411 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 45412 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 45413 sys1.cdi[24]
.sym 45414 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I3
.sym 45415 sys1.cpu.PCadd1[5]
.sym 45416 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I3
.sym 45417 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 45418 sys1.cpu.regsD[27]
.sym 45419 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 45420 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 45421 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 45422 sys1.cpu.IR[19]
.sym 45423 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 45424 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I3
.sym 45431 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 45432 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 45433 sys1.cpu.Bimm[9]
.sym 45434 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 45435 sys1.cpu.IR[3]
.sym 45439 sys1.cpu.IR[17]
.sym 45440 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 45441 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 45442 sys1.cpu.IR[20]
.sym 45443 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 45444 sys1.cpu.IR[14]
.sym 45445 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 45451 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 45452 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45453 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 45455 sys1.cpu.Bimm[8]
.sym 45456 sys1.cpu.regsD[4]
.sym 45457 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 45458 sys1.cpu.aluAdder_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 45459 sys1.cpu.Bimm[6]
.sym 45460 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 45463 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 45464 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 45465 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 45469 sys1.cpu.IR[3]
.sym 45471 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 45476 sys1.cpu.aluAdder_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 45477 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 45483 sys1.cpu.regsD[4]
.sym 45487 sys1.cpu.IR[17]
.sym 45488 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 45489 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 45493 sys1.cpu.Bimm[9]
.sym 45494 sys1.cpu.Bimm[8]
.sym 45495 sys1.cpu.IR[20]
.sym 45496 sys1.cpu.Bimm[6]
.sym 45499 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 45500 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 45505 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 45506 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 45507 sys1.cpu.IR[14]
.sym 45509 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 45510 clk_$glb_clk
.sym 45512 sys1.cpu.PC[6]
.sym 45513 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I3
.sym 45514 sys1.cpu.regsD_SB_LUT4_O_11_I0
.sym 45515 sys1.cpu.PCimm[12]
.sym 45516 sys1.cpu.PCimm[18]
.sym 45517 sys1.irqvect[1][15]
.sym 45518 sys1.cpu.PCimm[19]
.sym 45519 sys1.cpu.ldstaddr_SB_LUT4_O_5_I2
.sym 45522 sys1.cdo[7]
.sym 45523 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 45524 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 45525 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 45526 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 45527 sys1.cpu.regs[3][29]
.sym 45528 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 45529 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I2
.sym 45530 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 45531 sys1.cpu.IR[3]
.sym 45532 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 45533 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 45534 sys1.cpu.PCimm[17]
.sym 45535 $PACKER_VCC_NET
.sym 45536 sys1.cpu.Bimm[4]
.sym 45537 sys1.cpu.IR[24]
.sym 45538 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 45540 sys1.cpu.mmode
.sym 45541 sys1.cdi[29]
.sym 45542 sys1.cpu.PC0[29]
.sym 45543 sys1.cpu.PC[29]
.sym 45544 sys1.cpu.IR[14]
.sym 45545 sys1.cpu.Bimm[6]
.sym 45546 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 45547 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 45554 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 45555 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 45556 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 45557 sys1.cdi[27]
.sym 45558 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 45559 sys1.cpu.IR[13]
.sym 45561 sys1.cpu.IR[24]
.sym 45562 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2
.sym 45563 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 45564 sys1.cpu.Bimm[10]
.sym 45566 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 45568 sys1.cpu.Bimm[12]
.sym 45569 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 45570 sys1.cpu.regsD_SB_LUT4_O_11_I1
.sym 45571 sys1.cpu.regsD_SB_LUT4_O_11_I0
.sym 45573 sys1.cdi[24]
.sym 45575 sys1.cpu.regsD[8]
.sym 45576 sys1.cpu.IR[21]
.sym 45577 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 45579 sys1.cpu.Bimm[7]
.sym 45580 sys1.cpu.Bimm[5]
.sym 45581 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 45582 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 45583 sys1.cpu.regsD_SB_LUT4_O_11_I2
.sym 45586 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 45587 sys1.cpu.regsD_SB_LUT4_O_11_I2
.sym 45588 sys1.cpu.regsD_SB_LUT4_O_11_I0
.sym 45589 sys1.cpu.regsD_SB_LUT4_O_11_I1
.sym 45592 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 45593 sys1.cpu.IR[13]
.sym 45594 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 45595 sys1.cdi[27]
.sym 45599 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 45600 sys1.cpu.Bimm[12]
.sym 45607 sys1.cpu.regsD[8]
.sym 45610 sys1.cdi[24]
.sym 45611 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 45612 sys1.cpu.IR[13]
.sym 45613 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 45616 sys1.cpu.Bimm[7]
.sym 45617 sys1.cpu.Bimm[12]
.sym 45618 sys1.cpu.IR[21]
.sym 45619 sys1.cpu.Bimm[10]
.sym 45622 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2
.sym 45623 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 45624 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 45625 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 45628 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 45629 sys1.cpu.Bimm[5]
.sym 45630 sys1.cpu.IR[24]
.sym 45631 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 45632 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 45633 clk_$glb_clk
.sym 45635 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I3
.sym 45636 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I3
.sym 45637 sys1.cpu.regsD[29]
.sym 45638 sys1.cpu.regsD_SB_LUT4_O_9_I0
.sym 45639 sys1.cpu.PCimm[3]
.sym 45640 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I3
.sym 45641 sys1.cpu.Bimm[4]
.sym 45642 sys1.cpu.regsD_SB_LUT4_O_9_I1
.sym 45644 sys1.irqvect[1][15]
.sym 45645 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 45646 sys1.cpu.regsD[8]
.sym 45647 sys1.cpu.regsD[27]
.sym 45648 sys1.cpu.PCci[23]
.sym 45649 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 45651 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 45652 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45653 sys1.cpu.PCci[22]
.sym 45654 sys1.cpu.PC[6]
.sym 45655 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 45656 sys1.cpu.Bimm[12]
.sym 45657 $PACKER_VCC_NET
.sym 45659 sys1.ca[7]
.sym 45660 sys1.cpu.regsD[8]
.sym 45661 sys1.cpu.regsD[8]
.sym 45662 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I3
.sym 45663 sys1.cpu.PC[5]
.sym 45664 sys1.cpu.regsD[30]
.sym 45665 sys1.cpu.aluAdder_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 45666 sys1.cpu.Bimm[5]
.sym 45667 sys1.cdi[11]
.sym 45668 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I3
.sym 45669 sys1.cpu.aluIn1[24]
.sym 45670 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 45676 sys1.cdo[6]
.sym 45677 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45679 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_4_O
.sym 45682 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45683 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 45685 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45686 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 45687 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 45688 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 45689 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_3_O
.sym 45690 sys1.cpu.aluAdder[5]
.sym 45691 sys1.cpu.aluAdder_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 45692 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 45695 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O
.sym 45699 sys1.cpu.aluIn1[5]
.sym 45700 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 45702 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 45703 sys1.owr_SB_LUT4_O_I2
.sym 45705 sys1.cpu.Bimm[6]
.sym 45707 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45710 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 45715 sys1.cpu.aluIn1[5]
.sym 45716 sys1.cpu.aluAdder_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 45717 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 45721 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_3_O
.sym 45722 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_4_O
.sym 45724 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O
.sym 45727 sys1.cpu.aluIn1[5]
.sym 45728 sys1.cpu.aluAdder_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 45729 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 45730 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45733 sys1.cpu.Bimm[6]
.sym 45734 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 45735 sys1.cdo[6]
.sym 45736 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 45739 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 45745 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 45746 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 45747 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45748 sys1.cpu.aluAdder[5]
.sym 45752 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 45754 sys1.owr_SB_LUT4_O_I2
.sym 45755 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 45756 clk_$glb_clk
.sym 45759 sys1.cpu.PCadd1[3]
.sym 45760 sys1.cpu.PCadd1[4]
.sym 45761 sys1.cpu.PCadd1[5]
.sym 45762 sys1.cpu.PCadd1[6]
.sym 45763 sys1.cpu.PCadd1[7]
.sym 45764 sys1.cpu.PCadd1[8]
.sym 45765 sys1.cpu.PCadd1[9]
.sym 45766 sys1.cpu.regs[0][4]
.sym 45768 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 45769 sys1.cpu.rdata_SB_LUT4_O_4_I3
.sym 45770 sys1.cpu.rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 45771 sys1.cpu.PCci[31]
.sym 45772 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 45773 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 45774 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 45775 sys1.cpu.IR[13]
.sym 45776 sys1.cpu.regs[7][30]
.sym 45777 $PACKER_VCC_NET
.sym 45778 sys1.cpu.regs[7][11]
.sym 45779 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I2
.sym 45780 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 45781 sys1.cpu.regsD[29]
.sym 45782 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45783 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 45784 sys1.cdi[28]
.sym 45785 sys1.cpu.PCadd1[19]
.sym 45786 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 45787 sys1.cpu.IR[23]
.sym 45788 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 45789 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 45790 sys1.cdo[30]
.sym 45791 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 45792 sys1.cpu.PCadd1[13]
.sym 45793 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 45801 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 45802 sys1.cpu.PC[29]
.sym 45810 sys1.cpu.PC[30]
.sym 45814 sys1.cpu.ldstaddr[29]
.sym 45817 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 45818 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 45823 sys1.cpu.ldstaddr[30]
.sym 45825 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 45835 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 45840 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 45847 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 45850 sys1.cpu.ldstaddr[30]
.sym 45851 sys1.cpu.PC[30]
.sym 45852 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 45857 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 45862 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 45864 sys1.cpu.PC[29]
.sym 45865 sys1.cpu.ldstaddr[29]
.sym 45869 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 45877 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 45878 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 45879 clk_$glb_clk
.sym 45881 sys1.cpu.PCadd1[10]
.sym 45882 sys1.cpu.PCadd1[11]
.sym 45883 sys1.cpu.PCadd1[12]
.sym 45884 sys1.cpu.PCadd1[13]
.sym 45885 sys1.cpu.PCadd1[14]
.sym 45886 sys1.cpu.PCadd1[15]
.sym 45887 sys1.cpu.PCadd1[16]
.sym 45888 sys1.cpu.PCadd1[17]
.sym 45889 sys1.cpu.rdata_SB_LUT4_O_18_I1_SB_LUT4_O_I1
.sym 45891 sys1.cpu.aluAdder_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 45892 L_TX$SB_IO_OUT
.sym 45894 sys1.cpu.PCadd1[8]
.sym 45895 sys1.cpu.PC[8]
.sym 45896 sys1.cpu.PC[29]
.sym 45897 sys1.cpu.rdata_SB_LUT4_O_21_I1_SB_LUT4_O_I1
.sym 45898 sys1.cpu.PC[30]
.sym 45899 sys1.cpu.rdata_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.sym 45900 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 45902 sys1.cpu.PC[4]
.sym 45903 sys1.cpu.PC[8]
.sym 45904 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 45905 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 45906 sys1.cpu.PC[21]
.sym 45907 sys1.cpu.PCadd1[5]
.sym 45908 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 45909 sys1.cpu.IR[19]
.sym 45910 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45912 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 45913 sys1.cpu.aluAdder[3]
.sym 45914 sys1.cpu.regsD[30]
.sym 45915 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 45916 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 45923 sys1.cpu.regsD[8]
.sym 45924 sys1.cdo[5]
.sym 45929 sys1.cpu.PC[3]
.sym 45930 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 45932 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 45933 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 45935 sys1.cdo_SB_LUT4_O_14_I3
.sym 45936 sys1.cpu.Bimm[5]
.sym 45937 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_I2_I1
.sym 45938 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 45939 sys1.cpu.aluAdder[3]
.sym 45941 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 45942 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 45943 sys1.cpu.Bimm[5]
.sym 45946 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 45947 sys1.owr_SB_LUT4_O_2_I2
.sym 45948 sys1.cpu.aluAdder[4]
.sym 45949 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 45951 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 45952 sys1.owr_SB_LUT4_O_2_I3
.sym 45956 sys1.cpu.regsD[8]
.sym 45961 sys1.owr_SB_LUT4_O_2_I3
.sym 45962 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 45963 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 45964 sys1.owr_SB_LUT4_O_2_I2
.sym 45967 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 45970 sys1.cpu.aluAdder[3]
.sym 45973 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 45974 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 45975 sys1.cpu.Bimm[5]
.sym 45976 sys1.cdo[5]
.sym 45979 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_I2_I1
.sym 45981 sys1.cdo_SB_LUT4_O_14_I3
.sym 45982 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 45985 sys1.cpu.aluAdder[4]
.sym 45986 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 45992 sys1.cpu.PC[3]
.sym 45994 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 45997 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 45999 sys1.cpu.Bimm[5]
.sym 46000 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 46001 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 46002 clk_$glb_clk
.sym 46004 sys1.cpu.PCadd1[18]
.sym 46005 sys1.cpu.PCadd1[19]
.sym 46006 sys1.cpu.PCadd1[20]
.sym 46007 sys1.cpu.PCadd1[21]
.sym 46008 sys1.cpu.PCadd1[22]
.sym 46009 sys1.cpu.PCadd1[23]
.sym 46010 sys1.cpu.PCadd1[24]
.sym 46011 sys1.cpu.PCadd1[25]
.sym 46012 sys1.cpu.PC[16]
.sym 46014 sys1.cpu.aluIn1_SB_LUT4_O_15_I3
.sym 46015 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 46017 sys1.cpu.PCadd1[16]
.sym 46018 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I2
.sym 46019 sys1.cpu.regsD_SB_LUT4_O_13_I2
.sym 46020 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 46021 sys1.cpu.PC[11]
.sym 46022 sys1.cpu.PC[15]
.sym 46023 sys1.cpu.PC0[4]
.sym 46024 $PACKER_VCC_NET
.sym 46026 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 46027 sys1.cpu.PCadd1[12]
.sym 46028 sys1.cpu.PC[31]
.sym 46029 sys1.cpu.Bimm[3]
.sym 46030 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 46031 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46032 sys1.cpu.PCadd1[26]
.sym 46033 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 46034 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46035 sys1.cpu.PC[29]
.sym 46036 sys1.cpu.IR[14]
.sym 46037 sys1.ca[2]
.sym 46038 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 46039 sys1.cpu.Bimm[2]
.sym 46045 sys1.cpu.Bimm[3]
.sym 46046 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 46047 sys1.cpu.rdata_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 46048 sys1.owr_SB_LUT4_O_2_I2
.sym 46049 sys1.cpu.rdata_SB_LUT4_O_3_I3
.sym 46051 sys1.cpu.PC[22]
.sym 46052 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 46053 sys1.dout_spi_LORA[28]
.sym 46055 sys1.cpu.rdata_SB_LUT4_O_3_I2
.sym 46056 sys1.cpu.rdata_SB_LUT4_O_3_I1
.sym 46057 sys1.cpu.IR[23]
.sym 46058 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 46062 sys1.dout_spi_LORA[27]
.sym 46063 sys1.cpu.rdata_SB_LUT4_O_4_I1
.sym 46064 sys1.cpu.rdata_SB_LUT4_O_4_I2
.sym 46065 sys1.cdi[11]
.sym 46066 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 46067 sys1.cdi[27]
.sym 46071 sys1.cpu.rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 46072 sys1.cpu.rdata_SB_LUT4_O_4_I3
.sym 46074 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46075 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 46076 sys1.cpu.regsD_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 46078 sys1.cpu.Bimm[3]
.sym 46079 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 46080 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 46081 sys1.cpu.IR[23]
.sym 46084 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 46085 sys1.cpu.rdata_SB_LUT4_O_3_I1
.sym 46086 sys1.cpu.rdata_SB_LUT4_O_3_I2
.sym 46087 sys1.cpu.rdata_SB_LUT4_O_3_I3
.sym 46090 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46091 sys1.dout_spi_LORA[28]
.sym 46092 sys1.cpu.rdata_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 46096 sys1.cpu.rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 46098 sys1.dout_spi_LORA[27]
.sym 46099 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46102 sys1.cpu.regsD_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 46105 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 46109 sys1.cpu.PC[22]
.sym 46114 sys1.cpu.rdata_SB_LUT4_O_4_I3
.sym 46115 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 46116 sys1.cpu.rdata_SB_LUT4_O_4_I1
.sym 46117 sys1.cpu.rdata_SB_LUT4_O_4_I2
.sym 46120 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 46121 sys1.cdi[27]
.sym 46122 sys1.owr_SB_LUT4_O_2_I2
.sym 46123 sys1.cdi[11]
.sym 46125 clk_$glb_clk
.sym 46127 sys1.cpu.PCadd1[26]
.sym 46128 sys1.cpu.PCadd1[27]
.sym 46129 sys1.cpu.PCadd1[28]
.sym 46130 sys1.cpu.PCadd1[29]
.sym 46131 sys1.cpu.PCadd1[30]
.sym 46132 sys1.cpu.PCadd1[31]
.sym 46133 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O
.sym 46134 sys1.irqvect[0][20]
.sym 46137 sys1.cpu.regsD_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46138 sys1.cpu.aluAdder_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 46139 sys1.ca[10]
.sym 46140 sys1.cpu.PCci[23]
.sym 46141 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 46142 sys1.cdo_SB_LUT4_O_9_I1
.sym 46143 sys1.cpu.PC[25]
.sym 46144 sys1.cpu.aluAdder[24]
.sym 46145 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 46146 $PACKER_VCC_NET
.sym 46147 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 46148 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 46149 sys1.dout_spi_LORA[28]
.sym 46150 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46151 sys1.cdi[11]
.sym 46152 sys1.cpu.regsD[8]
.sym 46153 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46154 sys1.cpu.PC[5]
.sym 46155 sys1.ca[7]
.sym 46156 sys1.cpu.rdata_SB_LUT4_O_18_I2
.sym 46157 sys1.cpu.PC0[8]
.sym 46158 sys1.cpu.Bimm[5]
.sym 46159 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O
.sym 46160 sys1.cpu.regsD[30]
.sym 46161 sys1.cpu.aluIn1[24]
.sym 46162 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 46168 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 46169 sys1.cpu.PC[8]
.sym 46170 sys1.owr[3]
.sym 46171 gpout_bus[28]
.sym 46172 sys1.cpu.regsD_SB_LUT4_O_24_I2
.sym 46173 sys1.cpu.regsD_SB_LUT4_O_24_I0
.sym 46175 sys1.cpu.PC0[22]
.sym 46176 sys1.cpu.PC[22]
.sym 46177 sys1.tcount[28]
.sym 46179 sys1.cpu.aluAdder[2]
.sym 46181 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 46182 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 46186 sys1.cdo[28]
.sym 46187 sys1.cpu.aluAdder[18]
.sym 46188 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 46190 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46192 sys1.cpu.IR[22]
.sym 46194 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 46195 sys1.cpu.regsD_SB_LUT4_O_24_I1
.sym 46197 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46198 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 46199 sys1.cpu.Bimm[2]
.sym 46201 sys1.cpu.Bimm[2]
.sym 46202 sys1.cpu.IR[22]
.sym 46203 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 46204 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 46208 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 46209 sys1.cpu.aluAdder[18]
.sym 46213 sys1.cpu.regsD_SB_LUT4_O_24_I1
.sym 46214 sys1.cpu.regsD_SB_LUT4_O_24_I0
.sym 46215 sys1.cpu.regsD_SB_LUT4_O_24_I2
.sym 46216 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 46220 sys1.cdo[28]
.sym 46225 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46226 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 46227 sys1.tcount[28]
.sym 46228 gpout_bus[28]
.sym 46231 sys1.cpu.PC[8]
.sym 46234 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46237 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 46239 sys1.cpu.aluAdder[2]
.sym 46243 sys1.cpu.PC[22]
.sym 46244 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 46245 sys1.cpu.PC0[22]
.sym 46246 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46247 sys1.owr[3]
.sym 46248 clk_$glb_clk
.sym 46250 sys1.ca[7]
.sym 46251 sys1.cpu.PCci[21]
.sym 46252 sys1.ca[5]
.sym 46253 sys1.cpu.addr_SB_LUT4_O_I3
.sym 46254 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 46255 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 46256 sys1.cdi[11]
.sym 46257 sys1.cpu.PCci[16]
.sym 46259 sys1.cpu.PC0[30]
.sym 46260 sys1.cpu.regsD[1]
.sym 46262 sys1.cpu.PC[26]
.sym 46263 $PACKER_VCC_NET
.sym 46264 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 46266 sys1.owr[3]
.sym 46267 sys1.cpu.aluAdder[2]
.sym 46268 sys1.cpu.regsD[11]
.sym 46269 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I2
.sym 46270 sys1.cpu.regsQ1[22]
.sym 46271 sys1.cpu.PC0[22]
.sym 46272 sys1.cpu.Bimm[10]
.sym 46273 sys1.cpu.PC[28]
.sym 46274 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46275 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 46276 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 46277 sys1.cpu.rdata_SB_LUT4_O_1_I1
.sym 46278 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46279 sys1.cpu.IR[23]
.sym 46280 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 46282 sys1.cdo[30]
.sym 46283 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 46284 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 46285 sys1.owr[1]
.sym 46292 sys1.cpu.regsD_SB_LUT4_O_8_I2
.sym 46294 sys1.cdi[30]
.sym 46296 LORA_DIO1_SB_LUT4_I1_I3
.sym 46297 sys1.cpu.IR[13]
.sym 46298 sys1.cpu.rdata_SB_LUT4_O_1_I2
.sym 46299 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 46300 sys1.cpu.regsD_SB_LUT4_O_8_I3
.sym 46301 sys1.cpu.rdata_SB_LUT4_O_1_I1
.sym 46302 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 46303 LORA_BUSY$SB_IO_IN
.sym 46304 ICE_LED4$SB_IO_OUT
.sym 46305 sys1.cpu.regsD_SB_LUT4_O_8_I1
.sym 46306 sys1.cpu.regsD_SB_LUT4_O_5_I1
.sym 46308 sys1.cdo[8]
.sym 46309 LORA_BUSY_SB_LUT4_I2_I0
.sym 46310 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 46317 sys1.cpu.PC0[8]
.sym 46318 sys1.cpu.rdata_SB_LUT4_O_1_I3
.sym 46320 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 46321 sys1.cdo[5]
.sym 46322 sys1.cdo[1]
.sym 46324 ICE_LED4$SB_IO_OUT
.sym 46325 LORA_DIO1_SB_LUT4_I1_I3
.sym 46326 LORA_BUSY_SB_LUT4_I2_I0
.sym 46327 LORA_BUSY$SB_IO_IN
.sym 46330 sys1.cdi[30]
.sym 46331 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 46332 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 46333 sys1.cpu.IR[13]
.sym 46337 sys1.cpu.regsD_SB_LUT4_O_8_I2
.sym 46338 sys1.cpu.regsD_SB_LUT4_O_8_I3
.sym 46339 sys1.cpu.regsD_SB_LUT4_O_8_I1
.sym 46342 sys1.cpu.rdata_SB_LUT4_O_1_I2
.sym 46343 sys1.cpu.rdata_SB_LUT4_O_1_I3
.sym 46344 sys1.cpu.rdata_SB_LUT4_O_1_I1
.sym 46345 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 46349 sys1.cdo[5]
.sym 46355 sys1.cdo[1]
.sym 46360 sys1.cpu.regsD_SB_LUT4_O_5_I1
.sym 46361 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 46363 sys1.cpu.PC0[8]
.sym 46366 sys1.cdo[8]
.sym 46370 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 46371 clk_$glb_clk
.sym 46373 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 46374 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46375 sys1.cpu.ldstaddr_SB_LUT4_O_6_I2
.sym 46376 sys1.cpu.Bimm[5]
.sym 46377 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2
.sym 46378 sys1.cpu.PCci[17]
.sym 46379 sys1.cdi[25]
.sym 46380 sys1.cpu.regsD_SB_LUT4_O_21_I1
.sym 46381 sys1.ca[11]
.sym 46382 sys1.cpu.regsD_SB_LUT4_O_8_I3
.sym 46383 sys1.cpu.regsD_SB_LUT4_O_8_I3
.sym 46384 sys1.cpu.regsD_SB_LUT4_O_24_I1
.sym 46385 $PACKER_VCC_NET
.sym 46386 sys1.cpu.PC[16]
.sym 46387 EN_5V_UP$SB_IO_OUT
.sym 46388 sys1.cpu.rdata_SB_LUT4_O_18_I1
.sym 46389 sys1.dout_spi_LORA[5]
.sym 46390 sys1.dout_spi_LORA[7]
.sym 46391 sys1.cpu.regsD[30]
.sym 46392 sys1.cdo[6]
.sym 46393 sys1.cpu.regsD_SB_LUT4_O_8_I1
.sym 46394 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 46395 sys1.dout_spi_LORA[27]
.sym 46396 sys1.cdo[14]
.sym 46397 sys1.ca[5]
.sym 46398 sys1.cpu.regsD[30]
.sym 46399 sys1.cdo[13]
.sym 46400 sys1.cdo[20]
.sym 46401 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 46402 sys1.cpu.rdata_SB_LUT4_O_5_I1
.sym 46403 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 46404 sys1.cpu.PC[21]
.sym 46405 sys1.cpu.aluAdder[3]
.sym 46406 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46407 sys1.cdo[5]
.sym 46408 sys1.cdo[1]
.sym 46414 sys1.cpu.rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 46416 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 46417 sys1.tcount[27]
.sym 46418 sys1.cdo[25]
.sym 46421 sys1.tcount[30]
.sym 46422 sys1.dout_spi_LORA[30]
.sym 46424 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 46425 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 46426 gpout_bus[25]
.sym 46428 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46431 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O
.sym 46432 gpout_bus[30]
.sym 46434 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46436 sys1.cdo[2]
.sym 46438 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 46440 sys1.cdo[27]
.sym 46441 sys1.owr[3]
.sym 46442 sys1.cdo[30]
.sym 46443 gpout_bus[27]
.sym 46447 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 46448 sys1.tcount[30]
.sym 46449 gpout_bus[30]
.sym 46450 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46453 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 46454 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 46455 gpout_bus[25]
.sym 46456 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 46460 sys1.cdo[30]
.sym 46465 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O
.sym 46467 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 46468 sys1.cdo[2]
.sym 46473 sys1.cdo[25]
.sym 46477 sys1.cdo[27]
.sym 46483 gpout_bus[27]
.sym 46484 sys1.tcount[27]
.sym 46485 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 46486 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46489 sys1.dout_spi_LORA[30]
.sym 46490 sys1.cpu.rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 46492 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46493 sys1.owr[3]
.sym 46494 clk_$glb_clk
.sym 46496 sys1.cdo[26]
.sym 46497 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 46498 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I2
.sym 46499 sys1.cpu.regs[4][27]
.sym 46500 sys1.cpu.regsD_SB_LUT4_O_4_I1
.sym 46501 sys1.cpu.Bimm[8]
.sym 46502 sys1.cpu.regsD_SB_LUT4_O_13_I1
.sym 46503 sys1.cpu.rdata_SB_LUT4_O_6_I2
.sym 46504 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 46506 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 46508 sys1.dout_spi_LORA[30]
.sym 46509 sys1.cpu.rdata_SB_LUT4_O_6_I1
.sym 46510 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 46511 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 46512 sys1.cpu.aluAdder[0]
.sym 46513 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 46514 sys1.cdo[25]
.sym 46515 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46516 sys1.cpu.IR[22]
.sym 46517 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 46518 sys1.cpu.regs[0][23]
.sym 46519 sys1.cpu.Bimm[1]
.sym 46520 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I2
.sym 46522 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46523 sys1.cdi[9]
.sym 46524 sys1.cpu.rdata_SB_LUT4_O_17_I1
.sym 46525 sys1.cpu.Bimm[3]
.sym 46526 sys1.cdo[27]
.sym 46527 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 46528 sys1.ca[8]
.sym 46529 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 46531 sys1.cpu.Bimm[2]
.sym 46538 sys1.cdo[8]
.sym 46539 sys1.owr[1]
.sym 46540 $PACKER_VCC_NET
.sym 46541 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 46542 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46543 $PACKER_VCC_NET
.sym 46546 sys1.cpu.aluAdder[23]
.sym 46548 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 46551 sys1.cdi[30]
.sym 46555 sys1.cpu.rs1[3]
.sym 46556 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 46562 sys1.cdi[14]
.sym 46564 sys1.cpu.rs1[2]
.sym 46565 sys1.cpu.rs1[1]
.sym 46569 $nextpnr_ICESTORM_LC_8$O
.sym 46571 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 46575 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 46577 $PACKER_VCC_NET
.sym 46578 sys1.cpu.rs1[1]
.sym 46581 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 46583 $PACKER_VCC_NET
.sym 46584 sys1.cpu.rs1[2]
.sym 46585 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 46588 $PACKER_VCC_NET
.sym 46589 sys1.cpu.rs1[3]
.sym 46591 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 46594 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 46596 sys1.cpu.aluAdder[23]
.sym 46600 sys1.cpu.rs1[1]
.sym 46601 sys1.cpu.rs1[2]
.sym 46602 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 46603 sys1.cpu.rs1[3]
.sym 46607 sys1.cdo[8]
.sym 46612 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46613 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 46614 sys1.cdi[30]
.sym 46615 sys1.cdi[14]
.sym 46616 sys1.owr[1]
.sym 46617 clk_$glb_clk
.sym 46619 sys1.cpu.regsD_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46620 sys1.cpu.rdata_SB_LUT4_O_18_I2_SB_LUT4_O_I1
.sym 46621 sys1.cpu.rdata_SB_LUT4_O_18_I2
.sym 46622 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 46623 sys1.cpu.rdata_SB_LUT4_O_16_I3
.sym 46624 gpout_bus[13]
.sym 46625 gpout_bus[15]
.sym 46626 sys1.cpu.regsD_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 46627 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I2
.sym 46629 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 46631 sys1.cpu.IR[14]
.sym 46632 sys1.cpu.aluAdder[23]
.sym 46633 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 46634 $PACKER_VCC_NET
.sym 46635 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 46636 sys1.cpu.regs[0][23]
.sym 46637 sys1.cpu.aluAdder[28]
.sym 46638 sys1.dout_spi_LORA[25]
.sym 46639 $PACKER_VCC_NET
.sym 46640 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I0
.sym 46641 sys1.cpu.regsD[27]
.sym 46642 sys1.ca[2]
.sym 46643 sys1.cdi[31]
.sym 46644 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46645 sys1.cdo_SB_LUT4_O_9_I1
.sym 46646 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 46647 LORA_RESET$SB_IO_OUT
.sym 46648 sys1.ca[9]
.sym 46649 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 46650 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 46652 sys1.cdi[10]
.sym 46653 sys1.cpu.aluIn1[24]
.sym 46654 sys1.cpu.rs2[2]
.sym 46660 sys1.cpu.aluAdder[0]
.sym 46661 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 46664 sys1.dout_spi_LORA[10]
.sym 46665 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46666 gpout_bus[26]
.sym 46667 sys1.cpu.rdata_SB_LUT4_O_17_I2
.sym 46668 sys1.cdo[26]
.sym 46669 sys1.dout_spi_LORA[26]
.sym 46670 sys1.cdi[10]
.sym 46671 sys1.owr[3]
.sym 46672 sys1.cpu.rdata_SB_LUT4_O_5_I1
.sym 46673 sys1.cpu.aluAdder[1]
.sym 46674 sys1.dout_spi_LORA[14]
.sym 46675 sys1.dout_spi_ICE[10]
.sym 46676 sys1.cpu.rdata_SB_LUT4_O_17_I3
.sym 46677 sys1.cpu.rdata_SB_LUT4_O_5_I3
.sym 46678 sys1.cpu.rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I1
.sym 46680 sys1.cpu.rdata_SB_LUT4_O_5_I2
.sym 46682 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 46683 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46684 sys1.cpu.rdata_SB_LUT4_O_17_I1
.sym 46686 sys1.cdi[26]
.sym 46687 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 46691 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46693 sys1.cpu.aluAdder[1]
.sym 46694 sys1.cdi[26]
.sym 46695 sys1.cpu.aluAdder[0]
.sym 46696 sys1.cdi[10]
.sym 46699 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46700 sys1.dout_spi_LORA[26]
.sym 46701 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 46702 gpout_bus[26]
.sym 46705 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 46706 sys1.cpu.rdata_SB_LUT4_O_5_I3
.sym 46707 sys1.cpu.rdata_SB_LUT4_O_5_I2
.sym 46708 sys1.cpu.rdata_SB_LUT4_O_5_I1
.sym 46711 sys1.cdo[26]
.sym 46717 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46719 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 46723 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46724 sys1.dout_spi_LORA[10]
.sym 46725 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46726 sys1.dout_spi_ICE[10]
.sym 46729 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 46730 sys1.cpu.rdata_SB_LUT4_O_17_I1
.sym 46731 sys1.cpu.rdata_SB_LUT4_O_17_I3
.sym 46732 sys1.cpu.rdata_SB_LUT4_O_17_I2
.sym 46735 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46736 sys1.cpu.rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I1
.sym 46737 sys1.dout_spi_LORA[14]
.sym 46739 sys1.owr[3]
.sym 46740 clk_$glb_clk
.sym 46742 sys1.cpu.Bimm[6]
.sym 46743 sys1.cdi[9]
.sym 46744 sys1.cpu.Bimm[3]
.sym 46745 sys1.cpu.regsD_SB_LUT4_O_7_I1
.sym 46746 sys1.cpu.PCci[15]
.sym 46747 sys1.cpu.Bimm[2]
.sym 46748 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 46749 sys1.cpu.regsD_SB_LUT4_O_12_I1
.sym 46751 sys1.cdo[13]
.sym 46752 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46753 sys1.cpu.aluAdder_SB_LUT4_O_11_I2
.sym 46754 sys1.cpu.aluAdder[29]
.sym 46755 $PACKER_VCC_NET
.sym 46756 sys1.cpu.aluAdder[1]
.sym 46757 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 46758 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 46759 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 46760 sys1.cdo[12]
.sym 46761 sys1.cpu.aluAdder[1]
.sym 46762 sys1.dout_spi_LORA[14]
.sym 46763 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 46764 sys1.cpu.aluAdder[0]
.sym 46765 sys1.dout_spi_LORA[26]
.sym 46766 sys1.cpu.regsD[31]
.sym 46767 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 46768 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 46769 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 46770 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46772 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 46773 sys1.owr[1]
.sym 46774 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 46775 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 46776 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 46777 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46783 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46784 $PACKER_VCC_NET
.sym 46785 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 46786 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 46787 sys1.cpu.rdata_SB_LUT4_O_21_I2
.sym 46788 sys1.cpu.rdata_SB_LUT4_O_21_I3
.sym 46789 sys1.tcount[10]
.sym 46790 sys1.cpu.aluAdder[10]
.sym 46791 sys1.cpu.aluAdder[8]
.sym 46793 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 46794 LORA_RESET_SB_LUT4_I0_O
.sym 46795 LORA_RESET_SB_LUT4_I0_I3
.sym 46796 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 46799 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 46800 sys1.cpu.aluAdder_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 46801 sys1.cpu.aluAdder[2]
.sym 46802 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 46803 sys1.cpu.rs1[1]
.sym 46804 sys1.cpu.aluAdder[29]
.sym 46805 sys1.cdo_SB_LUT4_O_9_I1
.sym 46807 LORA_RESET$SB_IO_OUT
.sym 46808 sys1.cpu.aluAdder[25]
.sym 46809 sys1.cpu.aluAdder[26]
.sym 46810 sys1.cpu.aluAdder[3]
.sym 46811 sys1.cpu.aluAdder[31]
.sym 46812 sys1.cpu.rdata_SB_LUT4_O_21_I1
.sym 46813 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46814 sys1.cpu.aluAdder[5]
.sym 46816 sys1.cpu.aluAdder[3]
.sym 46817 sys1.cpu.aluAdder[26]
.sym 46818 sys1.cpu.aluAdder[5]
.sym 46819 sys1.cpu.aluAdder[29]
.sym 46822 $PACKER_VCC_NET
.sym 46823 sys1.cpu.rs1[1]
.sym 46824 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 46828 sys1.cpu.rdata_SB_LUT4_O_21_I1
.sym 46829 sys1.cpu.rdata_SB_LUT4_O_21_I3
.sym 46830 sys1.cpu.rdata_SB_LUT4_O_21_I2
.sym 46831 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 46834 LORA_RESET$SB_IO_OUT
.sym 46835 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 46836 LORA_RESET_SB_LUT4_I0_I3
.sym 46837 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 46840 sys1.tcount[10]
.sym 46842 LORA_RESET_SB_LUT4_I0_O
.sym 46843 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 46846 sys1.cpu.aluAdder[10]
.sym 46847 sys1.cpu.aluAdder[25]
.sym 46848 sys1.cpu.aluAdder[31]
.sym 46849 sys1.cpu.aluAdder[2]
.sym 46854 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 46855 sys1.cpu.aluAdder_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 46858 sys1.cpu.aluAdder[8]
.sym 46859 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 46860 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 46861 sys1.cdo_SB_LUT4_O_9_I1
.sym 46865 sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46866 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 46867 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 46868 sys1.cpu.regsD_SB_LUT4_O_12_I2
.sym 46869 sys1.cpu.regsD_SB_LUT4_O_1_I2
.sym 46870 sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 46871 sys1.cpu.regsD[31]
.sym 46872 sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 46873 sys1.cpu.ldstaddr[30]
.sym 46875 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 46877 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 46878 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 46879 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 46880 sys1.cpu.regsD_SB_LUT4_O_22_I1
.sym 46881 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 46882 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 46883 sys1.cpu.rdata_SB_LUT4_O_22_I3
.sym 46884 sys1.cpu.aluAdder[9]
.sym 46886 sys1.cpu.aluAdder[10]
.sym 46887 sys1.cpu.aluAdder[8]
.sym 46888 $PACKER_VCC_NET
.sym 46889 sys1.cpu.regsD[0]
.sym 46890 sys1.cdo[9]
.sym 46891 sys1.cpu.aluIn1[31]
.sym 46892 sys1.cpu.Bimm[12]
.sym 46893 sys1.cpu.regsD_SB_LUT4_O_20_I3
.sym 46894 sys1.cdo[1]
.sym 46895 sys1.cpu.regsQ1[19]
.sym 46896 sys1.cpu.aluAdder[3]
.sym 46897 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 46898 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 46899 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46900 sys1.cpu.aluAdder[5]
.sym 46907 sys1.cpu.regsD_SB_LUT4_O_6_I3
.sym 46908 sys1.cpu.regsD_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 46909 sys1.cpu.IR[13]
.sym 46911 sys1.cpu.aluIn1[0]
.sym 46912 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 46913 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 46915 sys1.cpu.IR[12]
.sym 46916 sys1.cpu.LTU_SB_LUT4_I1_O
.sym 46917 sys1.cpu.regsD_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 46918 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 46919 sys1.cpu.IR[14]
.sym 46921 sys1.cpu.regsD_SB_LUT4_O_6_I0
.sym 46922 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1
.sym 46923 sys1.cpu.regsD_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 46924 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 46927 sys1.cpu.regsD_SB_LUT4_O_6_I2
.sym 46929 sys1.cpu.LTU_SB_LUT4_I3_1_I2
.sym 46930 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46932 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 46933 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 46935 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 46936 sys1.cpu.LTU
.sym 46937 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 46940 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 46941 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 46942 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 46945 sys1.cpu.aluIn1[0]
.sym 46946 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 46947 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46948 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 46951 sys1.cpu.IR[14]
.sym 46952 sys1.cpu.LTU_SB_LUT4_I3_1_I2
.sym 46953 sys1.cpu.IR[12]
.sym 46954 sys1.cpu.LTU
.sym 46958 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 46959 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 46960 sys1.cpu.IR[14]
.sym 46963 sys1.cpu.regsD_SB_LUT4_O_6_I0
.sym 46964 sys1.cpu.regsD_SB_LUT4_O_6_I3
.sym 46965 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 46966 sys1.cpu.regsD_SB_LUT4_O_6_I2
.sym 46969 sys1.cpu.IR[13]
.sym 46970 sys1.cpu.regsD_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 46971 sys1.cpu.regsD_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 46972 sys1.cpu.regsD_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 46975 sys1.cpu.IR[14]
.sym 46976 sys1.cpu.IR[13]
.sym 46977 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1
.sym 46978 sys1.cpu.LTU_SB_LUT4_I1_O
.sym 46981 sys1.cpu.aluIn1[0]
.sym 46982 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 46983 sys1.cpu.LTU_SB_LUT4_I1_O
.sym 46984 sys1.cpu.IR[14]
.sym 46988 sys1.cpu.regs[2][31]
.sym 46989 sys1.cpu.aluAdder_SB_LUT4_O_13_I2
.sym 46990 sys1.cpu.regsD_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46991 sys1.cpu.regsD_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46992 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 46993 sys1.cpu.regsD_SB_LUT4_O_7_I2
.sym 46994 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 46995 sys1.cpu.regsD_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 46996 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 46997 sys1.cdo[7]
.sym 46998 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 47000 sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 47001 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.sym 47003 sys1.cpu.regsD_SB_LUT4_O_12_I2
.sym 47004 sys1.cpu.aluAdder_SB_LUT4_O_28_I2_SB_LUT4_O_I3
.sym 47005 sys1.cpu.IR[13]
.sym 47006 sys1.cpu.aluAdder[0]
.sym 47007 sys1.cpu.aluAdder[17]
.sym 47008 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 47009 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 47010 sys1.cpu.regsD[0]
.sym 47011 LORA_RESET_SB_LUT4_I0_I3
.sym 47013 sys1.cpu.aluIn1[5]
.sym 47014 sys1.cpu.regsD[1]
.sym 47015 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 47016 sys1.ca[8]
.sym 47017 sys1.cpu.regsD[0]
.sym 47018 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 47020 sys1.cpu.regsD[31]
.sym 47023 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 47029 sys1.cpu.regsD_SB_LUT4_O_I2
.sym 47031 sys1.cpu.aluAdder[22]
.sym 47032 sys1.cpu.LTU
.sym 47033 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_I2_O
.sym 47034 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47035 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47036 sys1.cpu.aluAdder[16]
.sym 47037 sys1.cdo_SB_LUT4_O_22_I3
.sym 47038 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 47039 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 47040 sys1.cpu.aluAdder[28]
.sym 47042 sys1.cpu.aluAdder[24]
.sym 47043 sys1.cpu.regsD_SB_LUT4_O_I1
.sym 47045 sys1.cpu.aluAdder[17]
.sym 47046 sys1.cpu.aluAdder[0]
.sym 47047 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 47048 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 47050 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47051 sys1.cpu.aluIn1[31]
.sym 47052 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47054 sys1.cdo[1]
.sym 47055 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47056 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 47059 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 47060 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 47062 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 47063 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 47064 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47065 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 47068 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47069 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 47071 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 47074 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_I2_O
.sym 47076 sys1.cpu.aluIn1[31]
.sym 47077 sys1.cpu.LTU
.sym 47080 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47081 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47082 sys1.cpu.aluAdder[0]
.sym 47083 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 47086 sys1.cpu.aluAdder[24]
.sym 47087 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47088 sys1.cpu.aluAdder[22]
.sym 47089 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47092 sys1.cpu.regsD_SB_LUT4_O_I1
.sym 47093 sys1.cpu.regsD_SB_LUT4_O_I2
.sym 47094 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 47099 sys1.cpu.aluAdder[0]
.sym 47100 sys1.cdo[1]
.sym 47101 sys1.cdo_SB_LUT4_O_22_I3
.sym 47105 sys1.cpu.aluAdder[28]
.sym 47106 sys1.cpu.aluAdder[16]
.sym 47107 sys1.cpu.aluAdder[17]
.sym 47111 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47112 sys1.cpu.regs[11][9]
.sym 47113 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47114 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47115 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47116 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 47117 sys1.cpu.regsD_SB_LUT4_O_9_I2
.sym 47118 sys1.cpu.regs[11][1]
.sym 47120 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 47123 sys1.cpu.aluIn1[27]
.sym 47124 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 47125 sys1.cpu.regsD[1]
.sym 47126 sys1.cpu.aluAdder[28]
.sym 47127 sys1.cpu.aluAdder[22]
.sym 47128 sys1.cpu.aluIn1[31]
.sym 47129 sys1.cpu.aluIn1[28]
.sym 47130 sys1.cpu.aluAdder[24]
.sym 47131 sys1.cpu.regsD_SB_LUT4_O_I1
.sym 47132 sys1.cpu.aluAdder[26]
.sym 47133 sys1.cdo_SB_LUT4_O_22_I3
.sym 47134 $PACKER_VCC_NET
.sym 47135 sys1.cpu.rs2[2]
.sym 47136 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 47137 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47138 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 47140 sys1.cpu.aluIn1[12]
.sym 47141 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 47142 sys1.cpu.regsD[1]
.sym 47143 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 47144 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 47145 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 47146 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 47152 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 47154 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 47156 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47157 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 47158 sys1.cpu.regsD_SB_LUT4_O_20_I3_SB_LUT4_O_I1
.sym 47160 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47162 sys1.cpu.aluAdder_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47165 sys1.cpu.regsD[1]
.sym 47166 sys1.cpu.IR[18]
.sym 47168 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 47169 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 47171 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 47173 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 47174 sys1.cpu.regsD_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47175 sys1.cpu.aluAdder_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 47178 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 47179 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 47180 sys1.cpu.regsD[31]
.sym 47182 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 47186 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 47188 sys1.cpu.aluAdder_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 47191 sys1.cpu.aluAdder_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47192 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 47193 sys1.cpu.IR[18]
.sym 47197 sys1.cpu.regsD[1]
.sym 47205 sys1.cpu.regsD[31]
.sym 47209 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47210 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 47215 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 47217 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 47218 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 47222 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 47223 sys1.cpu.regsD_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47224 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47227 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 47228 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 47229 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 47230 sys1.cpu.regsD_SB_LUT4_O_20_I3_SB_LUT4_O_I1
.sym 47231 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 47232 clk_$glb_clk
.sym 47235 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 47236 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 47237 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 47238 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47239 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 47240 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47241 sys1.cpu.regs[7][1]
.sym 47243 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 47246 sys1.cpu.aluAdder[29]
.sym 47247 $PACKER_VCC_NET
.sym 47248 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 47249 sys1.cpu.IR[15]
.sym 47250 sys1.cpu.IR[15]
.sym 47251 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 47253 sys1.cpu.aluIn1[25]
.sym 47254 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 47256 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47257 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 47258 sys1.cpu.regsD[17]
.sym 47259 sys1.cpu.aluAdder[30]
.sym 47260 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 47261 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 47262 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 47263 $PACKER_VCC_NET
.sym 47265 sys1.cpu.regsD_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47266 sys1.cpu.aluAdder_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 47268 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 47269 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47275 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47276 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47280 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 47282 sys1.cpu.aluAdder_SB_LUT4_O_28_I2_SB_LUT4_O_I3
.sym 47284 sys1.cpu.aluAdder_SB_LUT4_O_22_I2_SB_LUT4_O_I3
.sym 47285 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47288 sys1.cpu.aluAdder[12]
.sym 47289 sys1.cpu.regs[14][1]
.sym 47290 sys1.cpu.aluAdder_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 47292 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 47294 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 47295 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 47297 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47298 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47300 sys1.cpu.aluIn1[12]
.sym 47302 sys1.cpu.regsD[1]
.sym 47303 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 47308 sys1.cpu.aluAdder[12]
.sym 47309 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 47310 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 47311 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47314 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47315 sys1.cpu.aluIn1[12]
.sym 47316 sys1.cpu.aluAdder_SB_LUT4_O_28_I2_SB_LUT4_O_I3
.sym 47321 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 47322 sys1.cpu.aluAdder_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 47326 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 47328 sys1.cpu.regs[14][1]
.sym 47329 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47332 sys1.cpu.aluAdder_SB_LUT4_O_22_I2_SB_LUT4_O_I3
.sym 47333 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 47338 sys1.cpu.aluAdder_SB_LUT4_O_28_I2_SB_LUT4_O_I3
.sym 47340 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 47344 sys1.cpu.regsD[1]
.sym 47350 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47351 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47352 sys1.cpu.aluAdder_SB_LUT4_O_28_I2_SB_LUT4_O_I3
.sym 47353 sys1.cpu.aluIn1[12]
.sym 47354 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 47355 clk_$glb_clk
.sym 47357 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 47358 ICE_LED1_SB_DFFESR_Q_D
.sym 47359 sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47360 sys1.cpu.aluAdder_SB_LUT4_O_8_I2
.sym 47361 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 47362 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47363 sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47364 sys1.cpu.regs[5][1]
.sym 47368 L_TX$SB_IO_OUT
.sym 47369 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47370 sys1.cpu.aluAdder[10]
.sym 47372 sys1.cpu.aluIn1[31]
.sym 47373 $PACKER_VCC_NET
.sym 47374 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 47375 sys1.cpu.rs2[1]
.sym 47377 $PACKER_VCC_NET
.sym 47378 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 47379 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47380 sys1.cpu.aluIn1[9]
.sym 47381 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 47383 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 47384 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 47385 sys1.cpu.regs[14][1]
.sym 47386 sys1.cpu.regsD[0]
.sym 47387 sys1.cpu.aluIn1[1]
.sym 47388 sys1.cpu.Bimm[12]
.sym 47389 sys1.cpu.aluIn1[31]
.sym 47390 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47391 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47399 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 47400 sys1.cpu.aluAdder_SB_LUT4_O_22_I2_SB_LUT4_O_I3
.sym 47401 sys1.cpu.aluAdder[18]
.sym 47403 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 47404 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47405 sys1.cpu.aluAdder_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.sym 47407 sys1.cpu.regsD_SB_LUT4_O_8_I3_SB_LUT4_O_I1
.sym 47408 sys1.cpu.aluAdder_SB_LUT4_O_22_I2_SB_LUT4_O_I3
.sym 47409 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 47411 sys1.cpu.regsD_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47412 sys1.cpu.regsD[1]
.sym 47413 sys1.cpu.regsD_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47415 sys1.cpu.aluIn1[18]
.sym 47416 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3
.sym 47418 sys1.cpu.regsD[9]
.sym 47419 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47422 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 47424 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47427 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47428 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 47429 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47432 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 47434 sys1.cpu.aluAdder_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.sym 47437 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 47438 sys1.cpu.regsD_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47439 sys1.cpu.aluAdder[18]
.sym 47440 sys1.cpu.regsD_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47443 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3
.sym 47446 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 47449 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47450 sys1.cpu.regsD_SB_LUT4_O_8_I3_SB_LUT4_O_I1
.sym 47451 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 47452 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47457 sys1.cpu.regsD[9]
.sym 47461 sys1.cpu.aluAdder_SB_LUT4_O_22_I2_SB_LUT4_O_I3
.sym 47463 sys1.cpu.aluIn1[18]
.sym 47464 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47468 sys1.cpu.regsD[1]
.sym 47473 sys1.cpu.aluIn1[18]
.sym 47474 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47475 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47476 sys1.cpu.aluAdder_SB_LUT4_O_22_I2_SB_LUT4_O_I3
.sym 47477 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 47478 clk_$glb_clk
.sym 47480 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47481 sys1.cpu.regs[2][9]
.sym 47482 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 47483 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47484 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 47485 sys1.cpu.regs[2][14]
.sym 47486 sys1.cpu.regs[2][1]
.sym 47487 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47488 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 47489 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 47494 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 47495 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 47497 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 47498 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 47499 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 47500 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47502 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 47504 sys1.cpu.regsD[9]
.sym 47505 sys1.cpu.regsD[0]
.sym 47506 sys1.cpu.aluIn1[5]
.sym 47509 sys1.cpu.regsD[0]
.sym 47510 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 47512 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 47513 sys1.ca[8]
.sym 47514 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47515 sys1.cpu.regs[14][10]
.sym 47521 sys1.cpu.aluAdder_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 47522 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47523 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 47525 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I3
.sym 47527 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1
.sym 47528 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47529 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47531 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47532 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 47534 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47535 sys1.cpu.regsD_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47539 sys1.cpu.regsD[1]
.sym 47541 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47543 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47544 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 47545 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 47546 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47547 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 47548 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47550 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 47551 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47552 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47554 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47555 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47556 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47557 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47560 sys1.cpu.regsD_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47561 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47562 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47563 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47566 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1
.sym 47567 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47568 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I3
.sym 47569 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 47572 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 47573 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 47574 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47575 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47579 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 47580 sys1.cpu.aluAdder_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 47585 sys1.cpu.regsD[1]
.sym 47590 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47591 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47592 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 47593 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 47596 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 47597 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 47598 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47599 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47600 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 47601 clk_$glb_clk
.sym 47603 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 47604 sys1.cpu.regsD_SB_LUT4_O_4_I3
.sym 47605 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 47606 sys1.cpu.regsD[15]
.sym 47607 sys1.cpu.regsD_SB_LUT4_O_17_I3
.sym 47608 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 47609 sys1.cpu.regsD[9]
.sym 47610 sys1.cpu.regs[11][0]
.sym 47612 sys1.cpu.regs[2][14]
.sym 47615 sys1.cpu.aluIn1[27]
.sym 47617 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 47619 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47620 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 47621 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 47622 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47623 sys1.cpu.aluAdder[1]
.sym 47624 sys1.cpu.regs[2][9]
.sym 47625 sys1.cpu.aluAdder[22]
.sym 47627 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 47628 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 47629 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 47630 sys1.cpu.aluIn1[29]
.sym 47631 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 47632 sys1.cpu.aluIn1[22]
.sym 47633 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 47635 sys1.cpu.regsD[1]
.sym 47637 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47638 sys1.cpu.aluIn1[2]
.sym 47644 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 47645 sys1.cpu.regsD[10]
.sym 47646 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47648 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47651 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 47655 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47656 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47657 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47660 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47663 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47666 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I3
.sym 47667 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47668 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47669 sys1.cpu.regsD[0]
.sym 47670 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 47671 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 47672 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.sym 47673 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 47674 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47675 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47677 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47678 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47679 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47683 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47685 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47686 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47689 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I3
.sym 47690 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 47691 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 47692 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.sym 47697 sys1.cpu.regsD[10]
.sym 47701 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47702 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47703 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47704 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47707 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 47708 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 47709 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 47710 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47713 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47714 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47715 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47716 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47722 sys1.cpu.regsD[0]
.sym 47723 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 47724 clk_$glb_clk
.sym 47726 sys1.cpu.regs[3][0]
.sym 47727 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 47728 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 47729 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 47730 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47731 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47732 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O
.sym 47733 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 47738 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 47739 sys1.cpu.regsD[9]
.sym 47740 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 47741 sys1.cpu.regsD[15]
.sym 47742 sys1.cpu.IR[15]
.sym 47744 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47745 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 47747 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 47748 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 47749 sys1.cpu.regsD[10]
.sym 47751 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47752 sys1.cpu.regsD[15]
.sym 47753 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 47754 sys1.cpu.aluIn1[26]
.sym 47757 sys1.ca[7]
.sym 47761 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 47769 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 47770 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 47771 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 47772 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47773 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47774 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 47777 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47778 sys1.cpu.regsD[15]
.sym 47779 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47780 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 47781 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 47782 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47783 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 47786 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47787 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 47790 sys1.cpu.aluIn1[29]
.sym 47791 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 47792 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 47793 sys1.cpu.aluIn1[18]
.sym 47794 sys1.cpu.aluIn1[13]
.sym 47796 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 47798 sys1.cpu.aluIn1[2]
.sym 47800 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47802 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 47806 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 47807 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 47808 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 47809 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 47812 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 47813 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47815 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47818 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 47819 sys1.cpu.aluIn1[13]
.sym 47820 sys1.cpu.aluIn1[18]
.sym 47826 sys1.cpu.regsD[15]
.sym 47830 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47831 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 47832 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 47833 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 47836 sys1.cpu.aluIn1[2]
.sym 47837 sys1.cpu.aluIn1[29]
.sym 47838 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 47839 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 47842 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47843 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47844 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 47845 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 47846 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 47847 clk_$glb_clk
.sym 47849 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 47850 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47851 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47852 sys1.cpu.regs[7][0]
.sym 47853 sys1.cpu.regs[7][15]
.sym 47854 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47855 sys1.cpu.aluIn1_SB_LUT4_O_1_I1
.sym 47856 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 47861 sys1.cpu.regs[0][19]
.sym 47862 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O
.sym 47864 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 47865 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 47867 sys1.cpu.aluIn1[15]
.sym 47869 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47872 sys1.cpu.aluIn1[14]
.sym 47877 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47878 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 47879 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47880 sys1.cpu.Bimm[12]
.sym 47881 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 47883 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47884 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I2
.sym 47890 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47891 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 47892 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47898 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47899 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 47900 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47901 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 47906 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47909 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47912 sys1.cpu.regsD[15]
.sym 47913 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 47914 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47917 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 47919 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47920 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 47923 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 47924 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 47925 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47926 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47929 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 47931 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47932 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47935 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 47936 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 47937 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47941 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47942 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47943 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 47947 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47948 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 47949 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 47950 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47953 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 47954 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47955 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47956 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 47959 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 47960 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 47961 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47962 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 47966 sys1.cpu.regsD[15]
.sym 47969 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 47970 clk_$glb_clk
.sym 47972 sys1.cpu.regs[13][14]
.sym 47973 sys1.cpu.aluIn1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47974 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47975 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47976 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47977 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 47978 sys1.cpu.aluIn1_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 47979 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 47981 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 47982 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 47985 sys1.cpu.regsD[0]
.sym 47986 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47987 EN_1V4_M4_SB_DFFESR_Q_D
.sym 47988 ICE_LED1$SB_IO_OUT
.sym 47990 sys1.cpu.regsD[19]
.sym 47992 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 47993 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 47994 sys1.cpu.IR[15]
.sym 47999 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48013 sys1.cpu.regsD[15]
.sym 48014 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48017 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 48018 sys1.cpu.regs[13][15]
.sym 48019 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 48021 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48023 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 48024 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 48025 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 48026 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48028 sys1.cpu.IR[15]
.sym 48032 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48034 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48035 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 48036 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 48038 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48040 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 48041 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48044 sys1.cpu.regs[12][15]
.sym 48046 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 48047 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 48048 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 48049 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 48052 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48053 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 48054 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 48055 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 48058 sys1.cpu.regsD[15]
.sym 48064 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48065 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 48066 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48071 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48072 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 48073 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 48076 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48077 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48078 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 48082 sys1.cpu.IR[15]
.sym 48083 sys1.cpu.regs[13][15]
.sym 48084 sys1.cpu.regs[12][15]
.sym 48088 sys1.cpu.regs[13][15]
.sym 48089 sys1.cpu.regs[12][15]
.sym 48090 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 48091 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48092 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 48093 clk_$glb_clk
.sym 48095 sys1.cpu.regs[2][15]
.sym 48111 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 48113 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 48114 sys1.cpu.regs[10][2]
.sym 48118 $PACKER_VCC_NET
.sym 48122 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 48138 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O
.sym 48140 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 48147 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 48153 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 48154 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 48156 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 48157 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 48158 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48159 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48161 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48163 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48164 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48166 sys1.cpu.regsD[15]
.sym 48169 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 48170 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48171 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48175 sys1.cpu.regsD[15]
.sym 48181 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O
.sym 48183 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 48187 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 48188 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 48190 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 48193 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48195 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 48196 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 48199 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48200 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 48201 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 48202 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48206 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 48207 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48208 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48215 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 48216 clk_$glb_clk
.sym 48238 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 48245 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 48248 sys1.cpu.regsD[15]
.sym 48266 L_TX$SB_IO_OUT
.sym 48280 L_TX$SB_IO_OUT
.sym 48318 LORA_CS_SB_LUT4_O_I3
.sym 48319 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 48321 sys1.irqvect[6][4]
.sym 48322 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 48323 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 48324 LORA_CS_SB_LUT4_O_I1
.sym 48332 sys1.cpu.addr_SB_LUT4_O_I3
.sym 48336 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 48337 sys1.cpu.aluAdder_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 48339 sys1.cpu.regs[13][7]
.sym 48340 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48346 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 48361 $PACKER_VCC_NET
.sym 48362 sys1.uart1.rrxd[0]
.sym 48365 LORA_CS_SB_LUT4_O_I3
.sym 48366 LORA_CS_SB_LUT4_O_I1
.sym 48371 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 48378 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 48381 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 48382 sys1.cpu.addr_SB_LUT4_O_I3
.sym 48388 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 48390 LORA_CS_SB_LUT4_O_I1
.sym 48392 $nextpnr_ICESTORM_LC_1$O
.sym 48394 LORA_CS_SB_LUT4_O_I1
.sym 48398 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_CARRY_CO_CI[2]
.sym 48401 LORA_CS_SB_LUT4_O_I3
.sym 48402 LORA_CS_SB_LUT4_O_I1
.sym 48404 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_CARRY_CO_CI[3]
.sym 48406 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 48410 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_CARRY_CO_CI[4]
.sym 48412 sys1.cpu.addr_SB_LUT4_O_I3
.sym 48413 $PACKER_VCC_NET
.sym 48416 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_CARRY_CO_CI[5]
.sym 48418 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 48422 $nextpnr_ICESTORM_LC_2$I3
.sym 48424 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 48432 $nextpnr_ICESTORM_LC_2$I3
.sym 48436 sys1.uart1.rrxd[0]
.sym 48439 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 48440 clk_$glb_clk
.sym 48446 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 48447 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 48448 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 48449 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 48450 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 48451 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48452 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 48453 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 48456 sys1.cpu.PCadd1[27]
.sym 48458 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 48459 $PACKER_VCC_NET
.sym 48469 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 48484 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 48487 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 48489 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 48490 sys1.cpu.regs[5][7]
.sym 48492 LORA_CS_SB_LUT4_O_I3
.sym 48494 LORA_CS_SB_LUT4_O_I1
.sym 48495 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 48498 LORA_DIO1_SB_LUT4_I1_I3
.sym 48499 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 48500 sys1.cpu.regs[6][8]
.sym 48501 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 48502 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48503 sys1.cpu.regs[13][8]
.sym 48505 sys1.cpu.regs[7][13]
.sym 48506 sys1.cpu.regs[3][13]
.sym 48507 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 48509 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 48511 sys1.cpu.regsD[29]
.sym 48512 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48515 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 48516 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 48524 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 48526 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48528 sys1.cpu.regs[4][7]
.sym 48530 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 48532 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48534 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 48535 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 48536 sys1.cpu.regs[0][7]
.sym 48537 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 48539 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48540 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 48541 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48543 sys1.cdo[4]
.sym 48544 sys1.cpu.addr_SB_LUT4_O_I3
.sym 48545 sys1.cpu.regs[5][7]
.sym 48546 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48547 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 48549 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 48550 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 48554 sys1.cpu.regs[1][7]
.sym 48556 sys1.cdo[4]
.sym 48562 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 48564 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 48565 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48568 sys1.cpu.regs[5][7]
.sym 48569 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 48570 sys1.cpu.regs[1][7]
.sym 48574 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 48575 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48576 sys1.cpu.addr_SB_LUT4_O_I3
.sym 48580 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 48581 sys1.cpu.regs[4][7]
.sym 48582 sys1.cpu.regs[5][7]
.sym 48583 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48586 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48587 sys1.cpu.regs[0][7]
.sym 48588 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 48589 sys1.cpu.regs[1][7]
.sym 48594 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48598 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 48600 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 48602 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 48603 clk_$glb_clk
.sym 48604 reset_$glb_sr
.sym 48605 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48606 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.sym 48607 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 48608 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48609 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48610 sys1.cpu.regs[8][7]
.sym 48611 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48612 sys1.cpu.regs[8][24]
.sym 48614 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 48615 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 48616 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 48619 EN_5V_M4_SB_DFFESR_Q_D
.sym 48620 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48622 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 48623 sys1.cpu.regs[1][13]
.sym 48624 sys1.cpu.regs[0][7]
.sym 48626 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 48627 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 48629 sys1.cpu.regs[0][7]
.sym 48630 sys1.cpu.regsD[8]
.sym 48633 sys1.cpu.opvalid
.sym 48634 sys1.cpu.regs[2][7]
.sym 48635 sys1.cpu.regsD[8]
.sym 48637 sys1.cpu.regsD[7]
.sym 48638 sys1.cpu.regs[4][7]
.sym 48640 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.sym 48647 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48648 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 48649 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 48650 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 48651 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 48652 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 48656 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48657 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 48658 sys1.cpu.regs[9][7]
.sym 48659 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48660 sys1.cpu.regs[9][8]
.sym 48663 sys1.cpu.regsD[7]
.sym 48664 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 48665 sys1.cpu.regs[12][8]
.sym 48667 sys1.cpu.regs[8][7]
.sym 48668 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 48669 sys1.cpu.regs[13][8]
.sym 48670 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48671 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48674 sys1.cpu.regs[8][8]
.sym 48675 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 48677 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48679 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48680 sys1.cpu.regs[9][8]
.sym 48681 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 48682 sys1.cpu.regs[8][8]
.sym 48685 sys1.cpu.regs[12][8]
.sym 48686 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48687 sys1.cpu.regs[13][8]
.sym 48688 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 48694 sys1.cpu.regsD[7]
.sym 48697 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48698 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 48699 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 48700 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48703 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 48704 sys1.cpu.regs[8][7]
.sym 48705 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 48706 sys1.cpu.regs[9][7]
.sym 48709 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 48710 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 48712 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 48715 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 48716 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48717 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 48718 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48721 sys1.cpu.regs[9][7]
.sym 48722 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48723 sys1.cpu.regs[8][7]
.sym 48724 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 48725 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 48726 clk_$glb_clk
.sym 48728 sys1.cpu.regsQ1_SB_LUT4_O_26_I2
.sym 48729 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48730 sys1.cpu.regs[12][29]
.sym 48731 sys1.cpu.regs[12][8]
.sym 48732 sys1.cpu.regs[12][13]
.sym 48733 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 48734 sys1.cpu.regsQ1_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 48735 sys1.cpu.regsQ1_SB_LUT4_O_9_I2
.sym 48736 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48738 ICE_LED1_SB_DFFESR_Q_D
.sym 48739 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48740 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 48741 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48742 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 48743 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 48744 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 48745 sys1.cdo_SB_LUT4_O_15_I3
.sym 48747 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 48748 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 48750 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 48751 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 48753 sys1.cpu.regs[1][28]
.sym 48754 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 48755 sys1.cpu.regs[7][24]
.sym 48756 sys1.cpu.regs[5][24]
.sym 48757 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 48758 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I3
.sym 48759 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 48760 sys1.cpu.regs[8][8]
.sym 48761 sys1.cpu.regs[1][24]
.sym 48763 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48769 sys1.cpu.regs[2][8]
.sym 48770 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48771 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I1
.sym 48772 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I2
.sym 48773 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48774 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 48775 sys1.cpu.regs[7][7]
.sym 48776 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I3
.sym 48777 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 48778 sys1.cpu.regs[6][8]
.sym 48779 sys1.cpu.IR[15]
.sym 48780 sys1.cpu.regs[9][8]
.sym 48781 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I2
.sym 48782 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48783 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 48784 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I3
.sym 48785 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1
.sym 48787 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 48789 sys1.cpu.regs[6][7]
.sym 48791 sys1.cpu.regs[12][8]
.sym 48792 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48793 sys1.cpu.opvalid
.sym 48794 sys1.cpu.regs[2][7]
.sym 48795 sys1.cpu.regs[8][8]
.sym 48796 sys1.cpu.regs[3][7]
.sym 48798 sys1.cpu.regs[13][8]
.sym 48799 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48800 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 48802 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 48803 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48804 sys1.cpu.regs[9][8]
.sym 48805 sys1.cpu.regs[8][8]
.sym 48808 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I2
.sym 48809 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 48810 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I3
.sym 48811 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I1
.sym 48814 sys1.cpu.regs[7][7]
.sym 48815 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 48816 sys1.cpu.regs[3][7]
.sym 48817 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48820 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I2
.sym 48821 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I3
.sym 48822 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 48823 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1
.sym 48826 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48827 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 48828 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 48829 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48832 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48833 sys1.cpu.regs[2][7]
.sym 48834 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 48835 sys1.cpu.regs[6][7]
.sym 48838 sys1.cpu.regs[13][8]
.sym 48839 sys1.cpu.opvalid
.sym 48840 sys1.cpu.regs[12][8]
.sym 48841 sys1.cpu.IR[15]
.sym 48844 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48845 sys1.cpu.regs[2][8]
.sym 48846 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 48847 sys1.cpu.regs[6][8]
.sym 48849 clk_$glb_clk
.sym 48850 reset_$glb_sr
.sym 48851 sys1.cpu.regsQ1_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48852 sys1.cpu.aluIn1[13]
.sym 48853 sys1.cpu.regs[8][8]
.sym 48854 sys1.cpu.regsQ1[7]
.sym 48855 sys1.cpu.regs[8][13]
.sym 48856 sys1.cpu.aluIn1[7]
.sym 48857 sys1.cpu.regs[8][28]
.sym 48858 sys1.cpu.aluIn1_SB_LUT4_O_16_I3
.sym 48861 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 48865 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 48866 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 48867 sys1.cpu.IR[15]
.sym 48868 sys1.cdo[25]
.sym 48869 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48872 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 48873 sys1.cpu.regs[2][8]
.sym 48874 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48875 sys1.cpu.regs[6][7]
.sym 48876 sys1.cpu.regs[5][7]
.sym 48877 sys1.cpu.regs[12][8]
.sym 48878 sys1.cpu.aluIn1_SB_LUT4_O_5_I0
.sym 48880 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 48881 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 48882 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 48884 sys1.cpu.aluIn1_SB_LUT4_O_17_I0
.sym 48885 sys1.cpu.regs[6][13]
.sym 48886 LORA_DIO1_SB_LUT4_I1_I3
.sym 48893 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48897 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48898 sys1.cpu.regs[7][7]
.sym 48901 sys1.cpu.regsD[24]
.sym 48903 sys1.cpu.regsD[8]
.sym 48904 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48906 sys1.cpu.regs[3][7]
.sym 48907 sys1.cpu.regsD[7]
.sym 48910 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 48914 sys1.cpu.regs[14][7]
.sym 48915 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 48918 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 48919 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 48920 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48921 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48922 sys1.cpu.regsD[13]
.sym 48925 sys1.cpu.regsD[8]
.sym 48931 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48932 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 48933 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 48934 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 48937 sys1.cpu.regs[14][7]
.sym 48938 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48939 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 48940 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 48943 sys1.cpu.regsD[13]
.sym 48949 sys1.cpu.regs[7][7]
.sym 48950 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 48952 sys1.cpu.regs[3][7]
.sym 48955 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 48956 sys1.cpu.regs[14][7]
.sym 48957 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48963 sys1.cpu.regsD[7]
.sym 48970 sys1.cpu.regsD[24]
.sym 48971 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 48972 clk_$glb_clk
.sym 48974 sys1.cpu.regsQ1_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 48975 sys1.cpu.regsQ1[13]
.sym 48976 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 48977 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 48978 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 48979 sys1.cpu.aluIn1[7]
.sym 48980 sys1.spi0.bitcnt[4]
.sym 48981 sys1.cpu.regsQ1_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 48982 sys1.uart0.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 48983 sys1.control_ICE[10]
.sym 48984 sys1.cpu.PC[7]
.sym 48985 sys1.cpu.PCadd1[6]
.sym 48987 sys1.cpu.regsQ1_SB_LUT4_O_9_I3
.sym 48989 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 48991 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 48992 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 48993 sys1.cdo[31]
.sym 48994 sys1.control_ICE[12]
.sym 48996 sys1.cdo[8]
.sym 48997 sys1.cpu.regsD[24]
.sym 48998 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 48999 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 49000 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49001 sys1.cpu.regs[7][13]
.sym 49002 sys1.cdo[15]
.sym 49003 sys1.cpu.regs[3][13]
.sym 49004 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 49005 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 49006 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 49007 sys1.cpu.regsD[29]
.sym 49008 sys1.cpu.aluIn1_SB_LUT4_O_16_I3
.sym 49009 sys1.cpu.regs[6][8]
.sym 49017 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49021 sys1.cpu.regsD[8]
.sym 49022 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 49023 sys1.cpu.regs[6][7]
.sym 49026 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 49027 sys1.cpu.regsD[28]
.sym 49028 sys1.cpu.regs[2][7]
.sym 49029 sys1.cpu.regsD[7]
.sym 49034 sys1.cpu.regs[13][7]
.sym 49035 sys1.cpu.regsD[24]
.sym 49042 sys1.cpu.regs[12][7]
.sym 49044 sys1.cpu.IR[15]
.sym 49045 sys1.cpu.opvalid
.sym 49048 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49055 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49056 sys1.cpu.regs[6][7]
.sym 49057 sys1.cpu.regs[2][7]
.sym 49062 sys1.cpu.regsD[24]
.sym 49067 sys1.cpu.regsD[8]
.sym 49073 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 49074 sys1.cpu.regs[12][7]
.sym 49075 sys1.cpu.regs[13][7]
.sym 49078 sys1.cpu.regs[13][7]
.sym 49079 sys1.cpu.IR[15]
.sym 49080 sys1.cpu.opvalid
.sym 49081 sys1.cpu.regs[12][7]
.sym 49085 sys1.cpu.regsD[7]
.sym 49090 sys1.cpu.regsD[28]
.sym 49094 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 49095 clk_$glb_clk
.sym 49097 LORA_CS$SB_IO_OUT
.sym 49098 sys1.cpu.aluIn1_SB_LUT4_O_5_I0
.sym 49099 sys1.cpu.regs[5][13]
.sym 49100 sys1.cpu.regs[5][29]
.sym 49101 sys1.cpu.aluIn1_SB_LUT4_O_17_I0
.sym 49102 LORA_DIO1_SB_LUT4_I1_I3
.sym 49103 sys1.cpu.regsQ1_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 49104 sys1.cpu.aluAdder_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 49105 sys1.uwrtx1
.sym 49106 sys1.uart0.divtx[7]
.sym 49107 sys1.cpu.PCadd1[7]
.sym 49108 sys1.cpu.regsD_SB_LUT4_O_9_I2
.sym 49110 sys1.spi0.bitcnt[4]
.sym 49111 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 49112 ICE_LED1_SB_DFFESR_Q_D
.sym 49113 sys1.cpu.regs[3][28]
.sym 49115 sys1.uwrtx1
.sym 49116 sys1.cpu.regs[2][7]
.sym 49118 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 49119 sys1.cpu.regsD[8]
.sym 49120 sys1.cpu.regs[3][28]
.sym 49121 sys1.cdo[24]
.sym 49122 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 49123 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49124 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49125 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 49126 sys1.cpu.regsD[8]
.sym 49127 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 49128 sys1.cpu.regs[12][7]
.sym 49129 sys1.cpu.regsD[7]
.sym 49130 sys1.control_ICE[12]
.sym 49131 sys1.cpu.opvalid
.sym 49132 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 49141 sys1.cdo_SB_LUT4_O_15_I3
.sym 49146 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 49149 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 49151 sys1.cpu.aluIn1[7]
.sym 49152 sys1.cpu.aluIn1_SB_LUT4_O_16_I2
.sym 49155 sys1.cpu.regsD[7]
.sym 49156 sys1.cdo[8]
.sym 49160 sys1.cpu.regsD[13]
.sym 49161 sys1.cdo_SB_LUT4_O_9_I1
.sym 49163 sys1.cpu.regsD[28]
.sym 49164 sys1.cpu.PCci[24]
.sym 49167 sys1.cpu.regsD[8]
.sym 49168 sys1.cpu.aluIn1_SB_LUT4_O_16_I3
.sym 49169 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 49172 sys1.cpu.regsD[7]
.sym 49178 sys1.cpu.regsD[28]
.sym 49183 sys1.cpu.aluIn1[7]
.sym 49184 sys1.cpu.aluIn1_SB_LUT4_O_16_I3
.sym 49185 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 49186 sys1.cpu.aluIn1_SB_LUT4_O_16_I2
.sym 49192 sys1.cpu.regsD[8]
.sym 49195 sys1.cdo[8]
.sym 49196 sys1.cdo_SB_LUT4_O_9_I1
.sym 49198 sys1.cdo_SB_LUT4_O_15_I3
.sym 49204 sys1.cpu.regsD[13]
.sym 49208 sys1.cpu.PCci[24]
.sym 49210 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 49213 sys1.cpu.aluIn1_SB_LUT4_O_16_I3
.sym 49215 sys1.cpu.aluIn1_SB_LUT4_O_16_I2
.sym 49217 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 49218 clk_$glb_clk
.sym 49220 sys1.cpu.regsD_SB_LUT4_O_3_I2
.sym 49221 sys1.cpu.aluAdder_SB_LUT4_O_27_I2_SB_LUT4_O_I3
.sym 49222 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 49223 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 49224 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_I2_I1
.sym 49225 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_I2_I1
.sym 49226 sys1.cpu.regsD[13]
.sym 49227 sys1.cpu.regs[1][29]
.sym 49228 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 49229 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 49230 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 49231 sys1.cpu.PC[6]
.sym 49233 sys1.cpu.regsQ1[8]
.sym 49234 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 49235 sys1.control_ICE[9]
.sym 49236 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 49237 sys1.cpu.aluAdder_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 49238 sys1.cdo[26]
.sym 49239 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 49240 sys1.cdo_SB_LUT4_O_11_I3
.sym 49242 sys1.cdo[30]
.sym 49243 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49244 sys1.cpu.PCimm[4]
.sym 49245 sys1.cpu.PC0[7]
.sym 49246 sys1.cpu.PCci[6]
.sym 49247 sys1.cpu.PCci[13]
.sym 49248 sys1.cpu.PC0[7]
.sym 49249 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 49250 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 49251 sys1.cpu.PCadd1[11]
.sym 49252 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 49253 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 49254 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I3
.sym 49255 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 49261 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49262 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I3
.sym 49263 sys1.cpu.aluIn1[28]
.sym 49264 sys1.cpu.aluIn1[28]
.sym 49265 sys1.cpu.mmode
.sym 49266 sys1.cpu.aluAdder[28]
.sym 49267 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49268 sys1.cpu.aluAdder_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 49269 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 49270 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 49271 sys1.cpu.PC1[7]
.sym 49272 sys1.cpu.PC0[27]
.sym 49273 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 49274 sys1.cpu.PC0[7]
.sym 49275 sys1.cpu.IR[24]
.sym 49276 sys1.cdo_SB_LUT4_O_15_I3
.sym 49277 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 49278 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 49282 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_I2_I1
.sym 49283 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49285 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 49289 sys1.cpu.PC1[27]
.sym 49290 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49291 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I2
.sym 49292 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 49295 sys1.cpu.aluIn1[28]
.sym 49296 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49297 sys1.cpu.aluAdder_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 49301 sys1.cpu.PC0[7]
.sym 49302 sys1.cpu.PC1[7]
.sym 49303 sys1.cpu.mmode
.sym 49306 sys1.cdo_SB_LUT4_O_15_I3
.sym 49307 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 49309 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_I2_I1
.sym 49312 sys1.cpu.aluAdder[28]
.sym 49313 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49314 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 49315 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 49318 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49319 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I3
.sym 49320 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 49321 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I2
.sym 49324 sys1.cpu.IR[24]
.sym 49325 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 49326 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 49330 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49331 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 49332 sys1.cpu.aluIn1[28]
.sym 49333 sys1.cpu.aluAdder_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 49337 sys1.cpu.PC0[27]
.sym 49338 sys1.cpu.PC1[27]
.sym 49339 sys1.cpu.mmode
.sym 49341 clk_$glb_clk
.sym 49342 reset_$glb_sr
.sym 49344 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49345 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49346 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49347 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49348 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49349 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49350 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49351 sys1.cpu.aluIn1[29]
.sym 49353 sys1.cpu.addr_SB_LUT4_O_I3
.sym 49354 sys1.cpu.aluIn1[29]
.sym 49356 sys1.cpu.regsD[13]
.sym 49357 sys1.cpu.aluIn1[28]
.sym 49358 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 49359 sys1.cpu.regsQ1[29]
.sym 49360 sys1.cpu.aluIn1[28]
.sym 49361 sys1.cdo[5]
.sym 49363 sys1.cdo[13]
.sym 49367 sys1.cpu.PCadd1[18]
.sym 49369 sys1.cpu.PCci[27]
.sym 49370 sys1.cpu.PCci[4]
.sym 49371 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I3
.sym 49373 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 49374 sys1.cpu.rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 49375 LORA_CS_SB_LUT4_O_I3
.sym 49376 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 49377 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I3
.sym 49378 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 49384 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49387 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49388 sys1.cdi[29]
.sym 49390 sys1.cpu.PC[29]
.sym 49391 sys1.cpu.PC[27]
.sym 49393 sys1.cpu.PC[7]
.sym 49395 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49399 sys1.cpu.PC[13]
.sym 49400 sys1.cpu.PCadd1[6]
.sym 49405 sys1.cpu.PC0[7]
.sym 49406 sys1.cpu.PCadd1[5]
.sym 49408 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 49411 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49412 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49414 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49417 sys1.cpu.PC[7]
.sym 49423 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49424 sys1.cpu.PCadd1[6]
.sym 49425 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49426 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49429 sys1.cpu.PC[7]
.sym 49430 sys1.cpu.PC0[7]
.sym 49431 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49432 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 49436 sys1.cdi[29]
.sym 49441 sys1.cpu.PC[29]
.sym 49449 sys1.cpu.PC[27]
.sym 49453 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49454 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49455 sys1.cpu.PCadd1[5]
.sym 49456 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49462 sys1.cpu.PC[13]
.sym 49464 clk_$glb_clk
.sym 49466 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49467 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49468 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49469 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49470 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49471 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49472 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49473 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49474 sys1.cpu.Bimm[6]
.sym 49476 sys1.cpu.Bimm[8]
.sym 49477 sys1.cpu.Bimm[6]
.sym 49478 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49479 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49480 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 49481 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 49482 sys1.cpu.regs[4][30]
.sym 49483 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49484 sys1.cdi[29]
.sym 49485 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 49486 sys1.cpu.PC[29]
.sym 49487 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 49488 sys1.cpu.mmode
.sym 49489 sys1.cdo[31]
.sym 49490 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 49492 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49493 sys1.cpu.Bimm[9]
.sym 49494 sys1.cpu.regsD[29]
.sym 49495 sys1.cpu.PC[27]
.sym 49496 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 49497 sys1.cpu.PCci[27]
.sym 49498 sys1.cpu.PCimm[3]
.sym 49499 sys1.cpu.PCimm[2]
.sym 49500 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I3
.sym 49501 sys1.cpu.PCci[3]
.sym 49509 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 49512 sys1.cpu.regsD[29]
.sym 49513 sys1.cpu.IR[13]
.sym 49514 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49515 sys1.cpu.IR[24]
.sym 49516 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 49520 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49521 sys1.cpu.PCadd1[11]
.sym 49523 sys1.cpu.IR[16]
.sym 49524 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49526 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 49527 sys1.cpu.IR[14]
.sym 49530 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49532 sys1.cpu.PCadd1[7]
.sym 49533 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 49534 sys1.cpu.aluAdder[27]
.sym 49535 sys1.cpu.Bimm[4]
.sym 49536 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49538 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49540 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49541 sys1.cpu.IR[24]
.sym 49542 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 49543 sys1.cpu.Bimm[4]
.sym 49546 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49547 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49548 sys1.cpu.PCadd1[11]
.sym 49549 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49552 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 49553 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 49554 sys1.cpu.IR[13]
.sym 49558 sys1.cpu.regsD[29]
.sym 49564 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 49566 sys1.cpu.IR[14]
.sym 49567 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 49570 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49571 sys1.cpu.PCadd1[7]
.sym 49572 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49573 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49576 sys1.cpu.IR[16]
.sym 49577 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 49578 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 49582 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 49583 sys1.cpu.aluAdder[27]
.sym 49586 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 49587 clk_$glb_clk
.sym 49589 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49590 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49591 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49592 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49593 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49594 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49595 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49596 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49598 sys1.cdo[17]
.sym 49599 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 49600 sys1.cpu.rdata_SB_LUT4_O_18_I2
.sym 49602 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49603 sys1.cdo_SB_LUT4_O_9_I1
.sym 49604 sys1.cdo[24]
.sym 49605 sys1.cpu.PC[13]
.sym 49607 sys1.cpu.regsD[30]
.sym 49608 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49609 sys1.ca[7]
.sym 49610 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 49611 sys1.cpu.PCimm[14]
.sym 49612 sys1.cpu.regsD[30]
.sym 49613 sys1.cpu.regsD[8]
.sym 49614 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 49615 sys1.cpu.regs[12][7]
.sym 49616 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 49617 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49618 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 49619 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 49620 sys1.cpu.PCci[21]
.sym 49621 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 49622 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49623 sys1.cpu.opvalid
.sym 49624 sys1.cpu.Bimm[7]
.sym 49630 sys1.cpu.IR[24]
.sym 49632 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 49633 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49634 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 49635 sys1.cpu.IR[19]
.sym 49636 sys1.cdo[15]
.sym 49639 sys1.cpu.PCadd1[18]
.sym 49640 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 49642 sys1.cpu.PC1[6]
.sym 49644 sys1.cpu.Bimm[4]
.sym 49646 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49647 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 49648 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 49651 sys1.cpu.mmode
.sym 49654 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 49655 sys1.cpu.PC[27]
.sym 49656 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49657 sys1.cpu.IR[18]
.sym 49659 sys1.cpu.PC0[6]
.sym 49660 sys1.cpu.IR[12]
.sym 49661 sys1.cpu.PC0[27]
.sym 49663 sys1.cpu.PC0[6]
.sym 49664 sys1.cpu.mmode
.sym 49666 sys1.cpu.PC1[6]
.sym 49669 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49670 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49671 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49672 sys1.cpu.PCadd1[18]
.sym 49675 sys1.cpu.PC[27]
.sym 49676 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 49677 sys1.cpu.PC0[27]
.sym 49678 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49681 sys1.cpu.IR[12]
.sym 49682 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 49683 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 49687 sys1.cpu.IR[18]
.sym 49688 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 49690 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 49696 sys1.cdo[15]
.sym 49699 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 49700 sys1.cpu.IR[19]
.sym 49702 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 49705 sys1.cpu.Bimm[4]
.sym 49706 sys1.cpu.IR[24]
.sym 49708 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 49709 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 49710 clk_$glb_clk
.sym 49711 reset_$glb_sr
.sym 49712 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49713 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49714 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49715 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49716 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49717 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49718 sys1.cpu.regs[7][30]
.sym 49719 sys1.cpu.regs[7][11]
.sym 49722 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 49723 sys1.cpu.Bimm[3]
.sym 49724 sys1.cpu.aluAdder_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 49725 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49726 sys1.cpu.PC1[5]
.sym 49727 sys1.cpu.PCadd1[13]
.sym 49729 sys1.cdo[30]
.sym 49730 sys1.cpu.PC1[6]
.sym 49731 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 49732 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I3
.sym 49733 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 49734 sys1.cpu.IR[24]
.sym 49736 sys1.cpu.PC[10]
.sym 49737 sys1.cpu.Bimm[11]
.sym 49738 sys1.cpu.PCadd1[11]
.sym 49739 sys1.cpu.PCci[16]
.sym 49741 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49742 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 49743 sys1.cpu.PC[3]
.sym 49744 sys1.cpu.PC0[7]
.sym 49745 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 49746 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I3
.sym 49747 sys1.cpu.ldstaddr_SB_LUT4_O_5_I2
.sym 49754 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49755 sys1.cpu.PC0[29]
.sym 49756 sys1.cpu.PC[29]
.sym 49758 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 49759 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49760 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 49762 sys1.cdi[29]
.sym 49763 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49767 sys1.cpu.IR[13]
.sym 49768 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49770 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49772 sys1.cpu.regsD_SB_LUT4_O_9_I0
.sym 49773 sys1.cpu.regsD_SB_LUT4_O_9_I2
.sym 49774 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 49775 sys1.cpu.regsD_SB_LUT4_O_9_I1
.sym 49776 sys1.cpu.PCadd1[19]
.sym 49777 sys1.cpu.PCadd1[20]
.sym 49778 sys1.cdi[11]
.sym 49779 sys1.cpu.PCadd1[27]
.sym 49781 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 49782 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49783 sys1.cpu.IR[23]
.sym 49784 sys1.cpu.Bimm[3]
.sym 49786 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49787 sys1.cpu.PCadd1[20]
.sym 49788 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49789 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49792 sys1.cpu.PCadd1[19]
.sym 49793 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49794 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49795 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49798 sys1.cpu.regsD_SB_LUT4_O_9_I1
.sym 49799 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 49800 sys1.cpu.regsD_SB_LUT4_O_9_I2
.sym 49801 sys1.cpu.regsD_SB_LUT4_O_9_I0
.sym 49804 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 49805 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49806 sys1.cpu.PC[29]
.sym 49807 sys1.cpu.PC0[29]
.sym 49810 sys1.cpu.Bimm[3]
.sym 49811 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 49812 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49813 sys1.cpu.IR[23]
.sym 49816 sys1.cpu.PCadd1[27]
.sym 49817 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 49818 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49819 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49822 sys1.cdi[11]
.sym 49828 sys1.cpu.IR[13]
.sym 49829 sys1.cdi[29]
.sym 49830 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 49831 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 49833 clk_$glb_clk
.sym 49835 sys1.cpu.PCci[9]
.sym 49836 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I3
.sym 49837 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I3
.sym 49838 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I3
.sym 49839 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I3
.sym 49840 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I3
.sym 49841 sys1.cpu.PCci[10]
.sym 49842 sys1.cpu.PCci[11]
.sym 49843 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 49845 sys1.cpu.PCci[16]
.sym 49846 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 49847 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I3
.sym 49848 sys1.cpu.regsD[30]
.sym 49849 sys1.cpu.regsD[27]
.sym 49850 sys1.cpu.IR[15]
.sym 49851 sys1.cpu.regs[7][11]
.sym 49852 sys1.cpu.rdata_SB_LUT4_O_7_I1
.sym 49853 sys1.cpu.PCci[30]
.sym 49854 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 49855 sys1.cpu.PCci[28]
.sym 49856 sys1.cpu.PCci[26]
.sym 49857 sys1.uart2.wrbaud_SB_LUT4_O_I1
.sym 49858 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49859 sys1.cpu.PCadd1[18]
.sym 49860 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 49861 sys1.cpu.IR[12]
.sym 49863 sys1.cpu.PCadd1[20]
.sym 49864 sys1.cpu.PC0[27]
.sym 49865 sys1.ca[11]
.sym 49866 sys1.cpu.Bimm[5]
.sym 49867 sys1.cpu.aluIn1[30]
.sym 49868 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 49869 sys1.cpu.PCci[27]
.sym 49870 sys1.ca[4]
.sym 49876 sys1.cpu.PC[5]
.sym 49878 sys1.cpu.PC[4]
.sym 49885 sys1.cpu.PC[9]
.sym 49889 sys1.cpu.PC[8]
.sym 49893 sys1.cpu.PC[7]
.sym 49894 sys1.cpu.PCadd1_SB_LUT4_O_29_I2
.sym 49897 sys1.cpu.PC[2]
.sym 49903 sys1.cpu.PC[3]
.sym 49904 sys1.cpu.PC[6]
.sym 49908 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[1]
.sym 49910 sys1.cpu.PC[2]
.sym 49911 sys1.cpu.PCadd1_SB_LUT4_O_29_I2
.sym 49914 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[2]
.sym 49916 sys1.cpu.PC[3]
.sym 49918 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[1]
.sym 49920 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[3]
.sym 49923 sys1.cpu.PC[4]
.sym 49924 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[2]
.sym 49926 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[4]
.sym 49928 sys1.cpu.PC[5]
.sym 49930 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[3]
.sym 49932 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[5]
.sym 49934 sys1.cpu.PC[6]
.sym 49936 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[4]
.sym 49938 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[6]
.sym 49941 sys1.cpu.PC[7]
.sym 49942 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[5]
.sym 49944 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[7]
.sym 49947 sys1.cpu.PC[8]
.sym 49948 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[6]
.sym 49950 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[8]
.sym 49952 sys1.cpu.PC[9]
.sym 49954 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[7]
.sym 49958 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I3
.sym 49959 sys1.cpu.regsD[25]
.sym 49960 sys1.cpu.regs[2][5]
.sym 49961 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I3
.sym 49962 sys1.cpu.regs[2][11]
.sym 49963 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I3
.sym 49964 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I3
.sym 49965 sys1.cpu.regsD_SB_LUT4_O_13_I0
.sym 49967 EN_5V_M4_SB_DFFESR_Q_D
.sym 49968 sys1.cpu.PCadd1[27]
.sym 49969 sys1.ca[7]
.sym 49970 sys1.cpu.mmode
.sym 49971 sys1.ca[2]
.sym 49972 sys1.cpu.PCadd1[26]
.sym 49973 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 49974 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49975 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 49977 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 49978 sys1.cpu.PC[29]
.sym 49979 sys1.cpu.PC0[29]
.sym 49980 $PACKER_VCC_NET
.sym 49981 sys1.cpu.PC[9]
.sym 49982 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 49983 sys1.cpu.PC[27]
.sym 49984 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 49985 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I3
.sym 49986 sys1.cpu.PCadd1[28]
.sym 49987 sys1.cpu.PC[14]
.sym 49988 sys1.cpu.PCadd1[29]
.sym 49989 sys1.cdo_SB_LUT4_O_20_I2
.sym 49990 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O
.sym 49991 sys1.cpu.PCimm[2]
.sym 49992 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 49993 sys1.cpu.Bimm[9]
.sym 49994 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[8]
.sym 50000 sys1.cpu.PC[12]
.sym 50003 sys1.cpu.PC[17]
.sym 50005 sys1.cpu.PC[13]
.sym 50008 sys1.cpu.PC[15]
.sym 50010 sys1.cpu.PC[16]
.sym 50011 sys1.cpu.PC[14]
.sym 50013 sys1.cpu.PC[11]
.sym 50015 sys1.cpu.PC[10]
.sym 50031 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[9]
.sym 50034 sys1.cpu.PC[10]
.sym 50035 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[8]
.sym 50037 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[10]
.sym 50040 sys1.cpu.PC[11]
.sym 50041 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[9]
.sym 50043 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[11]
.sym 50045 sys1.cpu.PC[12]
.sym 50047 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[10]
.sym 50049 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[12]
.sym 50051 sys1.cpu.PC[13]
.sym 50053 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[11]
.sym 50055 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[13]
.sym 50057 sys1.cpu.PC[14]
.sym 50059 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[12]
.sym 50061 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[14]
.sym 50063 sys1.cpu.PC[15]
.sym 50065 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[13]
.sym 50067 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[15]
.sym 50070 sys1.cpu.PC[16]
.sym 50071 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[14]
.sym 50073 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[16]
.sym 50075 sys1.cpu.PC[17]
.sym 50077 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[15]
.sym 50081 sys1.cpu.regs[4][25]
.sym 50082 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I3
.sym 50083 sys1.cpu.regs[4][11]
.sym 50084 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3
.sym 50085 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I3
.sym 50086 sys1.ca[4]
.sym 50087 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 50088 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I3
.sym 50090 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 50091 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 50092 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 50093 sys1.cpu.PCadd1[10]
.sym 50094 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I3
.sym 50095 sys1.cpu.PC0[25]
.sym 50096 sys1.cpu.regsQ1[4]
.sym 50097 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I3
.sym 50098 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50099 sys1.cpu.PC[17]
.sym 50100 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I3
.sym 50101 sys1.cpu.PC[13]
.sym 50103 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I3
.sym 50104 sys1.cpu.PC[12]
.sym 50105 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 50106 sys1.cpu.PCadd1_SB_LUT4_O_29_I2
.sym 50107 sys1.cpu.PCci[21]
.sym 50108 sys1.ca[4]
.sym 50109 sys1.ca[5]
.sym 50110 sys1.cpu.PCci[2]
.sym 50111 sys1.cpu.regs[3][11]
.sym 50112 sys1.cpu.Bimm[7]
.sym 50113 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50114 sys1.cpu.regsD_SB_LUT4_O_13_I1
.sym 50115 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 50116 sys1.cpu.regsD[8]
.sym 50117 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[16]
.sym 50122 sys1.cpu.PC[24]
.sym 50125 sys1.cpu.PC[18]
.sym 50130 sys1.cpu.PC[22]
.sym 50131 sys1.cpu.PC[20]
.sym 50135 sys1.cpu.PC[21]
.sym 50137 sys1.cpu.PC[25]
.sym 50151 sys1.cpu.PC[19]
.sym 50153 sys1.cpu.PC[23]
.sym 50154 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[17]
.sym 50156 sys1.cpu.PC[18]
.sym 50158 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[16]
.sym 50160 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[18]
.sym 50162 sys1.cpu.PC[19]
.sym 50164 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[17]
.sym 50166 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[19]
.sym 50169 sys1.cpu.PC[20]
.sym 50170 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[18]
.sym 50172 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[20]
.sym 50174 sys1.cpu.PC[21]
.sym 50176 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[19]
.sym 50178 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[21]
.sym 50180 sys1.cpu.PC[22]
.sym 50182 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[20]
.sym 50184 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[22]
.sym 50186 sys1.cpu.PC[23]
.sym 50188 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[21]
.sym 50190 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[23]
.sym 50193 sys1.cpu.PC[24]
.sym 50194 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[22]
.sym 50196 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[24]
.sym 50198 sys1.cpu.PC[25]
.sym 50200 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[23]
.sym 50204 sys1.cpu.PCadd1[2]
.sym 50205 sys1.cpu.regs[3][11]
.sym 50206 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50207 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I3
.sym 50208 sys1.cpu.PCimm[2]
.sym 50209 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I3
.sym 50210 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 50211 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I2
.sym 50212 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 50213 ICE_LED1_SB_DFFESR_Q_D
.sym 50214 ICE_LED1_SB_DFFESR_Q_D
.sym 50215 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 50216 sys1.cpu.PC[24]
.sym 50217 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 50218 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 50219 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0
.sym 50220 sys1.cpu.rdata_SB_LUT4_O_1_I1
.sym 50221 sys1.cpu.PC[18]
.sym 50222 sys1.owr[1]
.sym 50223 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50224 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 50225 sys1.owr[1]
.sym 50226 sys1.cpu.PC[22]
.sym 50227 sys1.cpu.regs[4][11]
.sym 50228 sys1.ca[11]
.sym 50229 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 50230 sys1.ca[8]
.sym 50231 sys1.cpu.PCci[16]
.sym 50232 sys1.cpu.PC[10]
.sym 50233 sys1.cpu.PC[3]
.sym 50234 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 50235 sys1.cpu.ldstaddr_SB_LUT4_O_5_I2
.sym 50236 sys1.cpu.regsD_SB_LUT4_O_7_I0
.sym 50237 sys1.cpu.Bimm[11]
.sym 50238 sys1.cpu.regsQ1[6]
.sym 50239 sys1.cpu.PC[23]
.sym 50240 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[24]
.sym 50246 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 50248 sys1.cpu.PC[29]
.sym 50249 sys1.cpu.PC[31]
.sym 50252 sys1.cdo[20]
.sym 50253 sys1.cpu.PC[27]
.sym 50254 sys1.cpu.PC[30]
.sym 50256 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50257 sys1.cpu.PC[28]
.sym 50258 sys1.cpu.PC[26]
.sym 50273 sys1.cpu.ldstaddr[31]
.sym 50277 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[25]
.sym 50280 sys1.cpu.PC[26]
.sym 50281 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[24]
.sym 50283 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[26]
.sym 50286 sys1.cpu.PC[27]
.sym 50287 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[25]
.sym 50289 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[27]
.sym 50291 sys1.cpu.PC[28]
.sym 50293 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[26]
.sym 50295 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[28]
.sym 50298 sys1.cpu.PC[29]
.sym 50299 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[27]
.sym 50301 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[29]
.sym 50304 sys1.cpu.PC[30]
.sym 50305 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[28]
.sym 50309 sys1.cpu.PC[31]
.sym 50311 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[29]
.sym 50315 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 50316 sys1.cpu.PC[31]
.sym 50317 sys1.cpu.ldstaddr[31]
.sym 50320 sys1.cdo[20]
.sym 50324 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50325 clk_$glb_clk
.sym 50326 reset_$glb_sr
.sym 50327 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I2
.sym 50328 LORA_CS_SB_LUT4_O_I3
.sym 50329 sys1.cpu.regsD_SB_LUT4_O_7_I0
.sym 50330 sys1.cpu.PCci[12]
.sym 50331 LORA_CS_SB_LUT4_O_I1
.sym 50332 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 50333 sys1.ca[11]
.sym 50334 sys1.ca[8]
.sym 50335 sys1.cpu.regs[3][25]
.sym 50336 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I3
.sym 50337 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 50339 sys1.cpu.PC[21]
.sym 50340 sys1.cpu.PC[30]
.sym 50341 sys1.cpu.rdata_SB_LUT4_O_5_I1
.sym 50342 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I3
.sym 50343 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 50344 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 50345 sys1.cpu.regsD[11]
.sym 50346 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 50347 sys1.ca[6]
.sym 50348 sys1.cdo[20]
.sym 50349 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50350 sys1.cdo[13]
.sym 50352 sys1.dout_spi_LORA[24]
.sym 50353 sys1.cpu.IR[12]
.sym 50354 sys1.cpu.regsD_SB_LUT4_O_21_I1
.sym 50355 sys1.cpu.aluIn1[30]
.sym 50356 sys1.ca[11]
.sym 50357 sys1.cpu.regsQ1[5]
.sym 50358 sys1.cpu.ldstaddr[11]
.sym 50359 sys1.cpu.ldstaddr[31]
.sym 50360 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 50361 sys1.cpu.PCci[27]
.sym 50362 sys1.cpu.Bimm[5]
.sym 50370 sys1.cpu.rdata_SB_LUT4_O_20_I3
.sym 50371 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 50372 sys1.cpu.rdata_SB_LUT4_O_20_I2
.sym 50375 sys1.cpu.PC[5]
.sym 50376 sys1.cpu.rdata_SB_LUT4_O_20_I1
.sym 50379 sys1.cpu.addr_SB_LUT4_O_I3
.sym 50380 sys1.cpu.PC[16]
.sym 50381 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 50385 sys1.cpu.PC[7]
.sym 50387 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 50390 sys1.cpu.ldstaddr[6]
.sym 50395 sys1.cpu.PC[21]
.sym 50396 sys1.cpu.PC[6]
.sym 50397 sys1.cpu.ldstaddr[5]
.sym 50399 sys1.cpu.ldstaddr[7]
.sym 50401 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 50408 sys1.cpu.PC[21]
.sym 50415 sys1.cpu.addr_SB_LUT4_O_I3
.sym 50419 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 50420 sys1.cpu.ldstaddr[5]
.sym 50421 sys1.cpu.PC[5]
.sym 50426 sys1.cpu.PC[6]
.sym 50427 sys1.cpu.ldstaddr[6]
.sym 50428 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 50431 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 50433 sys1.cpu.PC[7]
.sym 50434 sys1.cpu.ldstaddr[7]
.sym 50437 sys1.cpu.rdata_SB_LUT4_O_20_I2
.sym 50438 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 50439 sys1.cpu.rdata_SB_LUT4_O_20_I3
.sym 50440 sys1.cpu.rdata_SB_LUT4_O_20_I1
.sym 50445 sys1.cpu.PC[16]
.sym 50448 clk_$glb_clk
.sym 50452 sys1.cpu.ldstaddr[2]
.sym 50453 sys1.cpu.ldstaddr[3]
.sym 50454 sys1.cpu.ldstaddr[4]
.sym 50455 sys1.cpu.ldstaddr[5]
.sym 50456 sys1.cpu.ldstaddr[6]
.sym 50457 sys1.cpu.ldstaddr[7]
.sym 50458 sys1.cpu.rdata_SB_LUT4_O_20_I1
.sym 50460 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 50462 sys1.cpu.PC[12]
.sym 50463 sys1.cpu.PC[31]
.sym 50464 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 50465 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 50467 sys1.ca[8]
.sym 50468 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50469 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 50470 sys1.cpu.mmode
.sym 50471 sys1.cdo[27]
.sym 50472 sys1.ca[2]
.sym 50473 sys1.dout_spi_LORA[8]
.sym 50474 sys1.cpu.regsQ1[10]
.sym 50475 sys1.cpu.aluAdder[1]
.sym 50476 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 50477 sys1.cdo_SB_LUT4_O_20_I2
.sym 50478 sys1.cdi[25]
.sym 50479 sys1.cpu.regsQ1[9]
.sym 50480 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 50481 sys1.cpu.Bimm[2]
.sym 50482 sys1.ca[11]
.sym 50484 sys1.ca[8]
.sym 50485 sys1.cpu.Bimm[9]
.sym 50491 sys1.cpu.aluAdder[1]
.sym 50492 sys1.cpu.IR[23]
.sym 50494 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 50495 sys1.cpu.Bimm[1]
.sym 50496 sys1.cdi[31]
.sym 50497 sys1.cdi[25]
.sym 50498 sys1.cpu.rdata_SB_LUT4_O_6_I2
.sym 50499 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 50500 sys1.cpu.PC[17]
.sym 50502 sys1.cpu.IR[22]
.sym 50503 sys1.cpu.rdata_SB_LUT4_O_6_I1
.sym 50504 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 50505 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 50506 sys1.cpu.aluAdder[0]
.sym 50514 sys1.cpu.Bimm[2]
.sym 50515 sys1.cdi[15]
.sym 50516 sys1.cpu.PC0[17]
.sym 50518 sys1.cpu.Bimm[3]
.sym 50520 sys1.cpu.IR[21]
.sym 50522 sys1.cpu.rdata_SB_LUT4_O_6_I3
.sym 50524 sys1.cpu.IR[21]
.sym 50526 sys1.cpu.Bimm[1]
.sym 50527 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 50530 sys1.cdi[15]
.sym 50531 sys1.cpu.aluAdder[1]
.sym 50532 sys1.cdi[31]
.sym 50533 sys1.cpu.aluAdder[0]
.sym 50536 sys1.cpu.Bimm[3]
.sym 50537 sys1.cpu.IR[23]
.sym 50539 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 50545 sys1.cdi[25]
.sym 50548 sys1.cpu.IR[22]
.sym 50549 sys1.cpu.Bimm[2]
.sym 50551 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 50555 sys1.cpu.PC[17]
.sym 50560 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 50561 sys1.cpu.rdata_SB_LUT4_O_6_I1
.sym 50562 sys1.cpu.rdata_SB_LUT4_O_6_I3
.sym 50563 sys1.cpu.rdata_SB_LUT4_O_6_I2
.sym 50566 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 50567 sys1.cpu.PC[17]
.sym 50568 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 50569 sys1.cpu.PC0[17]
.sym 50571 clk_$glb_clk
.sym 50573 sys1.cpu.ldstaddr[8]
.sym 50574 sys1.cpu.ldstaddr[9]
.sym 50575 sys1.cpu.ldstaddr[10]
.sym 50576 sys1.cpu.ldstaddr[11]
.sym 50577 sys1.cpu.ldstaddr[12]
.sym 50578 sys1.cpu.ldstaddr[13]
.sym 50581 sys1.ca[9]
.sym 50584 sys1.cpu.regsD_SB_LUT4_O_9_I2
.sym 50586 sys1.cpu.PC[17]
.sym 50587 sys1.ca[10]
.sym 50588 sys1.dout_spi_LORA[22]
.sym 50589 sys1.cpu.PC0[8]
.sym 50590 sys1.cdo_SB_LUT4_O_9_I1
.sym 50591 sys1.ca[9]
.sym 50592 LORA_RESET$SB_IO_OUT
.sym 50594 sys1.cdi[31]
.sym 50596 EN_5V_UP$SB_IO_OUT
.sym 50597 sys1.cpu.Bimm[6]
.sym 50598 sys1.cpu.regsQ1[17]
.sym 50599 sys1.cpu.IR[13]
.sym 50600 sys1.ca[4]
.sym 50601 sys1.cpu.regsD_SB_LUT4_O_13_I1
.sym 50602 sys1.cpu.regsQ1[22]
.sym 50603 sys1.cpu.aluAdder[8]
.sym 50604 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50605 sys1.cpu.Bimm[7]
.sym 50607 sys1.cpu.regsQ1[16]
.sym 50608 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 50615 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 50617 sys1.cpu.IR[13]
.sym 50618 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 50620 sys1.cdi[25]
.sym 50622 sys1.dout_spi_LORA[25]
.sym 50623 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 50624 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I0
.sym 50625 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 50627 sys1.cpu.regsD[27]
.sym 50629 sys1.cpu.aluAdder[8]
.sym 50631 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 50632 sys1.cdi[9]
.sym 50634 sys1.cpu.rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 50637 sys1.cdo[26]
.sym 50638 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50641 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 50642 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 50643 sys1.cpu.Bimm[8]
.sym 50644 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 50648 sys1.cdo[26]
.sym 50653 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50654 sys1.cdi[9]
.sym 50655 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 50656 sys1.cdi[25]
.sym 50659 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 50661 sys1.cpu.aluAdder[8]
.sym 50668 sys1.cpu.regsD[27]
.sym 50671 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 50672 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I0
.sym 50673 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 50674 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 50678 sys1.cpu.Bimm[8]
.sym 50683 sys1.cdi[25]
.sym 50684 sys1.cpu.IR[13]
.sym 50685 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 50686 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 50689 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 50691 sys1.dout_spi_LORA[25]
.sym 50692 sys1.cpu.rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 50693 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 50694 clk_$glb_clk
.sym 50706 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 50709 sys1.cpu.regsQ1[8]
.sym 50711 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 50712 sys1.cdo[16]
.sym 50713 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 50714 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I2
.sym 50715 sys1.cdo_SB_LUT4_O_7_I3
.sym 50716 sys1.cpu.regs[4][27]
.sym 50718 sys1.dout_spi_LORA[19]
.sym 50719 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50720 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 50721 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 50722 sys1.cpu.regsQ1[14]
.sym 50723 sys1.cpu.regsD_SB_LUT4_O_12_I1
.sym 50724 sys1.cpu.regsQ1[23]
.sym 50725 sys1.cpu.regsD_SB_LUT4_O_4_I1
.sym 50726 sys1.cdo[15]
.sym 50727 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 50728 sys1.cpu.regsD_SB_LUT4_O_7_I0
.sym 50729 sys1.cpu.PC[15]
.sym 50730 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 50731 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 50737 sys1.cpu.IR[15]
.sym 50738 sys1.cdi[9]
.sym 50739 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 50742 gpout_bus[13]
.sym 50743 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 50744 sys1.cpu.aluAdder[1]
.sym 50746 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 50747 sys1.cdi[26]
.sym 50748 sys1.cdo[13]
.sym 50750 sys1.cpu.aluAdder[0]
.sym 50751 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50752 sys1.cdo[15]
.sym 50753 sys1.cdi[10]
.sym 50754 sys1.cpu.rdata_SB_LUT4_O_18_I2_SB_LUT4_O_I1
.sym 50755 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 50756 sys1.dout_spi_LORA[13]
.sym 50759 sys1.cpu.IR[12]
.sym 50763 sys1.cpu.opvalid
.sym 50764 sys1.owr[1]
.sym 50765 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 50766 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 50767 gpout_bus[15]
.sym 50770 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 50771 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50772 sys1.cdi[10]
.sym 50773 sys1.cdi[26]
.sym 50776 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 50777 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 50778 gpout_bus[13]
.sym 50779 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 50782 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 50783 sys1.dout_spi_LORA[13]
.sym 50785 sys1.cpu.rdata_SB_LUT4_O_18_I2_SB_LUT4_O_I1
.sym 50788 sys1.cpu.opvalid
.sym 50789 sys1.cpu.IR[15]
.sym 50794 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 50795 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 50796 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 50797 gpout_bus[15]
.sym 50803 sys1.cdo[13]
.sym 50806 sys1.cdo[15]
.sym 50812 sys1.cpu.aluAdder[1]
.sym 50813 sys1.cpu.aluAdder[0]
.sym 50814 sys1.cdi[9]
.sym 50815 sys1.cpu.IR[12]
.sym 50816 sys1.owr[1]
.sym 50817 clk_$glb_clk
.sym 50824 sys1.cpu.ldstaddr[29]
.sym 50825 sys1.cpu.ldstaddr[30]
.sym 50826 sys1.cpu.ldstaddr[31]
.sym 50827 sys1.cpu.rdata_SB_LUT4_O_16_I3
.sym 50830 sys1.cpu.aluIn1[29]
.sym 50831 sys1.cpu.regsD_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50832 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I2
.sym 50833 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I2
.sym 50834 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 50835 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50836 sys1.cpu.regsQ1[18]
.sym 50837 sys1.cdo[20]
.sym 50838 sys1.cdo[9]
.sym 50839 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 50840 sys1.cpu.regsQ1[19]
.sym 50841 sys1.cpu.IR[15]
.sym 50842 sys1.cdo[29]
.sym 50844 sys1.cdo_SB_LUT4_O_13_I3
.sym 50845 sys1.cpu.IR[12]
.sym 50846 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 50847 sys1.cdi[15]
.sym 50848 sys1.dout_spi_LORA[24]
.sym 50849 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 50850 sys1.cpu.ldstaddr[31]
.sym 50852 sys1.cpu.aluIn1[30]
.sym 50853 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50854 sys1.cpu.regsD_SB_LUT4_O_21_I1
.sym 50861 sys1.cpu.rdata_SB_LUT4_O_22_I3
.sym 50863 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 50866 sys1.cpu.rdata_SB_LUT4_O_22_I1
.sym 50867 sys1.cpu.rdata_SB_LUT4_O_22_I2
.sym 50870 sys1.cdi[10]
.sym 50871 sys1.cpu.IR[13]
.sym 50872 sys1.cdi[31]
.sym 50880 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 50883 sys1.cpu.Bimm[12]
.sym 50884 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 50885 sys1.cdi[9]
.sym 50886 sys1.cdi[26]
.sym 50887 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 50889 sys1.cpu.PC[15]
.sym 50894 sys1.cdi[26]
.sym 50899 sys1.cpu.rdata_SB_LUT4_O_22_I3
.sym 50900 sys1.cpu.rdata_SB_LUT4_O_22_I1
.sym 50901 sys1.cpu.rdata_SB_LUT4_O_22_I2
.sym 50902 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 50908 sys1.cdi[10]
.sym 50911 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 50912 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 50913 sys1.cdi[31]
.sym 50914 sys1.cpu.IR[13]
.sym 50919 sys1.cpu.PC[15]
.sym 50924 sys1.cdi[9]
.sym 50930 sys1.cpu.Bimm[12]
.sym 50932 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 50935 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 50936 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 50937 sys1.cdi[26]
.sym 50938 sys1.cpu.IR[13]
.sym 50940 clk_$glb_clk
.sym 50942 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_I2_I1
.sym 50943 sys1.cdo[15]
.sym 50944 sys1.cpu.regs[14][31]
.sym 50945 sys1.cpu.aluIn1_SB_LUT4_O_1_I0
.sym 50946 sys1.cpu.aluAdder_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 50947 sys1.cpu.aluAdder_SB_LUT4_O_28_I2_SB_LUT4_O_I3
.sym 50948 sys1.cpu.aluAdder_SB_LUT4_O_29_I2_SB_LUT4_O_I3
.sym 50949 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_I2_I1
.sym 50954 sys1.cpu.rdata_SB_LUT4_O_17_I1
.sym 50955 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I2
.sym 50956 sys1.cpu.Bimm[2]
.sym 50957 sys1.cpu.regsQ1[26]
.sym 50958 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 50960 sys1.cpu.Bimm[3]
.sym 50962 sys1.cpu.rdata_SB_LUT4_O_22_I1
.sym 50963 sys1.cpu.rdata_SB_LUT4_O_22_I2
.sym 50964 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 50965 sys1.cpu.regsQ1[28]
.sym 50966 sys1.cpu.Bimm[9]
.sym 50967 sys1.ca[11]
.sym 50968 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 50969 sys1.cdo_SB_LUT4_O_20_I2
.sym 50970 sys1.cpu.regsD_SB_LUT4_O_17_I3
.sym 50971 sys1.cpu.regsQ1[9]
.sym 50972 sys1.cpu.regsQ1[31]
.sym 50973 sys1.cpu.Bimm[2]
.sym 50974 sys1.cpu.aluAdder[1]
.sym 50975 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 50976 sys1.ca[8]
.sym 50977 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 50983 sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 50984 sys1.cdi[31]
.sym 50985 sys1.cpu.aluAdder[1]
.sym 50986 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 50987 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.sym 50988 sys1.cpu.regsD_SB_LUT4_O_7_I2
.sym 50989 sys1.cpu.IR[13]
.sym 50990 sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 50991 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 50993 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 50994 sys1.cpu.regsD_SB_LUT4_O_7_I1
.sym 50996 sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 50997 sys1.cpu.aluIn1[26]
.sym 50998 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 50999 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51000 sys1.cpu.regsD_SB_LUT4_O_7_I0
.sym 51001 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 51002 sys1.cpu.aluAdder[26]
.sym 51003 sys1.cpu.aluAdder_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 51004 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51005 sys1.cpu.IR[12]
.sym 51006 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 51007 sys1.cdi[15]
.sym 51008 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 51009 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51012 sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51013 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51016 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51017 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51018 sys1.cpu.aluAdder_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 51019 sys1.cpu.aluIn1[26]
.sym 51022 sys1.cdi[15]
.sym 51023 sys1.cpu.IR[12]
.sym 51024 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51025 sys1.cpu.IR[13]
.sym 51028 sys1.cpu.aluAdder[1]
.sym 51029 sys1.cdi[31]
.sym 51031 sys1.cdi[15]
.sym 51034 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 51035 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.sym 51036 sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 51037 sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 51040 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 51041 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 51042 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 51043 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 51046 sys1.cpu.aluIn1[26]
.sym 51047 sys1.cpu.aluAdder_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 51048 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51052 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 51053 sys1.cpu.regsD_SB_LUT4_O_7_I0
.sym 51054 sys1.cpu.regsD_SB_LUT4_O_7_I1
.sym 51055 sys1.cpu.regsD_SB_LUT4_O_7_I2
.sym 51058 sys1.cpu.aluAdder[26]
.sym 51059 sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51060 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 51061 sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51065 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_I2_I1
.sym 51066 sys1.cpu.regs[0][9]
.sym 51067 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51068 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51069 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51070 sys1.cpu.aluAdder_SB_LUT4_O_26_I2
.sym 51071 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_I2_O
.sym 51072 sys1.cpu.regs[0][1]
.sym 51073 sys1.cpu.regsD[9]
.sym 51074 sys1.cdo[17]
.sym 51075 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 51076 sys1.cpu.regsD[9]
.sym 51077 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 51078 sys1.cdo_SB_LUT4_O_19_I2
.sym 51079 sys1.cpu.aluIn1[12]
.sym 51080 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 51081 sys1.cpu.regsQ1[12]
.sym 51084 $PACKER_VCC_NET
.sym 51085 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 51086 sys1.cdo[15]
.sym 51087 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 51088 sys1.cpu.regs[14][31]
.sym 51089 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 51090 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51091 sys1.cpu.aluIn1[13]
.sym 51093 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 51094 sys1.cpu.regsD_SB_LUT4_O_1_I2
.sym 51095 sys1.cpu.aluAdder[8]
.sym 51096 sys1.cpu.regs[11][9]
.sym 51097 sys1.cpu.aluAdder[9]
.sym 51098 sys1.cpu.regsD[9]
.sym 51099 sys1.cpu.regsQ1[16]
.sym 51100 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 51106 sys1.cpu.aluAdder[30]
.sym 51108 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 51109 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51110 sys1.cpu.aluAdder_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 51111 sys1.cdo_SB_LUT4_O_22_I3
.sym 51112 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 51113 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 51114 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 51115 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 51117 sys1.cpu.aluAdder_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 51118 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 51119 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 51120 sys1.cpu.regsD[31]
.sym 51121 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 51122 sys1.cpu.aluIn1[30]
.sym 51124 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 51125 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51126 sys1.cpu.Bimm[9]
.sym 51129 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 51130 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51132 sys1.cpu.regsD_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51133 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51134 sys1.cpu.aluIn1[30]
.sym 51135 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51137 sys1.cpu.regsD_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51142 sys1.cpu.regsD[31]
.sym 51146 sys1.cpu.aluAdder_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 51148 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 51151 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51152 sys1.cpu.aluIn1[30]
.sym 51153 sys1.cpu.aluAdder_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 51154 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51157 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 51158 sys1.cpu.aluAdder[30]
.sym 51159 sys1.cpu.regsD_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51160 sys1.cpu.regsD_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51163 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 51164 sys1.cdo_SB_LUT4_O_22_I3
.sym 51165 sys1.cpu.Bimm[9]
.sym 51166 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 51169 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 51170 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 51171 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 51172 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 51175 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 51177 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51178 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51182 sys1.cpu.aluAdder_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 51183 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51184 sys1.cpu.aluIn1[30]
.sym 51185 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 51186 clk_$glb_clk
.sym 51188 sys1.cpu.aluAdder_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.sym 51189 sys1.cpu.aluIn1[1]
.sym 51190 sys1.cpu.aluIn1_SB_LUT4_O_11_I2
.sym 51191 sys1.cpu.regs[10][1]
.sym 51192 sys1.cpu.regsQ1[1]
.sym 51193 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51194 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51195 sys1.cpu.regsQ1_SB_LUT4_O_I2
.sym 51199 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 51200 sys1.cpu.aluAdder[30]
.sym 51201 sys1.cpu.regsD[31]
.sym 51202 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 51203 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51204 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 51205 sys1.cpu.aluAdder_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 51206 sys1.cpu.regs[1][31]
.sym 51208 sys1.cpu.regsD_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51209 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 51210 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 51211 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 51212 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 51213 sys1.cpu.regsQ1[14]
.sym 51214 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 51215 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 51216 sys1.cdo_SB_LUT4_O_8_I3
.sym 51217 sys1.cpu.regsD_SB_LUT4_O_4_I1
.sym 51218 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 51219 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 51220 sys1.cpu.IR[23]
.sym 51221 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 51223 sys1.cpu.aluIn1[1]
.sym 51229 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 51230 sys1.cpu.aluIn1[9]
.sym 51231 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51232 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51235 sys1.cpu.IR[15]
.sym 51238 sys1.cpu.aluIn1[9]
.sym 51239 sys1.cpu.regs[13][1]
.sym 51240 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 51241 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51243 sys1.cpu.regsD[1]
.sym 51244 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 51245 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51247 sys1.cpu.opvalid
.sym 51248 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51249 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 51250 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 51251 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 51252 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51253 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 51254 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 51255 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 51256 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51257 sys1.cpu.aluAdder[9]
.sym 51258 sys1.cpu.regsD[9]
.sym 51259 sys1.cpu.regs[12][1]
.sym 51262 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 51263 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 51264 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 51265 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51271 sys1.cpu.regsD[9]
.sym 51274 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51275 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51276 sys1.cpu.aluIn1[9]
.sym 51277 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51280 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51281 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51282 sys1.cpu.aluIn1[9]
.sym 51283 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51286 sys1.cpu.IR[15]
.sym 51287 sys1.cpu.regs[12][1]
.sym 51288 sys1.cpu.opvalid
.sym 51289 sys1.cpu.regs[13][1]
.sym 51292 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51293 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 51294 sys1.cpu.aluAdder[9]
.sym 51298 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 51299 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 51300 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 51301 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 51304 sys1.cpu.regsD[1]
.sym 51308 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 51309 clk_$glb_clk
.sym 51311 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51312 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51313 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51314 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51315 sys1.cpu.aluAdder_SB_LUT4_O_29_I2
.sym 51316 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51317 sys1.cpu.regsQ1_SB_LUT4_O_I3
.sym 51318 sys1.cpu.regs[8][1]
.sym 51319 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 51323 sys1.cdo[10]
.sym 51324 sys1.cpu.aluIn1[9]
.sym 51326 sys1.cpu.regs[13][31]
.sym 51327 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 51328 sys1.cpu.aluIn1[31]
.sym 51329 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51330 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 51331 sys1.cpu.aluAdder[0]
.sym 51332 sys1.cpu.aluIn1[1]
.sym 51333 sys1.cdo[21]
.sym 51334 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 51337 sys1.cpu.regsD[14]
.sym 51338 sys1.cpu.regsD[1]
.sym 51339 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 51340 sys1.cpu.regsD[1]
.sym 51341 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 51342 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51344 sys1.cpu.regsD[16]
.sym 51345 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 51346 sys1.cpu.aluAdder_SB_LUT4_O_8_I2
.sym 51353 sys1.cpu.rs2[1]
.sym 51354 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 51355 sys1.cpu.regsD[1]
.sym 51356 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51358 sys1.cpu.regs[12][1]
.sym 51364 sys1.cpu.rs2[2]
.sym 51366 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51369 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51370 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 51372 $PACKER_VCC_NET
.sym 51373 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51374 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 51376 sys1.cpu.regs[14][1]
.sym 51377 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 51378 sys1.cpu.regs[13][1]
.sym 51379 sys1.cpu.opvalid
.sym 51380 sys1.cpu.IR[23]
.sym 51382 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 51384 $nextpnr_ICESTORM_LC_6$O
.sym 51386 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 51390 sys1.cpu.opvalid_SB_LUT4_I1_I3[2]
.sym 51392 $PACKER_VCC_NET
.sym 51393 sys1.cpu.rs2[1]
.sym 51394 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 51396 sys1.cpu.opvalid_SB_LUT4_I1_I3[3]
.sym 51398 sys1.cpu.rs2[2]
.sym 51399 $PACKER_VCC_NET
.sym 51400 sys1.cpu.opvalid_SB_LUT4_I1_I3[2]
.sym 51403 sys1.cpu.IR[23]
.sym 51404 sys1.cpu.opvalid
.sym 51406 sys1.cpu.opvalid_SB_LUT4_I1_I3[3]
.sym 51409 sys1.cpu.regs[12][1]
.sym 51410 sys1.cpu.regs[13][1]
.sym 51411 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 51412 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 51415 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51416 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51417 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51418 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 51422 sys1.cpu.regs[14][1]
.sym 51423 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 51424 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51427 sys1.cpu.regsD[1]
.sym 51431 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 51432 clk_$glb_clk
.sym 51434 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 51435 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51436 sys1.cpu.regs[4][1]
.sym 51437 sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51438 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51439 sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51440 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 51441 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51442 sys1.ca[7]
.sym 51445 sys1.ca[7]
.sym 51446 sys1.cpu.aluAdder[13]
.sym 51447 sys1.cpu.regs[1][9]
.sym 51448 sys1.cpu.regsD[0]
.sym 51449 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51450 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 51451 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 51452 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 51454 sys1.cpu.regsD[9]
.sym 51457 sys1.cpu.regsD[31]
.sym 51458 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51459 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 51460 sys1.ca[11]
.sym 51461 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 51462 sys1.cpu.regsD_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51463 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 51464 sys1.cpu.regsD[15]
.sym 51465 sys1.cpu.aluAdder_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.sym 51466 sys1.cpu.regsD_SB_LUT4_O_17_I3
.sym 51467 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51468 ICE_LED1_SB_DFFESR_Q_D
.sym 51475 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 51476 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 51477 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 51478 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51479 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 51480 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 51481 sys1.cpu.regs[3][1]
.sym 51482 sys1.cpu.regs[5][1]
.sym 51483 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 51485 sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51486 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 51487 sys1.cpu.aluAdder_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 51488 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51489 sys1.cpu.regsD[1]
.sym 51490 sys1.cpu.regs[7][1]
.sym 51492 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 51493 sys1.cpu.aluIn1[1]
.sym 51494 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 51498 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51500 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51502 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51504 sys1.cpu.regs[1][1]
.sym 51505 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 51506 sys1.cpu.regs[5][1]
.sym 51508 sys1.cpu.aluIn1[1]
.sym 51509 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 51510 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51514 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 51516 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 51517 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 51520 sys1.cpu.regs[7][1]
.sym 51521 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 51522 sys1.cpu.regs[5][1]
.sym 51523 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51526 sys1.cpu.aluAdder_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 51527 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 51532 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51533 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 51534 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51535 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51538 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 51539 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 51540 sys1.cpu.regs[5][1]
.sym 51541 sys1.cpu.regs[1][1]
.sym 51544 sys1.cpu.regs[3][1]
.sym 51545 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51546 sys1.cpu.regs[1][1]
.sym 51547 sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51550 sys1.cpu.regsD[1]
.sym 51554 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 51555 clk_$glb_clk
.sym 51557 sys1.cpu.regsD_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51558 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51559 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51560 sys1.cpu.regs[6][14]
.sym 51561 sys1.cpu.regs[6][1]
.sym 51562 sys1.cpu.regsD_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51563 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51564 sys1.cpu.regsD_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51565 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 51569 sys1.cpu.regsD[1]
.sym 51570 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 51571 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 51572 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 51574 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 51575 sys1.cpu.regs[12][31]
.sym 51576 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 51577 sys1.cpu.regs[3][1]
.sym 51578 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 51579 $PACKER_VCC_NET
.sym 51580 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51581 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 51582 sys1.cpu.regsD[9]
.sym 51586 sys1.cpu.regsD_SB_LUT4_O_1_I2
.sym 51588 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 51589 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 51590 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 51591 sys1.cpu.aluIn1[13]
.sym 51592 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 51598 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51599 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 51600 sys1.cpu.aluIn1[1]
.sym 51601 sys1.cpu.aluAdder[1]
.sym 51602 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51604 sys1.cpu.regsD[9]
.sym 51608 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51609 sys1.cpu.regsD[14]
.sym 51611 sys1.cpu.aluAdder[22]
.sym 51613 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51616 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 51618 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51621 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3
.sym 51622 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51623 sys1.cpu.aluIn1[22]
.sym 51624 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 51625 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51626 sys1.cpu.regsD[1]
.sym 51631 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51632 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3
.sym 51633 sys1.cpu.aluIn1[22]
.sym 51634 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51640 sys1.cpu.regsD[9]
.sym 51643 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51644 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 51645 sys1.cpu.aluAdder[22]
.sym 51646 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51649 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 51650 sys1.cpu.aluIn1[1]
.sym 51651 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51652 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51655 sys1.cpu.aluIn1[22]
.sym 51656 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3
.sym 51657 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51662 sys1.cpu.regsD[14]
.sym 51668 sys1.cpu.regsD[1]
.sym 51673 sys1.cpu.aluAdder[1]
.sym 51674 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51675 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 51676 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51677 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 51678 clk_$glb_clk
.sym 51680 sys1.cpu.regs[13][0]
.sym 51681 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51682 sys1.cpu.regsD_SB_LUT4_O_25_I3
.sym 51683 sys1.cpu.regs[13][9]
.sym 51684 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51685 sys1.cpu.regsD_SB_LUT4_O_17_I3_SB_LUT4_O_I1
.sym 51686 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51687 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51688 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 51690 sys1.cpu.regsD[15]
.sym 51693 sys1.cpu.regsD[17]
.sym 51694 sys1.cpu.regs[2][14]
.sym 51695 sys1.cpu.aluIn1[26]
.sym 51696 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 51697 sys1.cpu.aluIn1[21]
.sym 51698 $PACKER_VCC_NET
.sym 51702 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 51704 sys1.cpu.aluAdder[21]
.sym 51705 sys1.cpu.regsD_SB_LUT4_O_4_I1
.sym 51707 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 51709 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 51710 sys1.cpu.regs[7][0]
.sym 51711 sys1.cpu.aluIn1[1]
.sym 51713 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 51714 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 51715 sys1.cpu.aluAdder[15]
.sym 51721 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51722 sys1.cpu.regsD[0]
.sym 51723 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 51724 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51725 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 51726 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 51728 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 51729 sys1.cpu.regsD_SB_LUT4_O_4_I1
.sym 51730 sys1.cpu.regsD_SB_LUT4_O_4_I3
.sym 51731 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51733 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 51734 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51736 sys1.cpu.regs[14][0]
.sym 51737 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 51739 sys1.cpu.regsD_SB_LUT4_O_1_I3
.sym 51741 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 51742 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51744 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I2
.sym 51746 sys1.cpu.regsD_SB_LUT4_O_1_I2
.sym 51747 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 51749 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51750 sys1.cpu.regsD_SB_LUT4_O_17_I3_SB_LUT4_O_I1
.sym 51752 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 51754 sys1.cpu.regs[14][0]
.sym 51755 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51756 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 51757 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51760 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 51761 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 51762 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 51763 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 51767 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51768 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51773 sys1.cpu.regsD_SB_LUT4_O_1_I2
.sym 51775 sys1.cpu.regsD_SB_LUT4_O_1_I3
.sym 51778 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 51779 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I2
.sym 51780 sys1.cpu.regsD_SB_LUT4_O_17_I3_SB_LUT4_O_I1
.sym 51781 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 51784 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51785 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51786 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 51787 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51790 sys1.cpu.regsD_SB_LUT4_O_4_I3
.sym 51791 sys1.cpu.regsD_SB_LUT4_O_4_I1
.sym 51793 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 51798 sys1.cpu.regsD[0]
.sym 51800 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 51801 clk_$glb_clk
.sym 51803 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 51804 sys1.cpu.regsQ1_SB_LUT4_O_1_I1
.sym 51805 sys1.cpu.regs[12][0]
.sym 51806 sys1.cpu.aluIn1[0]
.sym 51807 sys1.cpu.aluIn1[10]
.sym 51808 sys1.cpu.regsQ1[0]
.sym 51809 sys1.cpu.aluIn1[15]
.sym 51810 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O
.sym 51815 sys1.cpu.Bimm[12]
.sym 51817 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I2
.sym 51818 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51819 sys1.cpu.IR[15]
.sym 51820 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 51821 sys1.cpu.regsD[0]
.sym 51823 sys1.cpu.regs[10][0]
.sym 51824 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 51827 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 51829 sys1.cpu.regsD[14]
.sym 51830 sys1.cpu.regs[10][15]
.sym 51832 sys1.cpu.regsD[16]
.sym 51833 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 51834 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 51836 sys1.cpu.regsD[9]
.sym 51837 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 51846 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 51847 sys1.cpu.aluIn1[5]
.sym 51848 sys1.cpu.regsD[0]
.sym 51851 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 51852 sys1.cpu.aluIn1_SB_LUT4_O_11_I3
.sym 51853 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 51854 sys1.cpu.aluIn1[21]
.sym 51857 sys1.cpu.aluIn1[30]
.sym 51862 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 51867 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O
.sym 51869 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 51870 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 51871 sys1.cpu.aluIn1[1]
.sym 51873 sys1.cpu.aluIn1[26]
.sym 51879 sys1.cpu.regsD[0]
.sym 51883 sys1.cpu.aluIn1[5]
.sym 51884 sys1.cpu.aluIn1[26]
.sym 51886 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 51889 sys1.cpu.aluIn1[26]
.sym 51890 sys1.cpu.aluIn1[5]
.sym 51891 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 51895 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O
.sym 51896 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 51897 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 51898 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 51901 sys1.cpu.aluIn1[1]
.sym 51903 sys1.cpu.aluIn1[30]
.sym 51904 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 51907 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 51908 sys1.cpu.aluIn1[30]
.sym 51910 sys1.cpu.aluIn1[1]
.sym 51914 sys1.cpu.aluIn1[21]
.sym 51915 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 51916 sys1.cpu.aluIn1_SB_LUT4_O_11_I3
.sym 51919 sys1.cpu.aluIn1[21]
.sym 51920 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 51923 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 51924 clk_$glb_clk
.sym 51926 sys1.cpu.regsQ1[15]
.sym 51927 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51928 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 51930 sys1.cpu.aluIn1_SB_LUT4_O_1_I3
.sym 51931 sys1.cpu.regsQ1_SB_LUT4_O_1_I2
.sym 51932 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 51933 sys1.cpu.regs[1][0]
.sym 51938 sys1.cpu.aluIn1_SB_LUT4_O_11_I3
.sym 51940 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 51941 sys1.cpu.aluIn1[0]
.sym 51942 sys1.cpu.aluIn1[21]
.sym 51944 sys1.cpu.regs[14][10]
.sym 51945 sys1.cpu.aluIn1[30]
.sym 51946 sys1.cpu.regsD[0]
.sym 51951 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 51952 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 51953 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 51954 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 51956 sys1.cpu.regsD[15]
.sym 51960 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 51967 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 51968 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 51969 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 51971 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51973 sys1.cpu.regsD[15]
.sym 51974 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51975 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 51977 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51978 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 51979 sys1.cpu.regsD[0]
.sym 51980 sys1.cpu.IR[15]
.sym 51981 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O
.sym 51982 sys1.cpu.regs[11][15]
.sym 51983 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 51985 sys1.cpu.regs[8][15]
.sym 51986 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51987 sys1.cpu.regs[9][15]
.sym 51990 sys1.cpu.regs[10][15]
.sym 51992 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 51993 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 51994 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 51995 sys1.cpu.regs[9][15]
.sym 52000 sys1.cpu.regs[8][15]
.sym 52001 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52002 sys1.cpu.regs[9][15]
.sym 52003 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 52006 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 52007 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 52008 sys1.cpu.regs[9][15]
.sym 52009 sys1.cpu.regs[8][15]
.sym 52012 sys1.cpu.IR[15]
.sym 52013 sys1.cpu.regs[10][15]
.sym 52014 sys1.cpu.regs[11][15]
.sym 52015 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 52018 sys1.cpu.regsD[0]
.sym 52026 sys1.cpu.regsD[15]
.sym 52031 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 52032 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52033 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52036 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 52037 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 52038 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 52039 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52043 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 52044 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O
.sym 52045 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 52046 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 52047 clk_$glb_clk
.sym 52049 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 52050 sys1.cpu.aluIn1_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 52051 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 52052 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 52053 sys1.cdo_SB_LUT4_O_16_I3
.sym 52054 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 52055 sys1.cpu.regs[4][15]
.sym 52056 sys1.cpu.aluIn1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 52061 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 52062 $PACKER_VCC_NET
.sym 52063 sys1.cpu.regs[0][17]
.sym 52066 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 52069 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 52071 $PACKER_VCC_NET
.sym 52077 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 52078 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 52091 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52092 sys1.cpu.regs[5][15]
.sym 52094 sys1.cpu.regs[7][15]
.sym 52095 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 52096 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52097 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52099 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 52100 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 52101 sys1.cpu.regsD[14]
.sym 52103 sys1.cpu.regs[10][15]
.sym 52104 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52107 sys1.cpu.aluIn1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52109 sys1.cpu.regs[14][15]
.sym 52111 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 52112 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 52113 sys1.cpu.regs[11][15]
.sym 52114 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 52115 sys1.cpu.regs[1][15]
.sym 52117 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 52118 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52119 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 52121 sys1.cpu.regs[3][15]
.sym 52125 sys1.cpu.regsD[14]
.sym 52129 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 52130 sys1.cpu.regs[5][15]
.sym 52131 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52132 sys1.cpu.regs[7][15]
.sym 52135 sys1.cpu.regs[7][15]
.sym 52136 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 52137 sys1.cpu.regs[3][15]
.sym 52138 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 52141 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 52142 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52143 sys1.cpu.regs[14][15]
.sym 52147 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 52148 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 52149 sys1.cpu.regs[10][15]
.sym 52150 sys1.cpu.regs[11][15]
.sym 52153 sys1.cpu.regs[14][15]
.sym 52154 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 52155 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52159 sys1.cpu.regs[1][15]
.sym 52160 sys1.cpu.aluIn1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52161 sys1.cpu.regs[3][15]
.sym 52162 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52165 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52166 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 52167 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52168 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 52169 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 52170 clk_$glb_clk
.sym 52172 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 52175 sys1.cpu.regs[14][15]
.sym 52176 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 52179 sys1.cpu.regs[14][14]
.sym 52181 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 52184 sys1.cpu.regs[13][14]
.sym 52185 sys1.cpu.regs[0][18]
.sym 52189 sys1.cpu.regsD[15]
.sym 52194 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 52195 sys1.cpu.regs[10][17]
.sym 52202 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 52207 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 52235 sys1.cpu.regsD[15]
.sym 52240 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 52248 sys1.cpu.regsD[15]
.sym 52292 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 52293 clk_$glb_clk
.sym 52317 sys1.cpu.regsD[14]
.sym 52322 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 52367 CLKIN$SB_IO_IN
.sym 52405 LORA_CS_SB_LUT4_O_I3
.sym 52408 sys1.cpu.regsQ1[13]
.sym 52409 sys1.cpu.regsQ1[7]
.sym 52410 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 52411 LORA_CS_SB_LUT4_O_I1
.sym 52417 sys1.cdo[15]
.sym 52439 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 52443 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 52455 LORA_CS_SB_LUT4_O_I3
.sym 52456 sys1.cdo[4]
.sym 52461 LORA_CS_SB_LUT4_O_I1
.sym 52468 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 52472 LORA_CS_SB_LUT4_O_I3
.sym 52477 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 52488 sys1.cdo[4]
.sym 52494 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 52496 LORA_CS_SB_LUT4_O_I3
.sym 52497 LORA_CS_SB_LUT4_O_I1
.sym 52501 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 52502 LORA_CS_SB_LUT4_O_I1
.sym 52503 LORA_CS_SB_LUT4_O_I3
.sym 52509 LORA_CS_SB_LUT4_O_I1
.sym 52516 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 52517 clk_$glb_clk
.sym 52518 reset_$glb_sr
.sym 52523 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 52524 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 52525 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 52526 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 52527 sys1.irqvect[3][4]
.sym 52528 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0
.sym 52529 sys1.cpu.regs[2][13]
.sym 52530 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52531 $PACKER_VCC_NET
.sym 52533 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 52536 sys1.cpu.regs[0][7]
.sym 52537 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 52539 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 52542 sys1.uart0.cntbit_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 52545 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 52546 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 52557 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 52565 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 52566 sys1.cpu.regsD[13]
.sym 52567 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 52569 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 52571 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 52572 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52576 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 52582 sys1.cpu.regs[3][24]
.sym 52583 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 52586 sys1.cdo_SB_LUT4_O_18_I3
.sym 52587 sys1.cpu.regs[3][24]
.sym 52588 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 52600 sys1.irqvect[1][4]
.sym 52603 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52607 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 52608 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52611 sys1.irqvect[6][4]
.sym 52615 LORA_DIO1_SB_LUT4_I1_I3
.sym 52617 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 52620 sys1.irqvect[3][4]
.sym 52622 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 52623 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 52624 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 52625 LORA_BUSY_SB_LUT4_I2_I0
.sym 52626 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52630 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 52634 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52636 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 52639 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 52640 LORA_DIO1_SB_LUT4_I1_I3
.sym 52645 sys1.irqvect[1][4]
.sym 52646 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 52647 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 52648 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 52651 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52654 LORA_DIO1_SB_LUT4_I1_I3
.sym 52657 LORA_BUSY_SB_LUT4_I2_I0
.sym 52658 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52664 LORA_BUSY_SB_LUT4_I2_I0
.sym 52665 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 52670 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 52672 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52675 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52676 sys1.irqvect[3][4]
.sym 52677 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 52678 sys1.irqvect[6][4]
.sym 52682 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52683 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 52684 sys1.cdo_SB_LUT4_O_18_I3
.sym 52685 sys1.cpu.regs[9][8]
.sym 52686 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 52687 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 52688 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 52689 sys1.cpu.regs[9][24]
.sym 52692 sys1.cpu.aluIn1[13]
.sym 52693 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52696 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52698 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 52699 sys1.uart0.divider[7]
.sym 52702 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 52703 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 52704 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52705 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 52706 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 52709 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 52710 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 52711 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 52724 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52727 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52729 sys1.cpu.regs[2][13]
.sym 52730 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 52731 sys1.cpu.regs[7][13]
.sym 52732 sys1.cpu.regs[3][13]
.sym 52734 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52735 sys1.cpu.regs[6][13]
.sym 52736 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52738 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 52739 sys1.cpu.regs[4][7]
.sym 52740 sys1.cpu.regs[0][7]
.sym 52741 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52742 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 52744 sys1.cpu.regsD[24]
.sym 52746 sys1.cpu.regs[7][24]
.sym 52748 sys1.cpu.regsD[7]
.sym 52750 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 52752 sys1.cpu.regs[3][24]
.sym 52753 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 52754 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 52756 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 52757 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 52758 sys1.cpu.regs[3][24]
.sym 52759 sys1.cpu.regs[7][24]
.sym 52762 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 52763 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52764 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 52765 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52769 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52770 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52771 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 52775 sys1.cpu.regs[2][13]
.sym 52776 sys1.cpu.regs[6][13]
.sym 52777 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52780 sys1.cpu.regs[3][13]
.sym 52781 sys1.cpu.regs[7][13]
.sym 52782 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 52783 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 52789 sys1.cpu.regsD[7]
.sym 52792 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52794 sys1.cpu.regs[4][7]
.sym 52795 sys1.cpu.regs[0][7]
.sym 52798 sys1.cpu.regsD[24]
.sym 52802 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 52803 clk_$glb_clk
.sym 52805 sys1.cpu.regs[9][13]
.sym 52806 sys1.cpu.regsQ1[24]
.sym 52807 sys1.cpu.aluIn1_SB_LUT4_O_5_I3
.sym 52808 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52809 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 52810 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52811 sys1.cpu.regsQ1_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 52812 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 52815 sys1.cpu.PCci[19]
.sym 52816 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52817 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52818 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 52820 sys1.uart0.divider[6]
.sym 52822 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 52823 sys1.cpu.regs[6][13]
.sym 52824 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 52825 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 52826 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 52828 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 52829 sys1.cpu.regs[0][8]
.sym 52830 sys1.cpu.regs[8][28]
.sym 52831 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 52835 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 52836 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 52838 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 52840 sys1.cdo[10]
.sym 52846 sys1.cpu.regsQ1_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52847 sys1.cpu.regsQ1_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 52848 sys1.cpu.regsD[8]
.sym 52849 sys1.cpu.regsD[29]
.sym 52850 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 52853 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52854 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 52855 sys1.cpu.regs[3][13]
.sym 52859 sys1.cpu.regs[3][24]
.sym 52860 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 52861 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.sym 52862 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 52863 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 52865 sys1.cpu.regs[7][13]
.sym 52867 sys1.cpu.regs[5][24]
.sym 52868 sys1.cpu.regsQ1_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 52870 sys1.cpu.regs[1][24]
.sym 52871 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I3
.sym 52875 sys1.cpu.regs[4][24]
.sym 52876 sys1.cpu.regsD[13]
.sym 52879 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I3
.sym 52880 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 52881 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.sym 52882 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 52885 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52887 sys1.cpu.regs[7][13]
.sym 52888 sys1.cpu.regs[3][13]
.sym 52894 sys1.cpu.regsD[29]
.sym 52900 sys1.cpu.regsD[8]
.sym 52904 sys1.cpu.regsD[13]
.sym 52909 sys1.cpu.regs[5][24]
.sym 52910 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 52911 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 52912 sys1.cpu.regs[4][24]
.sym 52915 sys1.cpu.regs[3][24]
.sym 52916 sys1.cpu.regs[1][24]
.sym 52917 sys1.cpu.regsQ1_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52918 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52921 sys1.cpu.regsQ1_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 52922 sys1.cpu.regsQ1_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 52923 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 52924 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 52925 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 52926 clk_$glb_clk
.sym 52928 sys1.cpu.aluIn1_SB_LUT4_O_5_I1
.sym 52929 sys1.cpu.regs[4][13]
.sym 52930 sys1.cpu.regsQ1[13]
.sym 52931 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52932 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 52933 sys1.cpu.regs[4][24]
.sym 52934 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 52935 sys1.cpu.regs[4][7]
.sym 52938 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52939 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52940 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 52941 sys1.cpu.regsQ1_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 52943 sys1.cpu.regs[0][24]
.sym 52944 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 52945 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 52946 sys1.cpu.regs[12][29]
.sym 52947 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 52949 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 52950 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 52951 sys1.cpu.regs[3][13]
.sym 52952 sys1.uwrtx1
.sym 52954 sys1.cpu.aluIn1[7]
.sym 52957 sys1.cpu.regs[12][13]
.sym 52959 sys1.cdo[29]
.sym 52961 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1
.sym 52962 sys1.cpu.regsD[13]
.sym 52963 sys1.ca[2]
.sym 52969 sys1.cpu.regsQ1_SB_LUT4_O_26_I2
.sym 52974 sys1.cpu.aluIn1_SB_LUT4_O_5_I1
.sym 52976 sys1.cpu.regs[7][24]
.sym 52977 sys1.cpu.regsD[8]
.sym 52978 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 52979 sys1.cpu.aluIn1_SB_LUT4_O_5_I3
.sym 52981 sys1.cpu.regsQ1_SB_LUT4_O_9_I3
.sym 52984 sys1.cpu.regsQ1_SB_LUT4_O_9_I2
.sym 52985 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52986 sys1.cpu.regsQ1_SB_LUT4_O_26_I3
.sym 52987 sys1.cpu.aluIn1_SB_LUT4_O_5_I0
.sym 52988 sys1.cpu.regsD[13]
.sym 52989 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 52992 sys1.cpu.regsD[28]
.sym 52993 sys1.cpu.aluIn1_SB_LUT4_O_17_I0
.sym 52995 sys1.cpu.regs[5][24]
.sym 52996 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 52997 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 53002 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 53003 sys1.cpu.regs[7][24]
.sym 53004 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 53005 sys1.cpu.regs[5][24]
.sym 53008 sys1.cpu.aluIn1_SB_LUT4_O_5_I3
.sym 53009 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 53010 sys1.cpu.aluIn1_SB_LUT4_O_5_I1
.sym 53011 sys1.cpu.aluIn1_SB_LUT4_O_5_I0
.sym 53015 sys1.cpu.regsD[8]
.sym 53020 sys1.cpu.regsQ1_SB_LUT4_O_26_I3
.sym 53021 sys1.cpu.regsQ1_SB_LUT4_O_26_I2
.sym 53029 sys1.cpu.regsD[13]
.sym 53032 sys1.cpu.regsQ1_SB_LUT4_O_26_I3
.sym 53033 sys1.cpu.regsQ1_SB_LUT4_O_26_I2
.sym 53034 sys1.cpu.aluIn1_SB_LUT4_O_17_I0
.sym 53035 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 53041 sys1.cpu.regsD[28]
.sym 53044 sys1.cpu.regsQ1_SB_LUT4_O_9_I3
.sym 53045 sys1.cpu.regsQ1_SB_LUT4_O_9_I2
.sym 53046 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 53047 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 53048 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 53049 clk_$glb_clk
.sym 53051 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53052 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 53053 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 53054 sys1.cpu.regs[7][28]
.sym 53056 sys1.cpu.regsQ1_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 53057 sys1.uwrtx1
.sym 53058 sys1.cpu.regsQ1_SB_LUT4_O_5_I3
.sym 53061 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53062 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53064 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 53065 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 53068 sys1.cpu.regs[4][7]
.sym 53069 sys1.cpu.regs[2][7]
.sym 53070 sys1.cpu.aluIn1_SB_LUT4_O_5_I1
.sym 53071 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 53072 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 53073 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 53074 sys1.spi0.bitcnt[2]
.sym 53075 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 53076 sys1.cdo_SB_LUT4_O_18_I3
.sym 53077 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 53078 sys1.cpu.regsQ1[7]
.sym 53079 sys1.cpu.regs[3][24]
.sym 53080 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 53081 sys1.cpu.PCci[24]
.sym 53084 sys1.cpu.regs[5][13]
.sym 53085 sys1.uart2.wrbaud_SB_LUT4_O_I1
.sym 53086 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1
.sym 53092 sys1.cpu.regs[1][28]
.sym 53094 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 53095 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 53098 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 53099 sys1.cpu.regs[5][28]
.sym 53100 sys1.cpu.regs[1][28]
.sym 53102 sys1.cpu.regsQ1[13]
.sym 53103 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 53104 sys1.cpu.regs[3][28]
.sym 53105 sys1.cpu.aluIn1[7]
.sym 53107 sys1.cpu.regs[5][28]
.sym 53109 sys1.cpu.regs[6][28]
.sym 53111 sys1.cpu.regs[7][28]
.sym 53112 sys1.spi0.bitcnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 53113 sys1.wr_spi_ICE
.sym 53115 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 53119 sys1.cpu.regs[7][28]
.sym 53120 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 53121 sys1.control_ICE[12]
.sym 53123 sys1.cpu.regsQ1_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 53125 sys1.cpu.regs[1][28]
.sym 53126 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 53127 sys1.cpu.regsQ1_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 53128 sys1.cpu.regs[3][28]
.sym 53131 sys1.cpu.regsQ1[13]
.sym 53137 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 53138 sys1.cpu.regs[5][28]
.sym 53139 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 53140 sys1.cpu.regs[1][28]
.sym 53145 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 53149 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 53150 sys1.cpu.regs[6][28]
.sym 53151 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 53152 sys1.cpu.regs[7][28]
.sym 53158 sys1.cpu.aluIn1[7]
.sym 53161 sys1.control_ICE[12]
.sym 53163 sys1.spi0.bitcnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 53164 sys1.wr_spi_ICE
.sym 53167 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 53168 sys1.cpu.regs[7][28]
.sym 53169 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 53170 sys1.cpu.regs[5][28]
.sym 53171 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 53172 clk_$glb_clk
.sym 53174 sys1.irqvect[0][29]
.sym 53175 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 53176 sys1.uwrbaud1
.sym 53177 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53178 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 53179 sys1.cpu.aluAdder_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 53180 sys1.irqvect[0][13]
.sym 53181 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 53184 LORA_CS_SB_LUT4_O_I3
.sym 53186 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 53187 sys1.cpu.regs[10][13]
.sym 53188 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 53189 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 53190 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 53191 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 53192 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 53194 sys1.uart0.thr[3]
.sym 53195 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 53198 sys1.spi0.bitcnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 53199 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 53200 LORA_DIO1_SB_LUT4_I1_I3
.sym 53201 sys1.cpu.PCimm[7]
.sym 53202 LORA_CS_SB_LUT4_O_I1
.sym 53203 sys1.cpu.aluAdder[13]
.sym 53204 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53205 sys1.cpu.PCci[29]
.sym 53206 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 53207 sys1.cpu.PCci[7]
.sym 53208 sys1.cpu.Bimm[8]
.sym 53209 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 53215 LORA_CS_SB_LUT4_O_I2
.sym 53218 sys1.cdo_SB_LUT4_O_11_I3
.sym 53219 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_I2_I1
.sym 53222 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 53224 sys1.cpu.regs[6][28]
.sym 53226 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 53227 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 53228 sys1.cpu.regsD[29]
.sym 53229 sys1.cpu.regsD[13]
.sym 53231 sys1.cpu.PCci[7]
.sym 53235 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 53237 LORA_CS_SB_LUT4_O_I0
.sym 53238 sys1.cpu.PCci[13]
.sym 53239 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 53242 sys1.cpu.regs[4][28]
.sym 53243 LORA_CS_SB_LUT4_O_I1
.sym 53245 LORA_CS_SB_LUT4_O_I3
.sym 53248 LORA_CS_SB_LUT4_O_I2
.sym 53249 LORA_CS_SB_LUT4_O_I1
.sym 53250 LORA_CS_SB_LUT4_O_I0
.sym 53251 LORA_CS_SB_LUT4_O_I3
.sym 53254 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 53256 sys1.cpu.PCci[13]
.sym 53263 sys1.cpu.regsD[13]
.sym 53269 sys1.cpu.regsD[29]
.sym 53274 sys1.cpu.PCci[7]
.sym 53275 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 53278 LORA_CS_SB_LUT4_O_I1
.sym 53280 LORA_CS_SB_LUT4_O_I3
.sym 53284 sys1.cpu.regs[6][28]
.sym 53285 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 53286 sys1.cpu.regs[4][28]
.sym 53287 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 53291 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_I2_I1
.sym 53292 sys1.cdo_SB_LUT4_O_11_I3
.sym 53293 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 53294 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 53295 clk_$glb_clk
.sym 53297 sys1.cpu.regs[4][29]
.sym 53298 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_I2_I1
.sym 53299 sys1.cpu.regsQ1_SB_LUT4_O_4_I2
.sym 53300 sys1.cpu.regs[4][28]
.sym 53301 sys1.cpu.aluIn1_SB_LUT4_O_26_I0
.sym 53302 sys1.cpu.regsQ1[29]
.sym 53303 sys1.cpu.aluIn1[29]
.sym 53304 sys1.cdo[13]
.sym 53305 sys1.cdo[29]
.sym 53307 sys1.cpu.regsQ1[13]
.sym 53308 sys1.cpu.ldstaddr[8]
.sym 53309 LORA_CS_SB_LUT4_O_I2
.sym 53310 sys1.irqvect[0][13]
.sym 53311 LORA_DIO1_SB_LUT4_I1_I3
.sym 53312 sys1.cpu.rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 53313 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 53314 sys1.cdo[28]
.sym 53315 sys1.cdo[29]
.sym 53316 sys1.irqvect[0][29]
.sym 53318 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 53320 sys1.uwrbaud1
.sym 53321 sys1.cpu.regs[0][8]
.sym 53322 sys1.cpu.PCci[9]
.sym 53323 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 53325 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 53326 sys1.cpu.IR[13]
.sym 53330 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53331 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 53332 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 53338 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 53339 sys1.cpu.aluAdder_SB_LUT4_O_27_I2_SB_LUT4_O_I3
.sym 53340 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 53343 sys1.cpu.regsD[29]
.sym 53344 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 53345 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 53346 sys1.cdo_SB_LUT4_O_18_I3
.sym 53348 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 53349 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 53350 sys1.cpu.IR[13]
.sym 53351 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_I2_I1
.sym 53354 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 53355 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 53356 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 53358 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 53359 sys1.cpu.aluIn1[13]
.sym 53360 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53362 sys1.cpu.regsD_SB_LUT4_O_3_I2
.sym 53363 sys1.cpu.aluAdder[13]
.sym 53364 sys1.cpu.regsD_SB_LUT4_O_3_I3
.sym 53367 sys1.cpu.regsD_SB_LUT4_O_3_I0
.sym 53368 sys1.cpu.Bimm[8]
.sym 53369 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 53371 sys1.cpu.aluAdder[13]
.sym 53372 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 53373 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 53374 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 53377 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 53379 sys1.cdo_SB_LUT4_O_18_I3
.sym 53380 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_I2_I1
.sym 53383 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 53384 sys1.cpu.aluAdder_SB_LUT4_O_27_I2_SB_LUT4_O_I3
.sym 53385 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 53386 sys1.cpu.aluIn1[13]
.sym 53389 sys1.cpu.aluIn1[13]
.sym 53390 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53391 sys1.cpu.aluAdder_SB_LUT4_O_27_I2_SB_LUT4_O_I3
.sym 53395 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 53397 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 53398 sys1.cpu.Bimm[8]
.sym 53402 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 53403 sys1.cpu.IR[13]
.sym 53404 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 53407 sys1.cpu.regsD_SB_LUT4_O_3_I0
.sym 53408 sys1.cpu.regsD_SB_LUT4_O_3_I3
.sym 53409 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 53410 sys1.cpu.regsD_SB_LUT4_O_3_I2
.sym 53413 sys1.cpu.regsD[29]
.sym 53417 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 53418 clk_$glb_clk
.sym 53420 sys1.cpu.PCimm[6]
.sym 53421 sys1.cpu.PCimm[7]
.sym 53422 sys1.cpu.regsD_SB_LUT4_O_14_I0
.sym 53423 sys1.cpu.regs[0][11]
.sym 53424 sys1.cpu.PCimm[9]
.sym 53425 sys1.cpu.regsD_SB_LUT4_O_3_I0
.sym 53426 sys1.cpu.regs[0][8]
.sym 53427 sys1.cpu.PCimm[8]
.sym 53429 sys1.cpu.rdata_SB_LUT4_O_28_I3
.sym 53430 sys1.cpu.regsQ1[7]
.sym 53431 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 53432 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 53433 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 53434 sys1.cpu.PCci[3]
.sym 53435 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I3
.sym 53437 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 53439 sys1.cpu.regsD[29]
.sym 53441 sys1.cpu.Bimm[9]
.sym 53442 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 53443 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 53444 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 53446 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53447 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53449 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1
.sym 53450 sys1.cpu.regsD_SB_LUT4_O_3_I3
.sym 53451 sys1.cpu.regsD[28]
.sym 53452 sys1.cpu.aluIn1[29]
.sym 53453 sys1.cpu.regsD[13]
.sym 53455 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 53461 sys1.cpu.PCci[7]
.sym 53466 sys1.cpu.PCci[2]
.sym 53471 sys1.cpu.PCimm[7]
.sym 53472 sys1.cpu.PCci[5]
.sym 53473 sys1.cpu.PCimm[4]
.sym 53474 sys1.cpu.PCci[8]
.sym 53475 sys1.cpu.PCci[6]
.sym 53476 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53477 sys1.cpu.PCimm[6]
.sym 53479 sys1.cpu.PCci[4]
.sym 53481 sys1.cpu.PCimm[9]
.sym 53482 sys1.cpu.PCci[9]
.sym 53484 sys1.cpu.PCimm[8]
.sym 53485 sys1.cpu.PCimm[5]
.sym 53487 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53489 sys1.cpu.PCimm[3]
.sym 53490 sys1.cpu.PCimm[2]
.sym 53492 sys1.cpu.PCci[3]
.sym 53493 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 53495 sys1.cpu.PCci[2]
.sym 53496 sys1.cpu.PCimm[2]
.sym 53499 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 53500 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53501 sys1.cpu.PCci[3]
.sym 53502 sys1.cpu.PCimm[3]
.sym 53503 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 53505 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 53506 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53507 sys1.cpu.PCimm[4]
.sym 53508 sys1.cpu.PCci[4]
.sym 53509 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 53511 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 53512 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53513 sys1.cpu.PCci[5]
.sym 53514 sys1.cpu.PCimm[5]
.sym 53515 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 53517 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 53518 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53519 sys1.cpu.PCci[6]
.sym 53520 sys1.cpu.PCimm[6]
.sym 53521 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 53523 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 53524 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53525 sys1.cpu.PCci[7]
.sym 53526 sys1.cpu.PCimm[7]
.sym 53527 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 53529 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 53530 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53531 sys1.cpu.PCimm[8]
.sym 53532 sys1.cpu.PCci[8]
.sym 53533 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 53535 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 53536 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53537 sys1.cpu.PCimm[9]
.sym 53538 sys1.cpu.PCci[9]
.sym 53539 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 53543 sys1.cpu.regs[3][30]
.sym 53544 sys1.cpu.PCimm_SB_LUT4_O_I3
.sym 53545 sys1.cpu.PCimm[10]
.sym 53546 sys1.cpu.PCimm[11]
.sym 53547 sys1.cpu.PCimm[15]
.sym 53548 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 53549 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 53550 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53553 sys1.cpu.ldstaddr[3]
.sym 53554 LORA_CS_SB_LUT4_O_I1
.sym 53556 sys1.cpu.regsD[8]
.sym 53557 sys1.cpu.Bimm[7]
.sym 53558 sys1.cpu.PCci[5]
.sym 53559 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 53560 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 53561 sys1.cpu.rdata_SB_LUT4_O_2_I1
.sym 53562 sys1.cpu.PCci[2]
.sym 53564 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 53565 sys1.control_ICE[12]
.sym 53566 sys1.cdo[24]
.sym 53567 sys1.cpu.PCci[11]
.sym 53568 sys1.cpu.regsD[11]
.sym 53569 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 53571 sys1.cpu.PCimm[5]
.sym 53572 sys1.cpu.PCci[10]
.sym 53573 sys1.cpu.PCci[24]
.sym 53574 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1
.sym 53575 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 53576 sys1.uart2.wrbaud_SB_LUT4_O_I1
.sym 53577 sys1.cpu.PC1[11]
.sym 53578 sys1.cpu.regsQ1[7]
.sym 53579 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 53585 sys1.cpu.PCci[11]
.sym 53586 sys1.cpu.PCimm[13]
.sym 53588 sys1.cpu.PCci[14]
.sym 53589 sys1.cpu.PCimm[14]
.sym 53595 sys1.cpu.PCci[17]
.sym 53596 sys1.cpu.PCci[10]
.sym 53598 sys1.cpu.PCimm[16]
.sym 53599 sys1.cpu.PCci[16]
.sym 53602 sys1.cpu.PCimm[10]
.sym 53603 sys1.cpu.PCimm[12]
.sym 53606 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53607 sys1.cpu.PCci[13]
.sym 53608 sys1.cpu.PCimm[17]
.sym 53611 sys1.cpu.PCimm[11]
.sym 53612 sys1.cpu.PCimm[15]
.sym 53613 sys1.cpu.PCci[15]
.sym 53614 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53615 sys1.cpu.PCci[12]
.sym 53616 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 53617 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53618 sys1.cpu.PCci[10]
.sym 53619 sys1.cpu.PCimm[10]
.sym 53620 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 53622 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 53623 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53624 sys1.cpu.PCimm[11]
.sym 53625 sys1.cpu.PCci[11]
.sym 53626 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 53628 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 53629 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53630 sys1.cpu.PCimm[12]
.sym 53631 sys1.cpu.PCci[12]
.sym 53632 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 53634 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 53635 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53636 sys1.cpu.PCimm[13]
.sym 53637 sys1.cpu.PCci[13]
.sym 53638 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 53640 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 53641 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53642 sys1.cpu.PCimm[14]
.sym 53643 sys1.cpu.PCci[14]
.sym 53644 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 53646 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 53647 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53648 sys1.cpu.PCci[15]
.sym 53649 sys1.cpu.PCimm[15]
.sym 53650 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 53652 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 53653 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53654 sys1.cpu.PCimm[16]
.sym 53655 sys1.cpu.PCci[16]
.sym 53656 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 53658 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 53659 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53660 sys1.cpu.PCci[17]
.sym 53661 sys1.cpu.PCimm[17]
.sym 53662 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 53666 sys1.cpu.PCimm[5]
.sym 53667 sys1.cpu.PC1[5]
.sym 53668 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_I2_I1
.sym 53669 sys1.uwrtx2
.sym 53670 sys1.cpu.aluAdder_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 53671 sys1.cpu.PCimm[20]
.sym 53672 sys1.cpu.PC1[6]
.sym 53673 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I3
.sym 53676 sys1.cpu.IR[13]
.sym 53677 sys1.cpu.ldstaddr[4]
.sym 53678 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 53680 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53681 sys1.cpu.PCci[17]
.sym 53682 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 53683 sys1.cpu.Bimm[11]
.sym 53684 sys1.cpu.PCci[14]
.sym 53687 sys1.cpu.PCci[16]
.sym 53690 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 53691 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53692 LORA_DIO1_SB_LUT4_I1_I3
.sym 53693 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 53694 sys1.cpu.PCci[29]
.sym 53695 sys1.ca[2]
.sym 53696 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53697 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 53698 LORA_CS_SB_LUT4_O_I1
.sym 53699 sys1.cpu.PCci[15]
.sym 53700 sys1.cdo[14]
.sym 53701 sys1.cpu.PCci[12]
.sym 53702 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 53708 sys1.cpu.PCci[25]
.sym 53711 sys1.cpu.PCimm[18]
.sym 53713 sys1.cpu.PCimm[19]
.sym 53714 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53717 sys1.cpu.PCci[18]
.sym 53719 sys1.cpu.PCci[20]
.sym 53722 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53724 sys1.cpu.PCci[19]
.sym 53728 sys1.cpu.PCimm[20]
.sym 53732 sys1.cpu.PCci[23]
.sym 53733 sys1.cpu.PCci[24]
.sym 53735 sys1.cpu.PCci[22]
.sym 53736 sys1.cpu.PCimm[20]
.sym 53737 sys1.cpu.PCci[21]
.sym 53739 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 53740 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53741 sys1.cpu.PCci[18]
.sym 53742 sys1.cpu.PCimm[18]
.sym 53743 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 53745 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 53746 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53747 sys1.cpu.PCimm[19]
.sym 53748 sys1.cpu.PCci[19]
.sym 53749 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 53751 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 53752 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53753 sys1.cpu.PCci[20]
.sym 53754 sys1.cpu.PCimm[20]
.sym 53755 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 53757 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 53758 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53759 sys1.cpu.PCimm[20]
.sym 53760 sys1.cpu.PCci[21]
.sym 53761 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 53763 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 53764 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53765 sys1.cpu.PCci[22]
.sym 53766 sys1.cpu.PCimm[20]
.sym 53767 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 53769 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 53770 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53771 sys1.cpu.PCci[23]
.sym 53772 sys1.cpu.PCimm[20]
.sym 53773 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 53775 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 53776 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53777 sys1.cpu.PCci[24]
.sym 53778 sys1.cpu.PCimm[20]
.sym 53779 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 53781 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 53782 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53783 sys1.cpu.PCimm[20]
.sym 53784 sys1.cpu.PCci[25]
.sym 53785 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 53789 sys1.cpu.regs[6][25]
.sym 53790 sys1.cpu.regsQ1[11]
.sym 53791 sys1.cpu.regs[6][11]
.sym 53792 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 53793 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I3
.sym 53794 sys1.cpu.aluIn1[11]
.sym 53795 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I2
.sym 53796 sys1.cpu.aluIn1_SB_LUT4_O_9_I0
.sym 53798 sys1.cdo[15]
.sym 53799 sys1.cdo[15]
.sym 53800 sys1.cdo_SB_LUT4_O_16_I3
.sym 53801 sys1.ca[11]
.sym 53802 sys1.cpu.PCci[25]
.sym 53803 sys1.cdo_SB_LUT4_O_9_I3
.sym 53804 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I3
.sym 53805 sys1.cdo[4]
.sym 53808 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I3
.sym 53809 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53811 sys1.cpu.Bimm[5]
.sym 53812 sys1.cpu.aluIn1[30]
.sym 53813 sys1.cpu.regsQ1[24]
.sym 53814 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I2
.sym 53815 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I2
.sym 53816 sys1.cpu.aluIn1[11]
.sym 53817 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 53818 sys1.cpu.PCci[9]
.sym 53819 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I3
.sym 53820 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 53821 sys1.cpu.regs[2][11]
.sym 53822 sys1.cpu.regsQ1[30]
.sym 53823 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53824 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53825 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 53831 sys1.cpu.PCci[30]
.sym 53832 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 53833 sys1.cpu.PCci[28]
.sym 53835 sys1.cpu.PCimm[20]
.sym 53838 sys1.cpu.regsD[11]
.sym 53840 sys1.cpu.PCci[26]
.sym 53842 sys1.cpu.regsD[30]
.sym 53843 sys1.cpu.PCimm[20]
.sym 53844 sys1.cpu.PCci[27]
.sym 53846 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53854 sys1.cpu.PCci[29]
.sym 53855 sys1.cpu.PCci[31]
.sym 53856 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53862 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 53863 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53864 sys1.cpu.PCci[26]
.sym 53865 sys1.cpu.PCimm[20]
.sym 53866 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 53868 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 53869 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53870 sys1.cpu.PCimm[20]
.sym 53871 sys1.cpu.PCci[27]
.sym 53872 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 53874 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 53875 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53876 sys1.cpu.PCci[28]
.sym 53877 sys1.cpu.PCimm[20]
.sym 53878 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 53880 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 53881 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53882 sys1.cpu.PCimm[20]
.sym 53883 sys1.cpu.PCci[29]
.sym 53884 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 53886 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 53887 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53888 sys1.cpu.PCci[30]
.sym 53889 sys1.cpu.PCimm[20]
.sym 53890 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 53893 sys1.cpu.PCimm[20]
.sym 53894 sys1.cpu.PCci[31]
.sym 53895 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 53896 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 53900 sys1.cpu.regsD[30]
.sym 53905 sys1.cpu.regsD[11]
.sym 53909 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 53910 clk_$glb_clk
.sym 53912 sys1.cpu.PC1[29]
.sym 53913 sys1.cpu.PC1[28]
.sym 53914 sys1.cpu.PC1[3]
.sym 53915 sys1.cpu.aluIn1_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 53916 sys1.cpu.aluIn1_SB_LUT4_O_9_I3
.sym 53917 sys1.cpu.PC[4]
.sym 53918 sys1.cpu.PC1[4]
.sym 53919 sys1.cpu.PC[29]
.sym 53922 sys1.cpu.regsQ1[20]
.sym 53924 sys1.cdo_SB_LUT4_O_20_I2
.sym 53925 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I2
.sym 53926 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 53927 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 53928 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 53930 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 53931 sys1.cpu.regs[6][25]
.sym 53934 sys1.cpu.regs[3][11]
.sym 53936 sys1.cpu.regs[6][11]
.sym 53937 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1
.sym 53938 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I3
.sym 53939 sys1.cpu.PC[4]
.sym 53940 sys1.cpu.regs[4][11]
.sym 53941 sys1.cpu.regsD_SB_LUT4_O_3_I3
.sym 53942 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 53943 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1
.sym 53944 sys1.cpu.aluIn1[29]
.sym 53945 sys1.cpu.regs[2][5]
.sym 53947 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53953 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 53954 sys1.cpu.PCadd1[3]
.sym 53955 sys1.cpu.PCadd1[4]
.sym 53956 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53957 sys1.cpu.PC[10]
.sym 53960 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 53961 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53963 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53965 sys1.cpu.PC[9]
.sym 53966 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53968 sys1.cpu.PCadd1[26]
.sym 53969 sys1.cpu.PCadd1[28]
.sym 53971 sys1.cpu.PCadd1[29]
.sym 53974 sys1.cpu.PC[11]
.sym 53983 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53989 sys1.cpu.PC[9]
.sym 53992 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 53993 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 53994 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53995 sys1.cpu.PCadd1[4]
.sym 53998 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 53999 sys1.cpu.PCadd1[3]
.sym 54000 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54001 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54004 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54005 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54006 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54007 sys1.cpu.PCadd1[26]
.sym 54010 sys1.cpu.PCadd1[28]
.sym 54011 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54012 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54013 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54016 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54017 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54018 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54019 sys1.cpu.PCadd1[29]
.sym 54024 sys1.cpu.PC[10]
.sym 54028 sys1.cpu.PC[11]
.sym 54033 clk_$glb_clk
.sym 54035 sys1.cpu.aluIn1_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54036 sys1.cpu.PC0[25]
.sym 54037 sys1.cpu.PC0[7]
.sym 54038 sys1.cpu.PC0[3]
.sym 54039 sys1.cpu.PC0[4]
.sym 54040 sys1.cpu.PC0[27]
.sym 54041 sys1.cpu.PC[3]
.sym 54042 sys1.cpu.PC0[24]
.sym 54043 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I3
.sym 54044 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 54047 sys1.cpu.regs[3][11]
.sym 54048 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 54049 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I3
.sym 54051 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54052 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 54053 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 54054 sys1.ca[5]
.sym 54055 sys1.ca[6]
.sym 54057 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I3
.sym 54058 sys1.cpu.opvalid
.sym 54059 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I2
.sym 54060 sys1.cpu.PC[11]
.sym 54061 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I3
.sym 54062 sys1.cpu.PC1[11]
.sym 54063 sys1.cpu.PC[22]
.sym 54064 sys1.cpu.regsD[5]
.sym 54065 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I2
.sym 54066 sys1.cpu.regsQ1[7]
.sym 54067 sys1.cpu.regsD[11]
.sym 54068 sys1.cpu.PCci[10]
.sym 54069 sys1.cpu.regsD[25]
.sym 54070 sys1.cpu.PCci[11]
.sym 54078 sys1.cpu.regsD[11]
.sym 54079 sys1.cpu.PC[25]
.sym 54080 sys1.cpu.regsD[5]
.sym 54081 sys1.cpu.PCadd1[15]
.sym 54083 sys1.cpu.PCadd1[17]
.sym 54087 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 54088 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54089 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 54090 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 54091 sys1.cpu.regsD_SB_LUT4_O_13_I0
.sym 54092 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54094 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54095 sys1.cpu.regsD_SB_LUT4_O_13_I2
.sym 54097 sys1.cpu.PCadd1[14]
.sym 54098 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54099 sys1.cpu.PCadd1[25]
.sym 54101 sys1.cpu.PC0[25]
.sym 54103 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54105 sys1.cpu.regsD_SB_LUT4_O_13_I1
.sym 54106 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54107 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54109 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54110 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54111 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54112 sys1.cpu.PCadd1[17]
.sym 54115 sys1.cpu.regsD_SB_LUT4_O_13_I2
.sym 54116 sys1.cpu.regsD_SB_LUT4_O_13_I0
.sym 54117 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 54118 sys1.cpu.regsD_SB_LUT4_O_13_I1
.sym 54123 sys1.cpu.regsD[5]
.sym 54127 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54128 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54129 sys1.cpu.PCadd1[15]
.sym 54130 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54133 sys1.cpu.regsD[11]
.sym 54139 sys1.cpu.PCadd1[14]
.sym 54140 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54141 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54142 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54145 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54146 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54147 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54148 sys1.cpu.PCadd1[25]
.sym 54151 sys1.cpu.PC[25]
.sym 54152 sys1.cpu.PC0[25]
.sym 54153 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54154 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 54155 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 54156 clk_$glb_clk
.sym 54158 sys1.cpu.PC[22]
.sym 54159 sys1.cpu.PC1[22]
.sym 54160 sys1.cpu.PC1[24]
.sym 54161 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I2
.sym 54162 sys1.cpu.PC[24]
.sym 54163 sys1.cpu.PC1[2]
.sym 54164 sys1.cpu.PC1[18]
.sym 54165 sys1.cpu.PC1[21]
.sym 54166 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3
.sym 54167 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 54168 sys1.cpu.aluIn1[13]
.sym 54169 sys1.cpu.regsQ1[15]
.sym 54170 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 54171 sys1.cpu.PC[3]
.sym 54172 sys1.cpu.regsQ1[3]
.sym 54173 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 54174 sys1.cpu.regsD[25]
.sym 54175 sys1.cpu.PC[25]
.sym 54176 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3
.sym 54177 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I3
.sym 54178 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I3
.sym 54179 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 54180 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I3
.sym 54181 sys1.cpu.PC0[7]
.sym 54182 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I2
.sym 54183 sys1.cpu.PCci[15]
.sym 54184 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 54185 sys1.cpu.ldstaddr[29]
.sym 54186 sys1.cpu.regsQ1[21]
.sym 54187 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 54188 sys1.cpu.PCci[12]
.sym 54189 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54190 LORA_CS_SB_LUT4_O_I1
.sym 54191 LORA_DIO1_SB_LUT4_I1_I3
.sym 54192 sys1.cpu.PC[2]
.sym 54193 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 54202 sys1.cpu.PCadd1[21]
.sym 54204 sys1.cpu.PCadd1[23]
.sym 54205 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54207 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54208 sys1.cpu.regsD[25]
.sym 54209 sys1.cpu.PC[4]
.sym 54210 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 54211 sys1.cpu.PCadd1[22]
.sym 54212 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 54213 sys1.cpu.PCadd1[24]
.sym 54217 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54218 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54219 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54222 sys1.cpu.ldstaddr[4]
.sym 54223 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54226 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54227 sys1.cpu.regsD[11]
.sym 54229 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 54234 sys1.cpu.regsD[25]
.sym 54238 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54239 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54240 sys1.cpu.PCadd1[21]
.sym 54241 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54247 sys1.cpu.regsD[11]
.sym 54250 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54251 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54252 sys1.cpu.PCadd1[23]
.sym 54253 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54256 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54257 sys1.cpu.PCadd1[24]
.sym 54258 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54259 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54264 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 54268 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 54269 sys1.cpu.PC[4]
.sym 54271 sys1.cpu.ldstaddr[4]
.sym 54274 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54275 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54276 sys1.cpu.PCadd1[22]
.sym 54277 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54278 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 54279 clk_$glb_clk
.sym 54281 sys1.cpu.PC[11]
.sym 54282 sys1.cpu.regsD_SB_LUT4_O_24_I0
.sym 54283 sys1.cpu.PC0[11]
.sym 54284 sys1.cpu.PC[2]
.sym 54285 sys1.cpu.PC[21]
.sym 54286 sys1.cpu.PC0[22]
.sym 54287 sys1.cpu.PC0[21]
.sym 54288 sys1.cpu.PC0[31]
.sym 54293 sys1.cpu.regs[4][25]
.sym 54294 sys1.cpu.PC0[12]
.sym 54295 sys1.ca[4]
.sym 54296 sys1.cpu.rdata_SB_LUT4_O_4_I1
.sym 54297 sys1.cpu.mmode
.sym 54298 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 54299 sys1.cpu.PC0[27]
.sym 54300 sys1.cpu.PC1[20]
.sym 54301 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3
.sym 54302 sys1.cpu.PC0[16]
.sym 54303 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 54304 sys1.dout_spi_LORA[2]
.sym 54305 sys1.cpu.regs[13][30]
.sym 54306 sys1.cpu.PCci[9]
.sym 54307 sys1.cpu.regsQ1[25]
.sym 54308 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 54309 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 54310 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I2
.sym 54311 sys1.cpu.regsD_SB_LUT4_O_17_I1
.sym 54312 sys1.cpu.regsQ1[24]
.sym 54313 sys1.cpu.aluAdder_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 54314 sys1.cdo[11]
.sym 54315 sys1.cpu.regsQ1[30]
.sym 54316 sys1.cpu.aluIn1[11]
.sym 54322 sys1.cpu.PCadd1[2]
.sym 54324 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 54327 sys1.cpu.PCadd1[31]
.sym 54328 sys1.cpu.Bimm[2]
.sym 54329 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 54331 sys1.cpu.PCci[2]
.sym 54332 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54334 sys1.cpu.PCadd1[30]
.sym 54335 sys1.cpu.PCadd1_SB_LUT4_O_29_I2
.sym 54336 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54338 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54340 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54342 sys1.cpu.regsD[11]
.sym 54344 sys1.cpu.aluAdder[21]
.sym 54345 sys1.cpu.IR[22]
.sym 54349 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54350 sys1.cpu.PCimm[2]
.sym 54352 sys1.cpu.PC[2]
.sym 54353 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 54356 sys1.cpu.PC[2]
.sym 54357 sys1.cpu.PCadd1_SB_LUT4_O_29_I2
.sym 54362 sys1.cpu.regsD[11]
.sym 54367 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 54368 sys1.cpu.PCimm[2]
.sym 54369 sys1.cpu.PCci[2]
.sym 54373 sys1.cpu.PCadd1[30]
.sym 54374 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54375 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54376 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54379 sys1.cpu.Bimm[2]
.sym 54380 sys1.cpu.IR[22]
.sym 54381 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54382 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 54385 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54386 sys1.cpu.PCadd1[2]
.sym 54387 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54388 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54391 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54392 sys1.cpu.PCadd1[31]
.sym 54393 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54394 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54398 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 54400 sys1.cpu.aluAdder[21]
.sym 54401 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 54402 clk_$glb_clk
.sym 54404 sys1.ca[2]
.sym 54405 sys1.cpu.regsD_SB_LUT4_O_17_I1
.sym 54406 sys1.cpu.aluAdder_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 54407 sys1.cpu.aluIn1_SB_LUT4_O_7_I0
.sym 54408 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_I2_I1
.sym 54409 sys1.cpu.regs[13][11]
.sym 54410 sys1.cpu.regs[13][30]
.sym 54411 sys1.ca[3]
.sym 54413 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 54414 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 54416 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 54418 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 54419 sys1.cpu.PC[14]
.sym 54420 sys1.cpu.regs[3][11]
.sym 54421 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 54422 sys1.ca[8]
.sym 54423 sys1.cpu.regsQ1[31]
.sym 54424 sys1.cpu.Bimm[2]
.sym 54425 sys1.cdo[28]
.sym 54426 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I3
.sym 54427 TXD_SB_LUT4_O_I3
.sym 54428 sys1.ca[9]
.sym 54429 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I2
.sym 54430 sys1.cpu.aluAdder[21]
.sym 54432 sys1.cpu.regsD_SB_LUT4_O_23_I2
.sym 54433 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54434 sys1.ca[8]
.sym 54435 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54436 sys1.cpu.aluIn1[29]
.sym 54437 sys1.cpu.regsD_SB_LUT4_O_3_I3
.sym 54438 sys1.cpu.ldstaddr[13]
.sym 54439 sys1.cpu.IR[18]
.sym 54445 sys1.cpu.PC[11]
.sym 54447 sys1.cpu.PC[8]
.sym 54448 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54449 sys1.cpu.PC[31]
.sym 54450 sys1.cpu.Bimm[11]
.sym 54453 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 54454 sys1.cpu.PC[3]
.sym 54455 sys1.cpu.ldstaddr[2]
.sym 54456 sys1.cpu.PC[2]
.sym 54457 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 54458 sys1.cpu.PC[12]
.sym 54460 sys1.cpu.PC0[31]
.sym 54462 sys1.cpu.ldstaddr[3]
.sym 54463 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 54465 sys1.cpu.aluAdder[22]
.sym 54469 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 54470 sys1.cpu.IR[20]
.sym 54473 sys1.cpu.ldstaddr[8]
.sym 54475 sys1.cpu.ldstaddr[11]
.sym 54478 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 54480 sys1.cpu.aluAdder[22]
.sym 54484 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 54486 sys1.cpu.ldstaddr[3]
.sym 54487 sys1.cpu.PC[3]
.sym 54490 sys1.cpu.PC0[31]
.sym 54491 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 54492 sys1.cpu.PC[31]
.sym 54493 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54497 sys1.cpu.PC[12]
.sym 54502 sys1.cpu.PC[2]
.sym 54503 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 54505 sys1.cpu.ldstaddr[2]
.sym 54508 sys1.cpu.Bimm[11]
.sym 54510 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 54511 sys1.cpu.IR[20]
.sym 54515 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 54516 sys1.cpu.PC[11]
.sym 54517 sys1.cpu.ldstaddr[11]
.sym 54520 sys1.cpu.ldstaddr[8]
.sym 54522 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 54523 sys1.cpu.PC[8]
.sym 54525 clk_$glb_clk
.sym 54527 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I0
.sym 54528 sys1.ca[10]
.sym 54529 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I2
.sym 54530 sys1.ca[12]
.sym 54531 sys1.cdo[11]
.sym 54532 sys1.cpu.regsD_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 54533 sys1.ca[9]
.sym 54534 sys1.cpu.regs[2][25]
.sym 54539 sys1.cpu.mmode_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 54540 sys1.cpu.rdata_SB_LUT4_O_23_I1
.sym 54541 sys1.cpu.PC[8]
.sym 54543 sys1.cpu.opvalid
.sym 54544 sys1.ca[3]
.sym 54545 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I2
.sym 54546 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 54547 sys1.cpu.Bimm[7]
.sym 54548 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 54549 LORA_CS_SB_LUT4_O_I1
.sym 54550 sys1.ca[5]
.sym 54551 sys1.cpu.aluAdder[22]
.sym 54552 sys1.cdo[3]
.sym 54553 sys1.cpu.regsQ1[11]
.sym 54555 sys1.cpu.regsQ1[1]
.sym 54556 sys1.cpu.PCci[10]
.sym 54557 sys1.cpu.Bimm[12]
.sym 54558 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 54559 sys1.cpu.regsD[11]
.sym 54560 sys1.cpu.Bimm[12]
.sym 54561 sys1.cpu.regsQ1[2]
.sym 54562 sys1.ca[8]
.sym 54569 sys1.cpu.regsQ1[3]
.sym 54570 sys1.cpu.ldstaddr_SB_LUT4_O_6_I2
.sym 54571 sys1.cpu.regsQ1[6]
.sym 54572 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2
.sym 54573 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 54574 sys1.cpu.ldstaddr_SB_LUT4_O_5_I2
.sym 54576 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 54578 sys1.cpu.regsQ1[5]
.sym 54579 sys1.cpu.Bimm[5]
.sym 54580 sys1.cpu.regsQ1[4]
.sym 54581 sys1.cpu.regsQ1[1]
.sym 54587 sys1.cpu.regsQ1[2]
.sym 54588 sys1.cpu.Bimm[6]
.sym 54596 sys1.cpu.Bimm[7]
.sym 54597 sys1.cpu.regsQ1[7]
.sym 54599 sys1.cpu.regsQ1[0]
.sym 54600 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[1]
.sym 54602 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 54603 sys1.cpu.regsQ1[0]
.sym 54606 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[2]
.sym 54608 sys1.cpu.regsQ1[1]
.sym 54609 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 54612 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[3]
.sym 54614 sys1.cpu.regsQ1[2]
.sym 54615 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2
.sym 54616 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[2]
.sym 54618 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[4]
.sym 54620 sys1.cpu.ldstaddr_SB_LUT4_O_6_I2
.sym 54621 sys1.cpu.regsQ1[3]
.sym 54622 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[3]
.sym 54624 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[5]
.sym 54626 sys1.cpu.regsQ1[4]
.sym 54627 sys1.cpu.ldstaddr_SB_LUT4_O_5_I2
.sym 54628 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[4]
.sym 54630 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[6]
.sym 54632 sys1.cpu.Bimm[5]
.sym 54633 sys1.cpu.regsQ1[5]
.sym 54634 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[5]
.sym 54636 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[7]
.sym 54638 sys1.cpu.regsQ1[6]
.sym 54639 sys1.cpu.Bimm[6]
.sym 54640 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[6]
.sym 54642 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[8]
.sym 54644 sys1.cpu.regsQ1[7]
.sym 54645 sys1.cpu.Bimm[7]
.sym 54646 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[7]
.sym 54650 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I2
.sym 54651 sys1.cpu.aluIn1_SB_LUT4_O_22_I0
.sym 54652 sys1.cpu.regsD_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 54653 sys1.cpu.regs[0][23]
.sym 54654 sys1.cpu.regsD_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 54655 sys1.cpu.regsD_SB_LUT4_O_2_I0
.sym 54656 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 54657 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54658 sys1.cpu.regsQ1[15]
.sym 54660 sys1.cpu.regs[0][1]
.sym 54661 sys1.cpu.regsQ1[15]
.sym 54662 sys1.cpu.PC[10]
.sym 54663 sys1.cpu.regsQ1[3]
.sym 54664 sys1.cpu.PCci[14]
.sym 54665 sys1.ca[12]
.sym 54666 sys1.cpu.PC[15]
.sym 54667 sys1.cpu.PCci[17]
.sym 54669 sys1.cpu.PC[23]
.sym 54670 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 54671 sys1.cpu.regsD[25]
.sym 54672 sys1.cpu.Bimm[11]
.sym 54673 sys1.cpu.regsQ1[23]
.sym 54674 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 54675 sys1.cpu.PCci[15]
.sym 54676 sys1.ca[12]
.sym 54677 sys1.cpu.regsQ1[21]
.sym 54678 sys1.cpu.aluAdder[11]
.sym 54679 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 54680 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 54681 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 54682 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 54683 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I2
.sym 54684 sys1.cpu.ldstaddr[29]
.sym 54685 sys1.cpu.regsQ1[0]
.sym 54686 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[8]
.sym 54692 sys1.cpu.regsQ1[9]
.sym 54695 sys1.cpu.regsQ1[10]
.sym 54703 sys1.cpu.regsQ1[8]
.sym 54704 sys1.cpu.Bimm[8]
.sym 54706 sys1.cpu.Bimm[9]
.sym 54710 sys1.cpu.Bimm[10]
.sym 54713 sys1.cpu.regsQ1[11]
.sym 54714 sys1.cpu.regsQ1[15]
.sym 54716 sys1.cpu.regsQ1[13]
.sym 54717 sys1.cpu.Bimm[12]
.sym 54720 sys1.cpu.Bimm[12]
.sym 54721 sys1.cpu.regsQ1[14]
.sym 54722 sys1.cpu.regsQ1[12]
.sym 54723 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[9]
.sym 54725 sys1.cpu.regsQ1[8]
.sym 54726 sys1.cpu.Bimm[8]
.sym 54727 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[8]
.sym 54729 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[10]
.sym 54731 sys1.cpu.Bimm[9]
.sym 54732 sys1.cpu.regsQ1[9]
.sym 54733 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[9]
.sym 54735 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[11]
.sym 54737 sys1.cpu.Bimm[10]
.sym 54738 sys1.cpu.regsQ1[10]
.sym 54739 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[10]
.sym 54741 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[12]
.sym 54743 sys1.cpu.regsQ1[11]
.sym 54744 sys1.cpu.Bimm[12]
.sym 54745 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[11]
.sym 54747 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[13]
.sym 54749 sys1.cpu.Bimm[12]
.sym 54750 sys1.cpu.regsQ1[12]
.sym 54751 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[12]
.sym 54753 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[14]
.sym 54755 sys1.cpu.regsQ1[13]
.sym 54756 sys1.cpu.Bimm[12]
.sym 54757 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[13]
.sym 54759 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[15]
.sym 54761 sys1.cpu.regsQ1[14]
.sym 54762 sys1.cpu.Bimm[12]
.sym 54765 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[16]
.sym 54767 sys1.cpu.Bimm[12]
.sym 54768 sys1.cpu.regsQ1[15]
.sym 54773 sys1.cpu.regsQ1[27]
.sym 54774 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I2
.sym 54775 sys1.cpu.aluIn1[27]
.sym 54776 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 54777 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 54778 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 54779 sys1.cpu.regsD_SB_LUT4_O_25_I0
.sym 54780 sys1.cpu.regsD_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 54785 sys1.cdo_SB_LUT4_O_I3
.sym 54787 sys1.cpu.regsD[23]
.sym 54788 sys1.cpu.PCci[27]
.sym 54789 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 54790 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 54791 sys1.dout_spi_LORA[24]
.sym 54793 sys1.cpu.rdata_SB_LUT4_O_I2
.sym 54794 sys1.cdo[26]
.sym 54795 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 54797 sys1.cpu.aluIn1[11]
.sym 54798 sys1.cpu.aluAdder[15]
.sym 54799 sys1.cdo[15]
.sym 54800 sys1.cpu.regsQ1[30]
.sym 54801 sys1.cpu.aluAdder[31]
.sym 54802 sys1.cpu.regsD_SB_LUT4_O_25_I0
.sym 54803 sys1.cpu.IR[20]
.sym 54804 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 54805 sys1.cpu.regsQ1[24]
.sym 54806 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 54807 sys1.cpu.regsQ1[25]
.sym 54808 sys1.cpu.regsQ1[12]
.sym 54809 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[16]
.sym 54816 sys1.cpu.regsQ1[19]
.sym 54819 sys1.cpu.regsQ1[17]
.sym 54820 sys1.cpu.regsQ1[18]
.sym 54823 sys1.cpu.regsQ1[22]
.sym 54828 sys1.cpu.regsQ1[16]
.sym 54830 sys1.cpu.Bimm[12]
.sym 54831 sys1.cpu.regsQ1[20]
.sym 54837 sys1.cpu.regsQ1[21]
.sym 54840 sys1.cpu.Bimm[12]
.sym 54843 sys1.cpu.regsQ1[23]
.sym 54846 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[17]
.sym 54848 sys1.cpu.regsQ1[16]
.sym 54849 sys1.cpu.Bimm[12]
.sym 54852 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[18]
.sym 54854 sys1.cpu.Bimm[12]
.sym 54855 sys1.cpu.regsQ1[17]
.sym 54858 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[19]
.sym 54860 sys1.cpu.Bimm[12]
.sym 54861 sys1.cpu.regsQ1[18]
.sym 54864 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[20]
.sym 54866 sys1.cpu.regsQ1[19]
.sym 54867 sys1.cpu.Bimm[12]
.sym 54870 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[21]
.sym 54872 sys1.cpu.regsQ1[20]
.sym 54873 sys1.cpu.Bimm[12]
.sym 54876 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[22]
.sym 54878 sys1.cpu.Bimm[12]
.sym 54879 sys1.cpu.regsQ1[21]
.sym 54882 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[23]
.sym 54884 sys1.cpu.Bimm[12]
.sym 54885 sys1.cpu.regsQ1[22]
.sym 54888 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[24]
.sym 54890 sys1.cpu.regsQ1[23]
.sym 54891 sys1.cpu.Bimm[12]
.sym 54896 sys1.cpu.aluIn1_SB_LUT4_O_7_I3
.sym 54897 sys1.cdo[14]
.sym 54898 sys1.cpu.regsD[12]
.sym 54899 sys1.cpu.opvalid
.sym 54900 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 54901 sys1.cpu.regs[14][12]
.sym 54902 sys1.cpu.regs[14][27]
.sym 54903 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 54905 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 54907 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 54908 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 54909 sys1.cpu.regsQ1[10]
.sym 54910 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 54911 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 54912 sys1.cpu.PC0[10]
.sym 54913 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 54918 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 54919 sys1.ca[11]
.sym 54920 sys1.cpu.regsD_SB_LUT4_O_23_I2
.sym 54921 sys1.cpu.aluIn1[29]
.sym 54922 sys1.cpu.aluAdder_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 54923 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54924 sys1.cpu.regsD_SB_LUT4_O_3_I3
.sym 54925 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 54926 sys1.cpu.aluAdder[21]
.sym 54927 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 54928 sys1.cpu.aluAdder[14]
.sym 54929 sys1.cpu.regsD_SB_LUT4_O_2_I3
.sym 54930 sys1.cpu.Bimm[10]
.sym 54932 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[24]
.sym 54938 sys1.cpu.regsQ1[29]
.sym 54945 sys1.cpu.regsQ1[27]
.sym 54949 sys1.cpu.regsQ1[28]
.sym 54951 sys1.cpu.regsQ1[26]
.sym 54957 sys1.cpu.Bimm[12]
.sym 54960 sys1.cpu.regsQ1[30]
.sym 54963 sys1.cpu.regsQ1[31]
.sym 54965 sys1.cpu.regsQ1[24]
.sym 54967 sys1.cpu.regsQ1[25]
.sym 54969 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[25]
.sym 54971 sys1.cpu.regsQ1[24]
.sym 54972 sys1.cpu.Bimm[12]
.sym 54975 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[26]
.sym 54977 sys1.cpu.Bimm[12]
.sym 54978 sys1.cpu.regsQ1[25]
.sym 54981 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[27]
.sym 54983 sys1.cpu.regsQ1[26]
.sym 54984 sys1.cpu.Bimm[12]
.sym 54987 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[28]
.sym 54989 sys1.cpu.Bimm[12]
.sym 54990 sys1.cpu.regsQ1[27]
.sym 54993 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[29]
.sym 54995 sys1.cpu.regsQ1[28]
.sym 54996 sys1.cpu.Bimm[12]
.sym 54999 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[30]
.sym 55001 sys1.cpu.Bimm[12]
.sym 55002 sys1.cpu.regsQ1[29]
.sym 55003 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[29]
.sym 55005 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[31]
.sym 55007 sys1.cpu.regsQ1[30]
.sym 55008 sys1.cpu.Bimm[12]
.sym 55009 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[30]
.sym 55012 sys1.cpu.regsQ1[31]
.sym 55013 sys1.cpu.Bimm[12]
.sym 55015 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[31]
.sym 55019 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55020 sys1.cpu.aluIn1[12]
.sym 55021 sys1.cpu.aluAdder_SB_LUT4_O_26_I2_SB_LUT4_O_I3
.sym 55022 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 55023 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_I2_I1
.sym 55024 sys1.cpu.regsQ1[12]
.sym 55025 sys1.cpu.regsD[26]
.sym 55026 sys1.cpu.regs[8][12]
.sym 55029 sys1.cpu.aluIn1_SB_LUT4_O_1_I0
.sym 55032 sys1.cpu.regsQ1[29]
.sym 55033 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 55036 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 55038 sys1.cpu.rdata_SB_LUT4_O_21_I1
.sym 55039 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 55040 sys1.cdo[14]
.sym 55042 sys1.cpu.regsD[12]
.sym 55043 sys1.cpu.Bimm[12]
.sym 55046 sys1.cpu.opvalid
.sym 55047 sys1.cpu.aluAdder[22]
.sym 55048 sys1.cpu.PCci[10]
.sym 55049 sys1.cpu.opvalid
.sym 55050 sys1.cpu.regsD_SB_LUT4_O_23_I1
.sym 55051 sys1.cpu.regsQ1[1]
.sym 55052 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 55054 sys1.cpu.aluIn1[12]
.sym 55060 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_I2_I1
.sym 55062 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 55065 sys1.cdo_SB_LUT4_O_13_I3
.sym 55066 sys1.cpu.regsD[31]
.sym 55067 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 55071 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 55072 sys1.cdo_SB_LUT4_O_19_I2
.sym 55073 sys1.cdo[7]
.sym 55074 sys1.cpu.IR[12]
.sym 55075 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_I2_I1
.sym 55076 sys1.cpu.Bimm[6]
.sym 55079 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 55080 sys1.cpu.PCci[15]
.sym 55082 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 55086 sys1.cdo_SB_LUT4_O_20_I2
.sym 55087 sys1.cdo_SB_LUT4_O_16_I3
.sym 55088 sys1.cpu.aluAdder[0]
.sym 55094 sys1.cpu.IR[12]
.sym 55095 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 55096 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 55099 sys1.cpu.aluAdder[0]
.sym 55100 sys1.cdo[7]
.sym 55102 sys1.cdo_SB_LUT4_O_16_I3
.sym 55107 sys1.cpu.regsD[31]
.sym 55112 sys1.cpu.PCci[15]
.sym 55114 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 55118 sys1.cdo_SB_LUT4_O_13_I3
.sym 55119 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_I2_I1
.sym 55120 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 55123 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 55124 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_I2_I1
.sym 55125 sys1.cdo_SB_LUT4_O_19_I2
.sym 55130 sys1.cdo_SB_LUT4_O_20_I2
.sym 55131 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 55132 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 55135 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 55136 sys1.cpu.Bimm[6]
.sym 55138 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 55139 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 55140 clk_$glb_clk
.sym 55142 sys1.cpu.regsD_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 55143 sys1.cpu.regs[1][14]
.sym 55144 sys1.cpu.regsD[14]
.sym 55145 sys1.cpu.regs[1][26]
.sym 55146 sys1.cpu.regsD_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 55147 sys1.cpu.regsD_SB_LUT4_O_2_I2
.sym 55148 sys1.cpu.regs[1][31]
.sym 55149 sys1.cpu.regs[1][12]
.sym 55153 sys1.cpu.aluIn1_SB_LUT4_O_11_I2
.sym 55154 sys1.cpu.regsD[31]
.sym 55155 sys1.cpu.regsD[26]
.sym 55158 sys1.cdo[15]
.sym 55161 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 55162 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 55163 sys1.cpu.regs[7][12]
.sym 55164 sys1.cpu.regsD_SB_LUT4_O_12_I1
.sym 55165 sys1.cdo[16]
.sym 55166 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55167 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 55168 sys1.cpu.aluAdder_SB_LUT4_O_26_I2
.sym 55169 sys1.cpu.aluAdder[11]
.sym 55170 sys1.cpu.aluIn1[10]
.sym 55172 sys1.cpu.regsQ1[0]
.sym 55173 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 55174 sys1.cpu.aluAdder_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 55175 sys1.cpu.aluAdder_SB_LUT4_O_29_I2_SB_LUT4_O_I3
.sym 55176 sys1.cpu.regs[0][9]
.sym 55177 sys1.cdo_SB_LUT4_O_21_I3
.sym 55183 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_I2_I1
.sym 55184 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 55185 sys1.cpu.aluAdder_SB_LUT4_O_26_I2_SB_LUT4_O_I3
.sym 55188 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 55189 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55192 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55193 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 55194 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 55196 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55197 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_I2_O
.sym 55198 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 55199 sys1.cpu.regsD[9]
.sym 55201 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55202 sys1.cpu.aluIn1[31]
.sym 55203 sys1.cpu.Bimm[12]
.sym 55206 sys1.cpu.aluAdder[31]
.sym 55207 sys1.cdo_SB_LUT4_O_8_I3
.sym 55209 sys1.cpu.regsD[1]
.sym 55211 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55217 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 55218 sys1.cpu.Bimm[12]
.sym 55219 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 55223 sys1.cpu.regsD[9]
.sym 55228 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55229 sys1.cpu.aluIn1[31]
.sym 55231 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_I2_O
.sym 55234 sys1.cpu.aluAdder[31]
.sym 55235 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 55236 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55237 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55240 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55241 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_I2_O
.sym 55242 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55243 sys1.cpu.aluIn1[31]
.sym 55248 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 55249 sys1.cpu.aluAdder_SB_LUT4_O_26_I2_SB_LUT4_O_I3
.sym 55252 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_I2_I1
.sym 55253 sys1.cdo_SB_LUT4_O_8_I3
.sym 55254 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 55258 sys1.cpu.regsD[1]
.sym 55262 sys1.cpu.regs[0]_SB_DFFE_Q_E_$glb_ce
.sym 55263 clk_$glb_clk
.sym 55265 sys1.cpu.rd[1]
.sym 55266 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55267 sys1.cpu.aluAdder_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 55268 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55269 sys1.cdo[10]
.sym 55270 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_I2_I1
.sym 55271 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 55272 sys1.cpu.regs[9][1]
.sym 55276 sys1.cdo_SB_LUT4_O_16_I3
.sym 55277 sys1.cdo_SB_LUT4_O_13_I3
.sym 55278 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 55279 sys1.cpu.regsD[1]
.sym 55280 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 55282 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 55284 sys1.cdi[15]
.sym 55285 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55286 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 55288 sys1.cpu.regsD[14]
.sym 55289 sys1.cpu.aluIn1[11]
.sym 55290 sys1.cpu.aluAdder[15]
.sym 55291 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55292 sys1.cpu.aluAdder[31]
.sym 55293 sys1.cpu.regs[10][9]
.sym 55294 sys1.cpu.regsD[31]
.sym 55295 sys1.cpu.IR[20]
.sym 55296 sys1.cpu.aluIn1[14]
.sym 55297 sys1.cpu.aluAdder_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.sym 55298 sys1.cpu.aluIn1[0]
.sym 55300 sys1.cpu.regsD_SB_LUT4_O_25_I0
.sym 55306 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55307 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55309 sys1.cpu.regs[10][1]
.sym 55310 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 55311 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55312 sys1.cpu.regsQ1_SB_LUT4_O_I3
.sym 55313 sys1.cpu.regs[8][1]
.sym 55314 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 55315 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 55318 sys1.cpu.PCci[10]
.sym 55319 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 55320 sys1.cpu.regsQ1_SB_LUT4_O_I3
.sym 55321 sys1.cpu.regs[11][1]
.sym 55322 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 55323 sys1.cpu.regsD[1]
.sym 55327 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 55328 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55329 sys1.cpu.regsQ1_SB_LUT4_O_I2
.sym 55330 sys1.cdo_SB_LUT4_O_16_I3
.sym 55335 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_I2_I1
.sym 55337 sys1.cpu.regs[9][1]
.sym 55339 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_I2_I1
.sym 55340 sys1.cdo_SB_LUT4_O_16_I3
.sym 55342 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 55345 sys1.cpu.regsQ1_SB_LUT4_O_I3
.sym 55346 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 55347 sys1.cpu.regsQ1_SB_LUT4_O_I2
.sym 55348 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 55353 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 55354 sys1.cpu.PCci[10]
.sym 55359 sys1.cpu.regsD[1]
.sym 55363 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 55365 sys1.cpu.regsQ1_SB_LUT4_O_I3
.sym 55366 sys1.cpu.regsQ1_SB_LUT4_O_I2
.sym 55369 sys1.cpu.regs[10][1]
.sym 55370 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 55371 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 55372 sys1.cpu.regs[11][1]
.sym 55375 sys1.cpu.regs[9][1]
.sym 55376 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 55377 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 55378 sys1.cpu.regs[8][1]
.sym 55381 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55382 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55383 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55384 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55385 sys1.cpu.regs[10]_SB_DFFE_Q_E_$glb_ce
.sym 55386 clk_$glb_clk
.sym 55388 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I1
.sym 55389 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55390 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55391 sys1.cpu.regsQ1_SB_LUT4_O_24_I2
.sym 55392 sys1.cpu.regs[5][9]
.sym 55393 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55394 sys1.cdo[2]
.sym 55395 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55400 sys1.cpu.aluAdder_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.sym 55403 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55404 sys1.cpu.regsQ1[31]
.sym 55406 sys1.cpu.regsQ1[9]
.sym 55407 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 55408 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 55409 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 55411 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 55412 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 55413 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 55414 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 55415 sys1.cpu.Bimm[10]
.sym 55416 sys1.cdo_SB_LUT4_O_16_I3
.sym 55418 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 55420 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55421 sys1.cpu.aluIn1[29]
.sym 55422 sys1.cpu.aluAdder_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 55423 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55429 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55431 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 55432 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 55434 sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55436 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 55437 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55438 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 55439 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 55440 sys1.cpu.regs[10][1]
.sym 55441 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 55443 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 55444 sys1.cpu.regs[9][1]
.sym 55445 sys1.cpu.aluAdder_SB_LUT4_O_29_I2_SB_LUT4_O_I3
.sym 55446 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55447 sys1.cpu.regsD[1]
.sym 55449 sys1.cpu.aluIn1[11]
.sym 55451 sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55452 sys1.cpu.regs[8][1]
.sym 55453 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55456 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 55458 sys1.cpu.aluAdder[11]
.sym 55459 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55460 sys1.cpu.regs[11][1]
.sym 55462 sys1.cpu.aluIn1[11]
.sym 55463 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55464 sys1.cpu.aluAdder_SB_LUT4_O_29_I2_SB_LUT4_O_I3
.sym 55465 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55469 sys1.cpu.aluIn1[11]
.sym 55470 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55471 sys1.cpu.aluAdder_SB_LUT4_O_29_I2_SB_LUT4_O_I3
.sym 55474 sys1.cpu.regs[10][1]
.sym 55475 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 55476 sys1.cpu.regs[11][1]
.sym 55477 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 55480 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 55481 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55482 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55483 sys1.cpu.aluAdder[11]
.sym 55488 sys1.cpu.aluAdder_SB_LUT4_O_29_I2_SB_LUT4_O_I3
.sym 55489 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 55492 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 55493 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 55494 sys1.cpu.regs[8][1]
.sym 55495 sys1.cpu.regs[9][1]
.sym 55498 sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55499 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 55500 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 55501 sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55505 sys1.cpu.regsD[1]
.sym 55508 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 55509 clk_$glb_clk
.sym 55511 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 55512 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 55513 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 55514 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I1
.sym 55515 sys1.cpu.regs[12][9]
.sym 55516 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55517 sys1.cpu.regs[12][31]
.sym 55518 sys1.cdo_SB_LUT4_O_22_I3
.sym 55523 sys1.cpu.regs[11][9]
.sym 55526 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 55527 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 55529 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 55530 sys1.cpu.regsD[9]
.sym 55531 sys1.cpu.regs[11][9]
.sym 55532 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 55533 sys1.cpu.aluAdder_SB_LUT4_O_29_I2
.sym 55534 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 55535 sys1.cpu.aluIn1[12]
.sym 55536 sys1.cpu.regs[11][0]
.sym 55537 sys1.cpu.regsD_SB_LUT4_O_23_I1
.sym 55539 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 55540 sys1.cpu.regsD[9]
.sym 55542 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55544 sys1.cpu.opvalid
.sym 55545 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 55546 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 55554 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 55555 sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55556 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55557 sys1.cpu.regsD[1]
.sym 55558 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 55560 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 55563 sys1.cpu.regs[3][1]
.sym 55564 sys1.cpu.regs[6][1]
.sym 55566 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 55567 sys1.cpu.IR[20]
.sym 55568 sys1.cpu.opvalid
.sym 55569 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 55570 sys1.cpu.regs[4][1]
.sym 55572 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55574 sys1.cpu.regs[2][1]
.sym 55575 sys1.cpu.regs[7][1]
.sym 55576 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55577 sys1.cpu.regs[0][1]
.sym 55578 sys1.cpu.regs[4][1]
.sym 55582 sys1.cpu.regs[2][1]
.sym 55585 sys1.cpu.regs[3][1]
.sym 55586 sys1.cpu.regs[7][1]
.sym 55587 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 55588 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 55591 sys1.cpu.regs[4][1]
.sym 55592 sys1.cpu.regs[0][1]
.sym 55593 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 55594 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 55600 sys1.cpu.regsD[1]
.sym 55603 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 55604 sys1.cpu.regs[4][1]
.sym 55605 sys1.cpu.regs[6][1]
.sym 55606 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55609 sys1.cpu.regs[2][1]
.sym 55610 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 55611 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 55612 sys1.cpu.regs[6][1]
.sym 55615 sys1.cpu.regs[2][1]
.sym 55616 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55617 sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55618 sys1.cpu.regs[0][1]
.sym 55621 sys1.cpu.opvalid
.sym 55623 sys1.cpu.IR[20]
.sym 55627 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 55628 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55629 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55631 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 55632 clk_$glb_clk
.sym 55634 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55635 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55636 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55637 sys1.cpu.regs[9][31]
.sym 55638 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55639 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55640 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55641 sys1.cpu.regs[9][9]
.sym 55643 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 55645 sys1.cpu.regsQ1[15]
.sym 55646 sys1.cpu.regsQ1[14]
.sym 55647 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 55648 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 55649 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 55650 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 55651 sys1.cpu.regs[14][9]
.sym 55652 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 55653 sys1.cdo_SB_LUT4_O_8_I3
.sym 55654 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 55655 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 55656 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 55657 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 55658 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55660 sys1.cpu.regs[3][9]
.sym 55661 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 55666 sys1.cpu.aluIn1[10]
.sym 55668 sys1.cpu.regsQ1[0]
.sym 55669 sys1.cdo_SB_LUT4_O_21_I3
.sym 55677 sys1.cpu.regsD[1]
.sym 55678 sys1.cpu.regsD[14]
.sym 55680 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55681 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55682 sys1.cpu.regsD_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55684 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55685 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55686 sys1.cpu.aluAdder_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.sym 55687 sys1.cpu.aluAdder_SB_LUT4_O_18_I2_SB_LUT4_O_I3
.sym 55688 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55689 sys1.cpu.aluIn1[21]
.sym 55693 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 55696 sys1.cpu.aluIn1[15]
.sym 55697 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55702 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 55703 sys1.cpu.aluAdder[21]
.sym 55704 sys1.cpu.regsD_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55705 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 55706 sys1.cpu.aluAdder[15]
.sym 55708 sys1.cpu.regsD_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55709 sys1.cpu.aluAdder[21]
.sym 55710 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 55711 sys1.cpu.regsD_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55714 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55715 sys1.cpu.aluAdder[15]
.sym 55716 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 55717 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55720 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55722 sys1.cpu.aluAdder_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.sym 55723 sys1.cpu.aluIn1[15]
.sym 55726 sys1.cpu.regsD[14]
.sym 55732 sys1.cpu.regsD[1]
.sym 55738 sys1.cpu.aluIn1[21]
.sym 55740 sys1.cpu.aluAdder_SB_LUT4_O_18_I2_SB_LUT4_O_I3
.sym 55741 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55744 sys1.cpu.aluAdder_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.sym 55745 sys1.cpu.aluIn1[15]
.sym 55746 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55747 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55750 sys1.cpu.aluAdder_SB_LUT4_O_18_I2_SB_LUT4_O_I3
.sym 55751 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55752 sys1.cpu.aluIn1[21]
.sym 55753 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55754 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 55755 clk_$glb_clk
.sym 55757 sys1.cpu.regsD_SB_LUT4_O_25_I2
.sym 55758 sys1.cpu.regsQ1[10]
.sym 55759 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55761 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 55762 sys1.cpu.regs[3][14]
.sym 55763 sys1.cpu.regsD[10]
.sym 55764 sys1.cpu.regs[3][9]
.sym 55769 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 55772 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 55773 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 55775 sys1.cpu.aluAdder_SB_LUT4_O_18_I2_SB_LUT4_O_I3
.sym 55778 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 55779 sys1.cpu.regsD[9]
.sym 55780 sys1.cpu.opvalid
.sym 55781 sys1.cpu.regsD_SB_LUT4_O_25_I0
.sym 55782 sys1.cpu.aluIn1[15]
.sym 55783 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 55784 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 55785 ICE_LED4_SB_DFFESR_Q_D
.sym 55787 sys1.cpu.regsD[31]
.sym 55788 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 55792 sys1.cpu.aluIn1[0]
.sym 55798 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 55800 sys1.cpu.regs[12][0]
.sym 55801 sys1.cpu.IR[15]
.sym 55804 sys1.cpu.regsD[9]
.sym 55805 sys1.cpu.regs[11][0]
.sym 55807 sys1.cpu.regsD[0]
.sym 55808 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 55809 sys1.cpu.regs[10][0]
.sym 55810 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 55811 sys1.cpu.regsD_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55813 sys1.cpu.IR[15]
.sym 55814 sys1.cpu.regs[13][0]
.sym 55816 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 55818 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55820 sys1.cpu.regs[14][0]
.sym 55821 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55824 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 55828 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 55831 sys1.cpu.regsD[0]
.sym 55837 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55838 sys1.cpu.regs[14][0]
.sym 55839 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 55844 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 55845 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 55846 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 55852 sys1.cpu.regsD[9]
.sym 55855 sys1.cpu.IR[15]
.sym 55857 sys1.cpu.regs[10][0]
.sym 55858 sys1.cpu.regs[11][0]
.sym 55861 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 55862 sys1.cpu.regsD_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55863 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 55864 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 55867 sys1.cpu.regs[12][0]
.sym 55869 sys1.cpu.regs[13][0]
.sym 55870 sys1.cpu.IR[15]
.sym 55874 sys1.cpu.regs[13][0]
.sym 55875 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 55876 sys1.cpu.regs[12][0]
.sym 55877 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 55878 clk_$glb_clk
.sym 55880 ICE_LED4_SB_DFFESR_Q_D
.sym 55881 sys1.cpu.regs[9][0]
.sym 55883 sys1.cpu.regsQ1_SB_LUT4_O_23_I2
.sym 55884 sys1.cpu.aluIn1_SB_LUT4_O_11_I3
.sym 55885 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55887 sys1.cpu.regs[9][10]
.sym 55889 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 55892 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 55893 sys1.cpu.regsD[10]
.sym 55895 sys1.cpu.IR[15]
.sym 55897 sys1.cpu.regs[0][14]
.sym 55899 ICE_LED1_SB_DFFESR_Q_D
.sym 55900 sys1.cpu.regsD[19]
.sym 55901 sys1.cpu.regsQ1[10]
.sym 55902 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 55904 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55906 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 55910 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 55911 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 55912 sys1.cdo_SB_LUT4_O_16_I3
.sym 55913 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 55915 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55922 sys1.cpu.regsQ1_SB_LUT4_O_1_I1
.sym 55923 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 55924 sys1.cpu.regsD[0]
.sym 55926 sys1.cpu.regsQ1_SB_LUT4_O_1_I2
.sym 55927 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 55930 sys1.cpu.regsQ1_SB_LUT4_O_1_I1
.sym 55931 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 55933 sys1.cpu.aluIn1_SB_LUT4_O_1_I3
.sym 55935 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55937 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 55938 sys1.cpu.aluIn1_SB_LUT4_O_1_I0
.sym 55939 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55941 sys1.cpu.aluIn1_SB_LUT4_O_11_I3
.sym 55942 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55943 sys1.cpu.aluIn1_SB_LUT4_O_1_I1
.sym 55945 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 55946 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 55948 sys1.cpu.aluIn1_SB_LUT4_O_11_I2
.sym 55951 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 55952 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 55954 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55955 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55956 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 55957 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55960 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 55961 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 55962 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 55963 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 55967 sys1.cpu.regsD[0]
.sym 55972 sys1.cpu.regsQ1_SB_LUT4_O_1_I2
.sym 55973 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 55974 sys1.cpu.regsQ1_SB_LUT4_O_1_I1
.sym 55975 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 55978 sys1.cpu.aluIn1_SB_LUT4_O_11_I3
.sym 55980 sys1.cpu.aluIn1_SB_LUT4_O_11_I2
.sym 55984 sys1.cpu.regsQ1_SB_LUT4_O_1_I2
.sym 55986 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 55987 sys1.cpu.regsQ1_SB_LUT4_O_1_I1
.sym 55990 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 55991 sys1.cpu.aluIn1_SB_LUT4_O_1_I0
.sym 55992 sys1.cpu.aluIn1_SB_LUT4_O_1_I1
.sym 55993 sys1.cpu.aluIn1_SB_LUT4_O_1_I3
.sym 55997 sys1.cpu.aluIn1_SB_LUT4_O_11_I3
.sym 55998 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 55999 sys1.cpu.aluIn1_SB_LUT4_O_11_I2
.sym 56000 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 56001 clk_$glb_clk
.sym 56003 sys1.cpu.regsQ1_SB_LUT4_O_23_I2_SB_LUT4_O_I3
.sym 56004 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 56005 sys1.cpu.regs[2][10]
.sym 56006 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56007 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 56008 sys1.cpu.regs[2][0]
.sym 56009 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 56010 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 56016 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 56017 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 56019 sys1.cpu.regs[10][2]
.sym 56020 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 56025 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 56027 sys1.cpu.regs[1][15]
.sym 56031 sys1.cpu.regs[0][15]
.sym 56035 sys1.cpu.regs[4][14]
.sym 56036 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 56047 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 56050 sys1.cpu.aluIn1_SB_LUT4_O_1_I1
.sym 56052 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 56053 sys1.cpu.aluIn1_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 56055 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 56056 sys1.cpu.aluIn1_SB_LUT4_O_1_I3
.sym 56057 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 56058 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 56059 sys1.cpu.regs[7][0]
.sym 56061 sys1.cpu.regsD[0]
.sym 56064 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 56066 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 56068 sys1.cpu.regs[3][0]
.sym 56071 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 56072 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 56074 sys1.cpu.aluIn1_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 56075 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 56079 sys1.cpu.aluIn1_SB_LUT4_O_1_I1
.sym 56080 sys1.cpu.aluIn1_SB_LUT4_O_1_I3
.sym 56083 sys1.cpu.regs[3][0]
.sym 56084 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 56085 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 56086 sys1.cpu.regs[7][0]
.sym 56089 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 56101 sys1.cpu.aluIn1_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 56102 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 56103 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 56104 sys1.cpu.aluIn1_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 56107 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 56108 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 56109 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 56110 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 56113 sys1.cpu.regs[7][0]
.sym 56114 sys1.cpu.regs[3][0]
.sym 56115 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 56116 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 56119 sys1.cpu.regsD[0]
.sym 56123 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 56124 clk_$glb_clk
.sym 56126 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56127 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56128 sys1.cpu.regs[4][14]
.sym 56129 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56130 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 56131 sys1.cpu.regs[4][10]
.sym 56132 sys1.cpu.regs[4][0]
.sym 56133 sys1.cpu.regsQ1_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56134 $PACKER_VCC_NET
.sym 56140 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 56141 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 56142 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 56143 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 56145 sys1.cpu.regs[10][19]
.sym 56147 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 56148 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 56167 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56169 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56170 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 56172 sys1.cpu.regs[2][0]
.sym 56173 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 56174 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 56175 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 56176 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 56177 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 56180 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 56181 sys1.cpu.regsD[15]
.sym 56182 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56183 sys1.cpu.regs[2][15]
.sym 56185 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 56186 sys1.cpu.regs[6][15]
.sym 56187 sys1.cpu.regs[1][15]
.sym 56188 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56189 sys1.cpu.regs[6][0]
.sym 56190 sys1.cpu.aluIn1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56191 sys1.cpu.regs[0][15]
.sym 56193 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 56194 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 56195 sys1.cpu.regs[5][15]
.sym 56196 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 56197 sys1.cpu.regs[4][15]
.sym 56200 sys1.cpu.regs[6][0]
.sym 56201 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 56202 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 56203 sys1.cpu.regs[2][0]
.sym 56206 sys1.cpu.aluIn1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56207 sys1.cpu.regs[2][15]
.sym 56208 sys1.cpu.regs[0][15]
.sym 56209 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 56212 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 56213 sys1.cpu.regs[5][15]
.sym 56214 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 56215 sys1.cpu.regs[4][15]
.sym 56218 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56219 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56220 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 56221 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56224 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56225 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 56226 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 56227 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 56230 sys1.cpu.regs[0][15]
.sym 56231 sys1.cpu.regs[1][15]
.sym 56232 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 56233 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 56239 sys1.cpu.regsD[15]
.sym 56242 sys1.cpu.regs[4][15]
.sym 56243 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 56244 sys1.cpu.regs[6][15]
.sym 56245 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 56246 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 56247 clk_$glb_clk
.sym 56252 sys1.cpu.regs[6][15]
.sym 56255 sys1.cpu.regs[6][0]
.sym 56256 sys1.cpu.regs[6][10]
.sym 56261 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 56263 sys1.cpu.regsD[16]
.sym 56265 sys1.cpu.regs[10][15]
.sym 56271 sys1.cpu.regs[0][16]
.sym 56279 sys1.cpu.regs[14][14]
.sym 56298 sys1.cpu.regs[2][15]
.sym 56301 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 56305 sys1.cpu.regsD[15]
.sym 56306 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 56308 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 56309 sys1.cpu.regs[6][15]
.sym 56312 sys1.cpu.regsD[14]
.sym 56323 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 56324 sys1.cpu.regs[2][15]
.sym 56325 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 56326 sys1.cpu.regs[6][15]
.sym 56342 sys1.cpu.regsD[15]
.sym 56347 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 56366 sys1.cpu.regsD[14]
.sym 56369 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 56370 clk_$glb_clk
.sym 56381 sys1.cpu.regsD[15]
.sym 56416 CLKIN$SB_IO_IN
.sym 56440 CLKIN$SB_IO_IN
.sym 56443 ICE_LED2$SB_IO_OUT
.sym 56475 sys1.irqvect[1][29]
.sym 56478 sys1.irqvect[1][8]
.sym 56488 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 56491 sys1.cpu.aluIn1[27]
.sym 56494 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 56495 sys1.cpu.aluAdder_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 56496 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 56505 ICE_SCK$SB_IO_OUT
.sym 56601 sys1.irqvect[0][4]
.sym 56602 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 56603 sys1.irqvect[0][8]
.sym 56607 sys1.irqvect[0][26]
.sym 56608 sys1.uart1.cbrx_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 56610 sys1.cpu.regsQ1[24]
.sym 56614 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 56617 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 56621 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 56643 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 56644 sys1.irqvect[0][26]
.sym 56650 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 56653 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 56654 sys1.cpu.regs[9][13]
.sym 56655 sys1.cpu.regsD[13]
.sym 56656 sys1.cdo[4]
.sym 56657 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 56661 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 56663 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 56665 sys1.cdo_SB_LUT4_O_15_I3
.sym 56666 sys1.cpu.regs[9][8]
.sym 56677 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 56679 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 56684 sys1.cpu.regsD[13]
.sym 56685 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 56687 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 56689 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 56690 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56694 sys1.irqvect[0][4]
.sym 56695 sys1.irqvect[3][4]
.sym 56697 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 56699 LORA_CS_SB_LUT4_O_I1
.sym 56701 LORA_CS_SB_LUT4_O_I3
.sym 56710 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 56712 LORA_CS_SB_LUT4_O_I1
.sym 56713 LORA_CS_SB_LUT4_O_I3
.sym 56716 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 56722 LORA_CS_SB_LUT4_O_I1
.sym 56724 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 56725 LORA_CS_SB_LUT4_O_I3
.sym 56730 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 56736 sys1.irqvect[3][4]
.sym 56740 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 56741 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 56742 sys1.irqvect[0][4]
.sym 56743 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56749 sys1.cpu.regsD[13]
.sym 56754 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 56756 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 56757 clk_$glb_clk
.sym 56759 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 56760 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56761 sys1.irqvect[3][4]
.sym 56762 sys1.cdo_SB_LUT4_O_15_I3
.sym 56763 sys1.cpu.regsQ1_SB_LUT4_O_9_I3
.sym 56764 sys1.irqvect[3][8]
.sym 56765 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56766 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 56769 sys1.uwrtx2
.sym 56770 sys1.cpu.aluIn1[29]
.sym 56771 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 56772 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 56774 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 56775 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 56776 sys1.cdo[10]
.sym 56777 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 56778 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56779 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 56780 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56782 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 56783 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 56784 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 56787 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56788 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 56790 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0
.sym 56793 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 56794 sys1.cpu.regsQ1_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56803 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 56804 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56805 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56806 sys1.cpu.regs[2][13]
.sym 56807 sys1.cpu.regs[8][24]
.sym 56808 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56809 sys1.cpu.regs[6][13]
.sym 56812 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56814 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 56815 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 56817 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56818 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 56819 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 56820 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 56822 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 56823 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 56824 sys1.cpu.regsD[24]
.sym 56825 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56826 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56827 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 56829 sys1.cpu.regsD[8]
.sym 56831 sys1.cpu.regs[9][24]
.sym 56833 sys1.cpu.regs[9][24]
.sym 56834 sys1.cpu.regs[8][24]
.sym 56835 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 56836 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 56839 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 56840 sys1.cpu.regs[6][13]
.sym 56841 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 56842 sys1.cpu.regs[2][13]
.sym 56845 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 56846 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 56847 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 56848 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 56854 sys1.cpu.regsD[8]
.sym 56857 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 56858 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56859 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56860 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56863 sys1.cpu.regs[8][24]
.sym 56864 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 56865 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 56866 sys1.cpu.regs[9][24]
.sym 56869 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56870 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56871 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 56872 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56877 sys1.cpu.regsD[24]
.sym 56879 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 56880 clk_$glb_clk
.sym 56882 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56883 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56884 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56885 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 56887 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 56888 sys1.cpu.regs[0][13]
.sym 56889 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56892 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 56893 sys1.cpu.aluAdder[27]
.sym 56894 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 56895 sys1.cpu.regs[14][24]
.sym 56896 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 56899 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 56900 sys1.cpu.regsD[13]
.sym 56902 sys1.uwrtx1
.sym 56903 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 56904 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 56906 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56908 sys1.cpu.regsD[28]
.sym 56909 sys1.cpu.regs[4][7]
.sym 56910 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 56914 sys1.cpu.regsD[28]
.sym 56915 sys1.cpu.regs[13][13]
.sym 56916 sys1.cpu.regs[2][8]
.sym 56917 sys1.cpu.regs[6][24]
.sym 56923 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 56924 sys1.cpu.regs[1][24]
.sym 56925 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 56927 sys1.cpu.regsQ1_SB_LUT4_O_9_I3
.sym 56928 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56929 sys1.cpu.regs[0][24]
.sym 56930 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 56931 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 56932 sys1.cpu.regs[9][13]
.sym 56934 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56936 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 56937 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 56938 sys1.cpu.regsQ1_SB_LUT4_O_9_I2
.sym 56939 sys1.cpu.regs[13][13]
.sym 56940 sys1.cpu.regs[12][13]
.sym 56941 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 56943 sys1.cpu.regs[8][13]
.sym 56944 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 56945 sys1.cpu.regsD[13]
.sym 56946 sys1.cpu.regs[2][24]
.sym 56947 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 56948 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 56949 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 56952 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 56953 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 56954 sys1.cpu.regsQ1_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56956 sys1.cpu.regsD[13]
.sym 56962 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 56963 sys1.cpu.regsQ1_SB_LUT4_O_9_I3
.sym 56965 sys1.cpu.regsQ1_SB_LUT4_O_9_I2
.sym 56968 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 56969 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 56970 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 56971 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 56974 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 56975 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 56976 sys1.cpu.regs[12][13]
.sym 56977 sys1.cpu.regs[13][13]
.sym 56980 sys1.cpu.regs[0][24]
.sym 56981 sys1.cpu.regs[1][24]
.sym 56982 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 56983 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 56986 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 56987 sys1.cpu.regs[9][13]
.sym 56988 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 56989 sys1.cpu.regs[8][13]
.sym 56992 sys1.cpu.regs[0][24]
.sym 56993 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 56994 sys1.cpu.regsQ1_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56995 sys1.cpu.regs[2][24]
.sym 56998 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56999 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57000 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 57001 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57002 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 57003 clk_$glb_clk
.sym 57005 sys1.cpu.regs[2][28]
.sym 57006 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 57007 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57008 sys1.cpu.regs[2][8]
.sym 57009 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 57010 sys1.cpu.regsQ1_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 57011 sys1.cpu.regs[2][7]
.sym 57012 sys1.cpu.regs[2][24]
.sym 57016 sys1.cdo[10]
.sym 57018 sys1.cpu.regs[5][13]
.sym 57019 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57021 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 57022 ICE_SCK$SB_IO_OUT
.sym 57023 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 57024 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 57025 sys1.wr_spi_ICE
.sym 57026 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 57028 sys1.cpu.regs[1][24]
.sym 57030 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 57032 sys1.owr_SB_LUT4_O_3_I3
.sym 57033 sys1.uwrbaud1
.sym 57034 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57035 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 57036 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57038 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 57039 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57040 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57046 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 57048 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 57049 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 57050 sys1.cpu.regs[8][13]
.sym 57051 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 57052 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57054 sys1.cpu.regs[9][13]
.sym 57056 sys1.cpu.aluIn1_SB_LUT4_O_5_I3
.sym 57057 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57058 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 57060 sys1.cpu.IR[15]
.sym 57061 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 57063 sys1.cpu.regsD[24]
.sym 57065 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57066 sys1.cpu.regs[12][13]
.sym 57070 sys1.cpu.aluIn1_SB_LUT4_O_5_I1
.sym 57073 sys1.cpu.regsD[13]
.sym 57075 sys1.cpu.regs[13][13]
.sym 57077 sys1.cpu.regsD[7]
.sym 57079 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 57080 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 57081 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 57082 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 57088 sys1.cpu.regsD[13]
.sym 57092 sys1.cpu.aluIn1_SB_LUT4_O_5_I3
.sym 57094 sys1.cpu.aluIn1_SB_LUT4_O_5_I1
.sym 57097 sys1.cpu.IR[15]
.sym 57098 sys1.cpu.regs[12][13]
.sym 57100 sys1.cpu.regs[13][13]
.sym 57103 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57104 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 57105 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57106 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57109 sys1.cpu.regsD[24]
.sym 57115 sys1.cpu.regs[8][13]
.sym 57116 sys1.cpu.IR[15]
.sym 57118 sys1.cpu.regs[9][13]
.sym 57122 sys1.cpu.regsD[7]
.sym 57125 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 57126 clk_$glb_clk
.sym 57128 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 57129 sys1.cdo_SB_LUT4_O_11_I3
.sym 57130 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57131 sys1.cpu.regs[9][28]
.sym 57132 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 57133 sys1.cpu.regsQ1_SB_LUT4_O_5_I2
.sym 57135 sys1.cpu.regs[9][29]
.sym 57136 sys1.ca[2]
.sym 57137 sys1.cpu.regs[11][13]
.sym 57138 sys1.cdo[27]
.sym 57139 sys1.ca[2]
.sym 57140 sys1.cpu.IR[15]
.sym 57141 sys1.cpu.regsD[28]
.sym 57142 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57143 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 57144 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 57146 sys1.cpu.regsQ1[13]
.sym 57147 sys1.control_ICE[13]
.sym 57148 sys1.cpu.IR[15]
.sym 57149 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 57150 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 57151 sys1.spi0.bitcnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 57153 sys1.cdo[11]
.sym 57154 sys1.cpu.regs[10][13]
.sym 57155 sys1.cdo_SB_LUT4_O_15_I3
.sym 57156 sys1.cpu.regs[0][28]
.sym 57157 sys1.cpu.regsD[13]
.sym 57158 sys1.cpu.regs[4][28]
.sym 57160 sys1.cpu.regsD[29]
.sym 57161 sys1.uwrbaud1
.sym 57162 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 57169 sys1.cpu.regsQ1_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 57170 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57171 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57172 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 57173 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 57174 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 57176 sys1.cpu.regs[4][28]
.sym 57177 sys1.cpu.regs[2][28]
.sym 57178 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57179 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 57180 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 57182 sys1.cpu.regs[0][28]
.sym 57185 LORA_CS_SB_LUT4_O_I1
.sym 57186 EN_1V4_M4_SB_LUT4_I1_I3
.sym 57187 sys1.cpu.regs[3][28]
.sym 57188 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 57190 sys1.cpu.regsQ1_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 57192 sys1.owr_SB_LUT4_O_3_I3
.sym 57194 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 57196 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57197 sys1.cpu.regsD[28]
.sym 57198 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 57199 sys1.cpu.regsQ1_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 57200 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 57202 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 57203 sys1.cpu.regs[4][28]
.sym 57204 sys1.cpu.regs[0][28]
.sym 57205 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 57208 sys1.cpu.regs[2][28]
.sym 57209 sys1.cpu.regs[3][28]
.sym 57210 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 57211 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 57214 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57215 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57216 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57217 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 57220 sys1.cpu.regsD[28]
.sym 57232 sys1.cpu.regs[2][28]
.sym 57233 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57234 sys1.cpu.regsQ1_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 57235 sys1.cpu.regs[0][28]
.sym 57238 LORA_CS_SB_LUT4_O_I1
.sym 57239 sys1.owr_SB_LUT4_O_3_I3
.sym 57240 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 57241 EN_1V4_M4_SB_LUT4_I1_I3
.sym 57244 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 57245 sys1.cpu.regsQ1_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 57246 sys1.cpu.regsQ1_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 57247 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 57248 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 57249 clk_$glb_clk
.sym 57251 sys1.cpu.regs[7][29]
.sym 57252 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 57253 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57254 sys1.cpu.aluIn1[28]
.sym 57255 sys1.cpu.regsQ1[28]
.sym 57256 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57257 sys1.cdo[29]
.sym 57258 sys1.cdo_SB_LUT4_O_10_I3
.sym 57263 sys1.uart0.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 57265 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 57266 sys1.wr_spi_ICE
.sym 57267 sys1.uart0.divtx_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 57268 sys1.uart0.divtx[7]
.sym 57269 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 57270 sys1.cpu.IR[15]
.sym 57271 sys1.cpu.regs[8][28]
.sym 57272 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 57275 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 57276 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 57277 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 57278 sys1.cdo[13]
.sym 57279 sys1.cpu.PC0[13]
.sym 57280 sys1.cdo[29]
.sym 57281 sys1.cpu.regs[0][11]
.sym 57283 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0
.sym 57284 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 57286 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57293 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_I2_I1
.sym 57294 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57295 sys1.cpu.regs[5][29]
.sym 57297 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 57298 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 57299 sys1.cdo[13]
.sym 57301 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 57303 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 57304 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57306 sys1.uart2.wrbaud_SB_LUT4_O_I1
.sym 57309 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57310 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57314 sys1.cdo[29]
.sym 57315 sys1.cdo_SB_LUT4_O_10_I3
.sym 57317 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 57318 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 57322 EN_1V4_M4_SB_LUT4_I1_I3
.sym 57323 sys1.cpu.regs[1][29]
.sym 57325 sys1.cdo[29]
.sym 57331 sys1.cpu.regs[5][29]
.sym 57333 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57334 sys1.cpu.regs[1][29]
.sym 57338 sys1.uart2.wrbaud_SB_LUT4_O_I1
.sym 57339 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 57340 EN_1V4_M4_SB_LUT4_I1_I3
.sym 57343 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 57344 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 57345 sys1.cpu.regs[5][29]
.sym 57346 sys1.cpu.regs[1][29]
.sym 57349 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57350 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57351 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 57352 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 57355 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_I2_I1
.sym 57357 sys1.cdo_SB_LUT4_O_10_I3
.sym 57358 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 57364 sys1.cdo[13]
.sym 57369 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57371 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57372 clk_$glb_clk
.sym 57373 reset_$glb_sr
.sym 57374 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57375 sys1.cpu.regs[6][24]
.sym 57376 sys1.cpu.regs[6][30]
.sym 57377 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 57378 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 57379 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57380 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 57381 sys1.cpu.regs[6][29]
.sym 57384 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 57385 sys1.cpu.aluAdder_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 57387 sys1.cdo[29]
.sym 57388 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 57391 sys1.cdo[24]
.sym 57394 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 57395 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 57397 sys1.cpu.regsD[28]
.sym 57398 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57399 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 57400 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 57403 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 57404 sys1.cdo[13]
.sym 57407 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57408 sys1.cpu.regs[3][29]
.sym 57409 sys1.cpu.regs[6][24]
.sym 57415 sys1.cdo_SB_LUT4_O_18_I3
.sym 57416 sys1.cpu.regsQ1_SB_LUT4_O_4_I3
.sym 57417 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 57418 sys1.cpu.PCci[29]
.sym 57419 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 57421 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 57423 sys1.cpu.regsD[29]
.sym 57425 sys1.cpu.Bimm[9]
.sym 57427 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 57433 sys1.cpu.regsQ1_SB_LUT4_O_4_I2
.sym 57434 sys1.cpu.regsD[28]
.sym 57435 sys1.cdo[5]
.sym 57436 sys1.cpu.aluAdder[0]
.sym 57440 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 57442 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 57443 sys1.cpu.aluIn1_SB_LUT4_O_26_I0
.sym 57444 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 57445 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 57449 sys1.cpu.regsD[29]
.sym 57455 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 57456 sys1.cpu.Bimm[9]
.sym 57457 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 57460 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 57461 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 57462 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 57463 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 57468 sys1.cpu.regsD[28]
.sym 57472 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 57473 sys1.cpu.PCci[29]
.sym 57478 sys1.cpu.regsQ1_SB_LUT4_O_4_I3
.sym 57481 sys1.cpu.regsQ1_SB_LUT4_O_4_I2
.sym 57484 sys1.cpu.regsQ1_SB_LUT4_O_4_I2
.sym 57485 sys1.cpu.regsQ1_SB_LUT4_O_4_I3
.sym 57486 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 57487 sys1.cpu.aluIn1_SB_LUT4_O_26_I0
.sym 57490 sys1.cpu.aluAdder[0]
.sym 57491 sys1.cdo_SB_LUT4_O_18_I3
.sym 57493 sys1.cdo[5]
.sym 57494 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 57495 clk_$glb_clk
.sym 57497 sys1.irqvect[0][24]
.sym 57498 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57499 sys1.irqvect[0][25]
.sym 57501 sys1.irqvect[0][27]
.sym 57502 sys1.irqvect[0][30]
.sym 57503 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 57504 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57507 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I2
.sym 57508 sys1.cpu.regsQ1[27]
.sym 57509 sys1.cpu.regsD[13]
.sym 57510 sys1.cpu.rdata_SB_LUT4_O_28_I2
.sym 57512 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 57513 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 57515 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 57516 sys1.cpu.PC1[11]
.sym 57517 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 57518 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 57519 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 57520 sys1.cpu.regsQ1_SB_LUT4_O_4_I3
.sym 57521 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 57522 sys1.cpu.regsD[27]
.sym 57523 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57524 sys1.cpu.PC0[24]
.sym 57525 sys1.cpu.PC[24]
.sym 57526 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 57528 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57530 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 57531 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57532 sys1.cdo[13]
.sym 57538 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 57539 sys1.cpu.PCimm_SB_LUT4_O_I3
.sym 57540 sys1.cpu.PC0[24]
.sym 57542 sys1.cpu.Bimm[6]
.sym 57543 sys1.cpu.PC[24]
.sym 57545 sys1.cpu.Bimm[7]
.sym 57549 sys1.cpu.Bimm[8]
.sym 57550 sys1.cpu.regsD[8]
.sym 57551 sys1.cpu.PC0[13]
.sym 57552 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57555 sys1.cpu.regsD_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 57560 sys1.cpu.Bimm[9]
.sym 57567 sys1.cpu.regsD[11]
.sym 57572 sys1.cpu.PCimm_SB_LUT4_O_I3
.sym 57573 sys1.cpu.Bimm[6]
.sym 57577 sys1.cpu.PCimm_SB_LUT4_O_I3
.sym 57579 sys1.cpu.Bimm[7]
.sym 57583 sys1.cpu.PC0[24]
.sym 57584 sys1.cpu.PC[24]
.sym 57585 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 57586 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57590 sys1.cpu.regsD[11]
.sym 57596 sys1.cpu.PCimm_SB_LUT4_O_I3
.sym 57597 sys1.cpu.Bimm[9]
.sym 57602 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 57603 sys1.cpu.regsD_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 57604 sys1.cpu.PC0[13]
.sym 57610 sys1.cpu.regsD[8]
.sym 57615 sys1.cpu.PCimm_SB_LUT4_O_I3
.sym 57616 sys1.cpu.Bimm[8]
.sym 57617 sys1.cpu.regs[0]_SB_DFFE_Q_E_$glb_ce
.sym 57618 clk_$glb_clk
.sym 57622 sys1.cpu.regs[9][11]
.sym 57623 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57624 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 57625 sys1.cdo_SB_LUT4_O_9_I1
.sym 57626 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 57627 sys1.cpu.regsQ1_SB_LUT4_O_3_I2
.sym 57630 sys1.cpu.regsQ1[11]
.sym 57631 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 57634 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57635 sys1.cpu.Bimm[8]
.sym 57637 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 57639 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57640 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57644 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I2
.sym 57645 sys1.cdo[11]
.sym 57646 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 57647 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I3
.sym 57648 sys1.cpu.Bimm[10]
.sym 57649 sys1.cpu.regs[7][30]
.sym 57650 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 57651 sys1.cpu.PC0[27]
.sym 57652 sys1.cpu.regsD[29]
.sym 57653 sys1.cpu.PCci[31]
.sym 57655 sys1.cpu.regsD[11]
.sym 57663 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 57667 sys1.cpu.Bimm[11]
.sym 57668 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 57669 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 57670 sys1.cpu.IR[20]
.sym 57672 sys1.cpu.IR[15]
.sym 57674 sys1.cpu.Bimm[10]
.sym 57675 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57676 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57677 sys1.cpu.aluIn1[27]
.sym 57678 sys1.cpu.PCimm_SB_LUT4_O_I3
.sym 57680 sys1.cpu.aluAdder[27]
.sym 57681 sys1.cpu.regsD[30]
.sym 57683 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57684 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57685 sys1.cpu.aluIn1[27]
.sym 57688 sys1.cpu.aluAdder_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 57689 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 57690 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 57691 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 57696 sys1.cpu.regsD[30]
.sym 57700 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 57702 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57706 sys1.cpu.Bimm[10]
.sym 57709 sys1.cpu.PCimm_SB_LUT4_O_I3
.sym 57712 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57713 sys1.cpu.IR[20]
.sym 57714 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 57715 sys1.cpu.Bimm[11]
.sym 57719 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 57720 sys1.cpu.IR[15]
.sym 57721 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 57724 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57725 sys1.cpu.aluAdder_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 57727 sys1.cpu.aluIn1[27]
.sym 57730 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 57731 sys1.cpu.aluAdder[27]
.sym 57732 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 57733 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 57736 sys1.cpu.aluIn1[27]
.sym 57737 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57738 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 57739 sys1.cpu.aluAdder_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 57740 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 57741 clk_$glb_clk
.sym 57743 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57744 sys1.cpu.regs[8][11]
.sym 57745 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57746 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 57747 sys1.uwrbaud2
.sym 57748 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2
.sym 57749 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57750 sys1.cpu.regsD_SB_LUT4_O_10_I0
.sym 57752 sys1.cdo[14]
.sym 57753 sys1.cdo[14]
.sym 57754 sys1.cpu.aluIn1[27]
.sym 57755 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 57757 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 57758 sys1.cpu.IR[15]
.sym 57759 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 57760 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 57762 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 57764 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 57765 sys1.cpu.regsQ1[30]
.sym 57766 sys1.cpu.IR[20]
.sym 57767 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 57768 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 57769 sys1.cpu.regs[0][11]
.sym 57770 sys1.cpu.regs[13][11]
.sym 57771 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57772 sys1.cpu.regs[6][25]
.sym 57773 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 57774 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57775 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0
.sym 57776 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 57777 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 57778 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57784 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57785 sys1.cpu.PCimm_SB_LUT4_O_I3
.sym 57786 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I2
.sym 57788 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 57789 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57790 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I3
.sym 57791 sys1.cdo_SB_LUT4_O_9_I3
.sym 57792 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I3
.sym 57793 sys1.owr_SB_LUT4_O_3_I3
.sym 57794 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_I2_I1
.sym 57795 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1
.sym 57796 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1
.sym 57797 sys1.cpu.Bimm[5]
.sym 57799 sys1.uart2.rd_SB_LUT4_O_I0
.sym 57801 LORA_CS_SB_LUT4_O_I1
.sym 57802 sys1.cpu.Bimm[12]
.sym 57803 sys1.cpu.PCadd1[13]
.sym 57804 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I2
.sym 57805 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 57808 sys1.cpu.Bimm[10]
.sym 57809 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 57810 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57811 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57812 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 57817 sys1.cpu.Bimm[5]
.sym 57818 sys1.cpu.PCimm_SB_LUT4_O_I3
.sym 57823 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57824 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I2
.sym 57825 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1
.sym 57826 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I3
.sym 57830 sys1.cpu.Bimm[10]
.sym 57831 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 57832 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 57835 LORA_CS_SB_LUT4_O_I1
.sym 57836 sys1.uart2.rd_SB_LUT4_O_I0
.sym 57837 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 57838 sys1.owr_SB_LUT4_O_3_I3
.sym 57842 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_I2_I1
.sym 57843 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 57844 sys1.cdo_SB_LUT4_O_9_I3
.sym 57849 sys1.cpu.PCimm_SB_LUT4_O_I3
.sym 57850 sys1.cpu.Bimm[12]
.sym 57853 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I2
.sym 57854 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I3
.sym 57855 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1
.sym 57856 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57859 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57860 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57861 sys1.cpu.PCadd1[13]
.sym 57862 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57864 clk_$glb_clk
.sym 57865 reset_$glb_sr
.sym 57866 sys1.cpu.aluIn1_SB_LUT4_O_9_I1
.sym 57867 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 57868 sys1.cpu.regs[14][11]
.sym 57869 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3
.sym 57870 sys1.cdo_SB_LUT4_O_20_I2
.sym 57871 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 57872 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57873 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 57874 M2_ON_OFF$SB_IO_OUT
.sym 57878 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57882 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I2
.sym 57883 sys1.cpu.regsD_SB_LUT4_O_10_I0
.sym 57884 sys1.uart2.rd_SB_LUT4_O_I0
.sym 57887 sys1.uart2.rd_SB_LUT4_O_I0
.sym 57889 sys1.cpu.regsD[27]
.sym 57890 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 57891 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 57892 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57893 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 57894 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 57895 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 57896 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57897 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 57898 sys1.cpu.PCadd1[12]
.sym 57899 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I2
.sym 57900 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57901 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I2
.sym 57907 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 57908 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 57909 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 57910 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 57911 sys1.cpu.regsD[25]
.sym 57912 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57915 sys1.cpu.regsD[11]
.sym 57916 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 57917 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57918 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57919 sys1.cpu.aluIn1_SB_LUT4_O_9_I3
.sym 57922 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57923 sys1.cpu.aluIn1_SB_LUT4_O_9_I1
.sym 57924 sys1.cpu.PCadd1[12]
.sym 57930 sys1.cpu.PCci[11]
.sym 57932 sys1.cpu.regs[2][11]
.sym 57933 sys1.cpu.regs[6][11]
.sym 57934 sys1.cpu.aluAdder[28]
.sym 57938 sys1.cpu.aluIn1_SB_LUT4_O_9_I0
.sym 57940 sys1.cpu.regsD[25]
.sym 57947 sys1.cpu.aluIn1_SB_LUT4_O_9_I1
.sym 57948 sys1.cpu.aluIn1_SB_LUT4_O_9_I3
.sym 57953 sys1.cpu.regsD[11]
.sym 57958 sys1.cpu.regs[6][11]
.sym 57959 sys1.cpu.regs[2][11]
.sym 57960 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 57961 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 57964 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57965 sys1.cpu.PCadd1[12]
.sym 57966 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 57967 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 57970 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 57971 sys1.cpu.aluIn1_SB_LUT4_O_9_I1
.sym 57972 sys1.cpu.aluIn1_SB_LUT4_O_9_I3
.sym 57973 sys1.cpu.aluIn1_SB_LUT4_O_9_I0
.sym 57978 sys1.cpu.aluAdder[28]
.sym 57979 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 57983 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 57984 sys1.cpu.PCci[11]
.sym 57986 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 57987 clk_$glb_clk
.sym 57989 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I3
.sym 57990 sys1.cpu.aluIn1_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 57991 sys1.irqvect[0][21]
.sym 57992 sys1.irqvect[0][15]
.sym 57993 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57994 sys1.cpu.aluIn1_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 57995 sys1.cpu.PC[28]
.sym 57996 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I3
.sym 57997 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 57999 sys1.cpu.aluAdder_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 58001 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 58002 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I3
.sym 58003 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 58004 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58005 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 58006 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 58007 sys1.cpu.regsD[25]
.sym 58008 sys1.cpu.PC1[19]
.sym 58009 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58010 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 58011 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 58013 sys1.cpu.PCci[23]
.sym 58014 sys1.cpu.PC[3]
.sym 58015 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58016 sys1.cpu.PC0[24]
.sym 58017 sys1.cdo_SB_LUT4_O_20_I2
.sym 58018 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 58019 sys1.cdo[14]
.sym 58020 sys1.cpu.aluAdder[28]
.sym 58021 sys1.cpu.PC[24]
.sym 58022 sys1.cpu.regsD[27]
.sym 58023 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 58024 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 58030 sys1.cpu.aluIn1_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 58031 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I3
.sym 58032 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I3
.sym 58033 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58034 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I3
.sym 58035 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I2
.sym 58036 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I2
.sym 58038 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58039 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 58041 sys1.cpu.regs[0][11]
.sym 58042 sys1.cpu.PC0[4]
.sym 58044 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I2
.sym 58045 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I3
.sym 58046 sys1.cpu.PC1[29]
.sym 58047 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0
.sym 58048 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58049 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 58052 sys1.cpu.PC1[4]
.sym 58053 sys1.cpu.PC0[29]
.sym 58054 sys1.cpu.mmode
.sym 58055 sys1.cpu.aluIn1_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 58056 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 58057 sys1.cpu.aluIn1_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 58058 sys1.cpu.regs[2][11]
.sym 58059 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 58060 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1
.sym 58061 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I2
.sym 58063 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I3
.sym 58064 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58065 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 58066 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I2
.sym 58069 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I2
.sym 58070 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I3
.sym 58071 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58072 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 58075 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I3
.sym 58076 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58077 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I2
.sym 58078 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1
.sym 58081 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58082 sys1.cpu.aluIn1_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 58083 sys1.cpu.regs[2][11]
.sym 58084 sys1.cpu.regs[0][11]
.sym 58087 sys1.cpu.aluIn1_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 58088 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 58089 sys1.cpu.aluIn1_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 58090 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 58093 sys1.cpu.PC0[4]
.sym 58094 sys1.cpu.PC1[4]
.sym 58095 sys1.cpu.mmode
.sym 58099 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I2
.sym 58100 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I3
.sym 58101 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58102 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0
.sym 58105 sys1.cpu.PC0[29]
.sym 58107 sys1.cpu.mmode
.sym 58108 sys1.cpu.PC1[29]
.sym 58110 clk_$glb_clk
.sym 58111 reset_$glb_sr
.sym 58112 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I3
.sym 58113 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I2
.sym 58114 sys1.cpu.regsQ1[25]
.sym 58115 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 58116 sys1.cpu.regs[8][25]
.sym 58117 sys1.cpu.aluIn1_SB_LUT4_O_18_I0
.sym 58118 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3
.sym 58119 sys1.cpu.aluIn1[25]
.sym 58122 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 58123 ICE_LED4_SB_DFFESR_Q_D
.sym 58124 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 58125 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 58126 sys1.cpu.PC[4]
.sym 58127 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 58128 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 58129 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I3
.sym 58131 sys1.cpu.PC0[28]
.sym 58134 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58135 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 58137 sys1.cpu.PC[26]
.sym 58138 sys1.cpu.PC0[27]
.sym 58139 sys1.cpu.Bimm[10]
.sym 58140 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 58141 sys1.cdo[11]
.sym 58142 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 58143 sys1.cpu.aluIn1[25]
.sym 58144 sys1.cpu.PC[28]
.sym 58145 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 58146 sys1.cpu.regs[7][11]
.sym 58147 sys1.cpu.regsD[11]
.sym 58153 sys1.cpu.regs[4][11]
.sym 58154 sys1.cpu.regsQ1[25]
.sym 58156 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I2
.sym 58157 sys1.cpu.regs[6][11]
.sym 58160 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I3
.sym 58161 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I2
.sym 58162 sys1.cpu.regsQ1[24]
.sym 58163 sys1.cpu.PC1[3]
.sym 58164 sys1.cpu.PC0[3]
.sym 58167 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I3
.sym 58168 sys1.cpu.regsQ1[3]
.sym 58169 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I2
.sym 58170 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I3
.sym 58171 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 58172 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58173 sys1.cpu.regsQ1[27]
.sym 58174 sys1.cpu.mmode
.sym 58175 sys1.cpu.regsQ1[7]
.sym 58176 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I2
.sym 58177 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I3
.sym 58178 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I2
.sym 58179 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I3
.sym 58180 sys1.cpu.regsQ1[4]
.sym 58181 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I3
.sym 58182 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I2
.sym 58183 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 58184 sys1.cpu.mmode
.sym 58186 sys1.cpu.regs[6][11]
.sym 58187 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 58188 sys1.cpu.regs[4][11]
.sym 58189 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58192 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I3
.sym 58193 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I2
.sym 58194 sys1.cpu.regsQ1[25]
.sym 58195 sys1.cpu.mmode
.sym 58198 sys1.cpu.regsQ1[7]
.sym 58199 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I3
.sym 58200 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I2
.sym 58201 sys1.cpu.mmode
.sym 58204 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I3
.sym 58205 sys1.cpu.mmode
.sym 58206 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I2
.sym 58207 sys1.cpu.regsQ1[3]
.sym 58210 sys1.cpu.regsQ1[4]
.sym 58211 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I3
.sym 58212 sys1.cpu.mmode
.sym 58213 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I2
.sym 58216 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I3
.sym 58217 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I2
.sym 58218 sys1.cpu.mmode
.sym 58219 sys1.cpu.regsQ1[27]
.sym 58223 sys1.cpu.PC1[3]
.sym 58224 sys1.cpu.PC0[3]
.sym 58225 sys1.cpu.mmode
.sym 58228 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I2
.sym 58229 sys1.cpu.regsQ1[24]
.sym 58230 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I3
.sym 58231 sys1.cpu.mmode
.sym 58232 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 58233 clk_$glb_clk
.sym 58234 reset_$glb_sr
.sym 58235 sys1.cpu.regsD_SB_LUT4_O_23_I0
.sym 58236 sys1.cpu.regsD_SB_LUT4_O_22_I1
.sym 58237 sys1.irqvect[0][28]
.sym 58238 sys1.cpu.regsQ1_SB_LUT4_O_8_I2
.sym 58239 sys1.cpu.regsD_SB_LUT4_O_12_I0
.sym 58240 sys1.cpu.mmode
.sym 58241 sys1.cpu.PC0[27]
.sym 58242 sys1.cpu.mmode
.sym 58243 EN_1V4_M4_SB_DFFESR_Q_D
.sym 58245 sys1.uwrtx2
.sym 58246 sys1.cpu.aluIn1[29]
.sym 58247 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I2
.sym 58248 sys1.cdo[11]
.sym 58249 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 58251 sys1.cpu.PCci[25]
.sym 58253 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 58254 sys1.ram0.ram_array.4.1.0_WCLKE
.sym 58255 sys1.cpu.regs[13][30]
.sym 58256 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 58257 sys1.cpu.regsD[3]
.sym 58258 sys1.cpu.regsQ1[25]
.sym 58259 sys1.cpu.regsD_SB_LUT4_O_8_I1
.sym 58260 sys1.cpu.regs[6][25]
.sym 58261 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0
.sym 58262 sys1.cpu.PC[8]
.sym 58263 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58264 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 58265 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 58267 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 58268 sys1.cpu.regsD_SB_LUT4_O_23_I0
.sym 58269 sys1.cpu.regs[13][11]
.sym 58270 sys1.cpu.regsD_SB_LUT4_O_22_I1
.sym 58277 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I3
.sym 58278 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I2
.sym 58279 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I3
.sym 58280 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I3
.sym 58281 sys1.cpu.PC0[22]
.sym 58282 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 58283 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I3
.sym 58284 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1
.sym 58285 sys1.cpu.PC1[22]
.sym 58288 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I2
.sym 58289 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58290 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 58291 sys1.cpu.PC0[24]
.sym 58294 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 58295 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I2
.sym 58297 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I3
.sym 58299 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I2
.sym 58300 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 58301 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I2
.sym 58302 sys1.cpu.PC1[24]
.sym 58303 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0
.sym 58304 sys1.cpu.mmode
.sym 58306 sys1.cpu.aluAdder[24]
.sym 58310 sys1.cpu.PC0[22]
.sym 58311 sys1.cpu.PC1[22]
.sym 58312 sys1.cpu.mmode
.sym 58315 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 58316 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58317 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I3
.sym 58318 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I2
.sym 58321 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58322 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 58323 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I3
.sym 58324 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I2
.sym 58329 sys1.cpu.aluAdder[24]
.sym 58330 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 58333 sys1.cpu.PC0[24]
.sym 58334 sys1.cpu.mmode
.sym 58336 sys1.cpu.PC1[24]
.sym 58339 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1
.sym 58340 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58341 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I3
.sym 58342 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I2
.sym 58345 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58346 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I2
.sym 58347 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0
.sym 58348 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I3
.sym 58351 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I2
.sym 58352 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58353 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I3
.sym 58354 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 58356 clk_$glb_clk
.sym 58357 reset_$glb_sr
.sym 58358 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58359 sys1.cpu.rdata_SB_LUT4_O_8_I1
.sym 58360 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 58361 sys1.cpu.regs[1][27]
.sym 58362 sys1.cpu.mmode
.sym 58363 sys1.cpu.regs[1][11]
.sym 58364 sys1.cpu.regsD_SB_LUT4_O_8_I1
.sym 58365 sys1.cpu.regs[1][25]
.sym 58368 sys1.cpu.PC[2]
.sym 58369 sys1.cpu.aluAdder[27]
.sym 58370 sys1.cpu.PC[22]
.sym 58371 sys1.ca[9]
.sym 58372 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 58374 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58378 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 58382 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 58383 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 58384 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 58385 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 58386 sys1.cpu.regsD_SB_LUT4_O_12_I0
.sym 58387 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 58388 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 58389 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58390 sys1.cpu.PC[11]
.sym 58391 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 58392 sys1.cdo[25]
.sym 58393 sys1.cpu.PC[15]
.sym 58399 sys1.cpu.regsQ1[31]
.sym 58400 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 58401 sys1.cpu.PC0[2]
.sym 58404 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I3
.sym 58405 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 58406 sys1.cpu.PC1[21]
.sym 58407 sys1.cpu.regsQ1[21]
.sym 58408 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 58409 sys1.cpu.PC1[11]
.sym 58412 sys1.cpu.PC1[2]
.sym 58414 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I2
.sym 58415 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I2
.sym 58416 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58417 sys1.cpu.PC0[11]
.sym 58418 sys1.cpu.regsQ1[22]
.sym 58419 sys1.cpu.mmode
.sym 58421 sys1.cpu.PC0[21]
.sym 58423 sys1.cpu.PC[11]
.sym 58424 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I3
.sym 58425 sys1.cpu.regsQ1[11]
.sym 58426 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 58427 sys1.cpu.mmode
.sym 58428 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I2
.sym 58430 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I3
.sym 58432 sys1.cpu.PC0[11]
.sym 58433 sys1.cpu.PC1[11]
.sym 58435 sys1.cpu.mmode
.sym 58438 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58439 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 58440 sys1.cpu.PC[11]
.sym 58441 sys1.cpu.PC0[11]
.sym 58444 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I2
.sym 58445 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I3
.sym 58446 sys1.cpu.mmode
.sym 58447 sys1.cpu.regsQ1[11]
.sym 58450 sys1.cpu.mmode
.sym 58451 sys1.cpu.PC0[2]
.sym 58453 sys1.cpu.PC1[2]
.sym 58456 sys1.cpu.PC0[21]
.sym 58457 sys1.cpu.PC1[21]
.sym 58459 sys1.cpu.mmode
.sym 58462 sys1.cpu.mmode
.sym 58463 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I3
.sym 58464 sys1.cpu.regsQ1[22]
.sym 58465 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I2
.sym 58468 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I2
.sym 58469 sys1.cpu.regsQ1[21]
.sym 58470 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I3
.sym 58471 sys1.cpu.mmode
.sym 58474 sys1.cpu.mmode
.sym 58475 sys1.cpu.regsQ1[31]
.sym 58476 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 58477 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 58478 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 58479 clk_$glb_clk
.sym 58480 reset_$glb_sr
.sym 58481 sys1.cpu.PC[17]
.sym 58482 sys1.cpu.PC[8]
.sym 58483 sys1.cpu.PC[31]
.sym 58484 sys1.cdo[11]
.sym 58485 sys1.cpu.PC[9]
.sym 58486 sys1.cdo[27]
.sym 58487 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I2
.sym 58488 sys1.cpu.regs[12][11]
.sym 58491 sys1.cpu.aluIn1_SB_LUT4_O_7_I0
.sym 58492 sys1.cdo[10]
.sym 58493 sys1.dout_spi_LORA[12]
.sym 58495 sys1.ca[8]
.sym 58496 sys1.cpu.regsD[25]
.sym 58497 sys1.cpu.PC0[2]
.sym 58498 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I3
.sym 58499 sys1.cpu.regsQ1[2]
.sym 58500 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 58503 sys1.dout_spi_LORA[4]
.sym 58504 sys1.irqvect[0][20]
.sym 58505 sys1.cpu.aluIn1[28]
.sym 58506 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 58507 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 58508 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 58509 sys1.cdo_SB_LUT4_O_20_I2
.sym 58510 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I0
.sym 58511 sys1.cdo[14]
.sym 58512 sys1.ca[10]
.sym 58513 sys1.ca[2]
.sym 58514 sys1.cpu.regsD[27]
.sym 58515 sys1.cdo_SB_LUT4_O_9_I1
.sym 58516 sys1.cpu.aluAdder[28]
.sym 58522 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58523 LORA_CS_SB_LUT4_O_I3
.sym 58525 sys1.cpu.PCci[12]
.sym 58526 sys1.cpu.PC[21]
.sym 58527 LORA_CS_SB_LUT4_O_I1
.sym 58530 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 58532 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 58533 sys1.cpu.Bimm[7]
.sym 58534 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_I2_I1
.sym 58536 sys1.cpu.PC0[21]
.sym 58541 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 58545 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 58547 sys1.cpu.regsD[30]
.sym 58549 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 58550 sys1.cpu.regsD[11]
.sym 58551 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 58552 sys1.cdo_SB_LUT4_O_12_I3
.sym 58558 LORA_CS_SB_LUT4_O_I1
.sym 58561 sys1.cpu.PC0[21]
.sym 58562 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58563 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 58564 sys1.cpu.PC[21]
.sym 58567 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 58568 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_I2_I1
.sym 58570 sys1.cdo_SB_LUT4_O_12_I3
.sym 58573 sys1.cpu.PCci[12]
.sym 58575 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 58579 sys1.cpu.Bimm[7]
.sym 58580 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 58582 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 58585 sys1.cpu.regsD[11]
.sym 58591 sys1.cpu.regsD[30]
.sym 58597 LORA_CS_SB_LUT4_O_I3
.sym 58601 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 58602 clk_$glb_clk
.sym 58604 sys1.cpu.aluIn1_SB_LUT4_O_13_I0
.sym 58605 sys1.cpu.PCci[14]
.sym 58606 sys1.cpu.PCci[31]
.sym 58607 sys1.cdo_SB_LUT4_O_9_I1
.sym 58608 sys1.cpu.PC[10]
.sym 58609 sys1.cpu.PC[15]
.sym 58610 sys1.cdo_SB_LUT4_O_12_I3
.sym 58611 sys1.cpu.PCci[26]
.sym 58612 ICE_LED4_SB_DFFESR_Q_D
.sym 58613 sys1.cdo[27]
.sym 58614 sys1.cpu.regsQ1[2]
.sym 58615 ICE_LED4_SB_DFFESR_Q_D
.sym 58616 sys1.ca[2]
.sym 58618 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 58620 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 58621 sys1.cpu.rdata_SB_LUT4_O_19_I1
.sym 58623 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 58625 sys1.dout_spi_LORA[6]
.sym 58626 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I2
.sym 58627 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 58628 sys1.cdo[11]
.sym 58629 sys1.cpu.PC[12]
.sym 58630 sys1.cpu.PC[14]
.sym 58631 sys1.cpu.aluIn1[25]
.sym 58632 sys1.cpu.aluAdder[1]
.sym 58633 sys1.cpu.regsD[11]
.sym 58634 sys1.cpu.regs[2][25]
.sym 58635 sys1.cpu.aluAdder[29]
.sym 58636 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I2
.sym 58638 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 58645 sys1.cpu.PC0[9]
.sym 58646 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58648 sys1.cpu.PC[14]
.sym 58649 sys1.cpu.PC[9]
.sym 58650 sys1.cpu.PC[10]
.sym 58651 sys1.cpu.aluAdder[29]
.sym 58652 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 58653 sys1.cpu.PC[12]
.sym 58655 sys1.cpu.regsD[25]
.sym 58656 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 58657 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 58661 sys1.cdo[3]
.sym 58663 sys1.cpu.ldstaddr[10]
.sym 58665 sys1.cpu.ldstaddr[12]
.sym 58669 sys1.cdo_SB_LUT4_O_20_I2
.sym 58670 sys1.cpu.ldstaddr[9]
.sym 58673 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 58676 sys1.cpu.aluAdder[0]
.sym 58678 sys1.cpu.PC[9]
.sym 58679 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58680 sys1.cpu.PC0[9]
.sym 58681 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 58684 sys1.cpu.PC[10]
.sym 58686 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 58687 sys1.cpu.ldstaddr[10]
.sym 58690 sys1.cpu.aluAdder[29]
.sym 58693 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 58696 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 58697 sys1.cpu.ldstaddr[12]
.sym 58698 sys1.cpu.PC[12]
.sym 58702 sys1.cdo[3]
.sym 58704 sys1.cpu.aluAdder[0]
.sym 58705 sys1.cdo_SB_LUT4_O_20_I2
.sym 58708 sys1.cpu.PC[14]
.sym 58710 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58714 sys1.cpu.PC[9]
.sym 58715 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 58716 sys1.cpu.ldstaddr[9]
.sym 58720 sys1.cpu.regsD[25]
.sym 58724 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 58725 clk_$glb_clk
.sym 58727 sys1.cpu.regsQ1_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 58728 sys1.cpu.regsD_SB_LUT4_O_15_I1
.sym 58729 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 58730 sys1.cpu.regs[2][27]
.sym 58731 sys1.cpu.aluIn1_SB_LUT4_O_20_I0
.sym 58732 sys1.cpu.regsQ1_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 58733 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58734 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 58735 sys1.cdo[11]
.sym 58739 sys1.cpu.PCci[9]
.sym 58741 sys1.cdo[22]
.sym 58742 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 58743 sys1.ca[10]
.sym 58744 sys1.cpu.aluAdder_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 58745 sys1.cdo[23]
.sym 58746 sys1.cdi[15]
.sym 58747 sys1.cpu.PC0[17]
.sym 58749 sys1.cpu.PC0[9]
.sym 58750 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 58752 $PACKER_VCC_NET
.sym 58753 sys1.cdo[14]
.sym 58755 sys1.cdo[6]
.sym 58756 sys1.cpu.regsD_SB_LUT4_O_23_I0
.sym 58757 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 58758 sys1.cpu.regsD_SB_LUT4_O_22_I1
.sym 58759 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 58760 sys1.ca[9]
.sym 58761 sys1.cpu.aluAdder[9]
.sym 58762 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 58768 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 58770 sys1.cpu.regsD_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 58771 sys1.cpu.PC0[14]
.sym 58772 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58774 sys1.cpu.regsD_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58776 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 58778 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 58779 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 58780 sys1.cpu.PC[10]
.sym 58781 sys1.cpu.regsD_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 58782 sys1.cpu.PCci[27]
.sym 58783 sys1.cpu.regsD[23]
.sym 58789 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 58790 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 58792 sys1.cpu.aluAdder[31]
.sym 58797 sys1.cpu.aluAdder[11]
.sym 58801 sys1.cpu.aluAdder[11]
.sym 58803 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 58809 sys1.cpu.PCci[27]
.sym 58810 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 58813 sys1.cpu.regsD_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58814 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 58815 sys1.cpu.regsD_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 58816 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 58820 sys1.cpu.regsD[23]
.sym 58826 sys1.cpu.PC[10]
.sym 58827 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58831 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 58833 sys1.cpu.PC0[14]
.sym 58834 sys1.cpu.regsD_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 58839 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 58840 sys1.cpu.aluAdder[31]
.sym 58843 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 58844 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58845 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 58846 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 58847 sys1.cpu.regs[0]_SB_DFFE_Q_E_$glb_ce
.sym 58848 clk_$glb_clk
.sym 58850 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I2
.sym 58851 sys1.cpu.regs[3][27]
.sym 58852 sys1.cpu.regs[14][27]
.sym 58853 sys1.cpu.regsQ1_SB_LUT4_O_6_I3
.sym 58854 sys1.cpu.regsQ1_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 58855 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I2
.sym 58856 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I2
.sym 58857 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58860 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 58863 sys1.ca[9]
.sym 58864 sys1.cpu.aluAdder[14]
.sym 58865 sys1.cdo_SB_LUT4_O_13_I3
.sym 58866 sys1.cdo[26]
.sym 58867 sys1.cpu.PC0[14]
.sym 58868 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 58869 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 58870 sys1.cpu.regsD_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58871 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 58873 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58874 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 58875 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 58876 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 58877 sys1.cpu.regs[0][23]
.sym 58878 sys1.cpu.regsD_SB_LUT4_O_12_I0
.sym 58879 sys1.cpu.aluAdder[0]
.sym 58880 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 58881 sys1.cpu.regsD_SB_LUT4_O_2_I0
.sym 58882 sys1.cpu.Bimm[1]
.sym 58883 sys1.cpu.regsD[12]
.sym 58884 sys1.cpu.aluAdder[17]
.sym 58885 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 58892 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 58896 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 58897 sys1.cdo[13]
.sym 58898 sys1.cpu.PC0[10]
.sym 58900 sys1.cpu.aluIn1_SB_LUT4_O_22_I0
.sym 58901 sys1.cpu.regsQ1_SB_LUT4_O_6_I2
.sym 58903 sys1.cpu.regsD_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 58904 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 58905 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 58906 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 58907 sys1.cpu.regsD_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58909 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 58910 sys1.cdo[15]
.sym 58915 sys1.cpu.aluAdder[15]
.sym 58918 sys1.cpu.regsQ1_SB_LUT4_O_6_I3
.sym 58922 sys1.cpu.regsD_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 58924 sys1.cpu.regsQ1_SB_LUT4_O_6_I3
.sym 58925 sys1.cpu.regsQ1_SB_LUT4_O_6_I2
.sym 58931 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 58932 sys1.cpu.aluAdder[15]
.sym 58936 sys1.cpu.aluIn1_SB_LUT4_O_22_I0
.sym 58937 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 58938 sys1.cpu.regsQ1_SB_LUT4_O_6_I3
.sym 58939 sys1.cpu.regsQ1_SB_LUT4_O_6_I2
.sym 58945 sys1.cdo[13]
.sym 58950 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 58954 sys1.cdo[15]
.sym 58960 sys1.cpu.regsD_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 58961 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 58963 sys1.cpu.PC0[10]
.sym 58966 sys1.cpu.regsD_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 58967 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 58968 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 58969 sys1.cpu.regsD_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58970 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 58971 clk_$glb_clk
.sym 58973 sys1.cpu.regs[12][27]
.sym 58974 sys1.cpu.regs[12][12]
.sym 58975 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 58976 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58977 sys1.cpu.Bimm[2]
.sym 58978 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 58979 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 58985 sys1.cpu.rd[0]
.sym 58987 sys1.cpu.regsQ1_SB_LUT4_O_6_I2
.sym 58989 sys1.cpu.Bimm[12]
.sym 58990 sys1.dout_spi_LORA[13]
.sym 58991 sys1.cpu.rdata_SB_LUT4_O_16_I2
.sym 58993 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 58995 sys1.cpu.Bimm[12]
.sym 58996 sys1.dout_spi_LORA[10]
.sym 58997 sys1.cpu.aluAdder[26]
.sym 58998 sys1.cpu.aluIn1[27]
.sym 58999 sys1.cpu.regs[1][14]
.sym 59000 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 59001 sys1.cpu.IR[14]
.sym 59002 sys1.cpu.aluIn1[28]
.sym 59004 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 59006 sys1.cpu.regsD[27]
.sym 59007 sys1.cdo[14]
.sym 59008 sys1.cdo_SB_LUT4_O_17_I3
.sym 59014 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59015 sys1.cdo_SB_LUT4_O_17_I3
.sym 59016 sys1.cpu.regsD[12]
.sym 59020 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 59021 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 59025 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 59026 sys1.cpu.regsD_SB_LUT4_O_23_I0
.sym 59027 sys1.cdo[6]
.sym 59029 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 59030 sys1.cpu.regsD[27]
.sym 59031 sys1.cpu.regsD_SB_LUT4_O_23_I2
.sym 59032 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 59033 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59034 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 59039 sys1.cpu.aluAdder[0]
.sym 59040 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 59041 sys1.cpu.regsD_SB_LUT4_O_23_I1
.sym 59042 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 59043 sys1.cpu.regs[14][12]
.sym 59044 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 59045 sys1.cpu.opvalid
.sym 59047 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 59048 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 59049 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 59050 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 59054 sys1.cdo[6]
.sym 59055 sys1.cdo_SB_LUT4_O_17_I3
.sym 59056 sys1.cpu.aluAdder[0]
.sym 59059 sys1.cpu.regsD_SB_LUT4_O_23_I1
.sym 59060 sys1.cpu.regsD_SB_LUT4_O_23_I2
.sym 59061 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 59062 sys1.cpu.regsD_SB_LUT4_O_23_I0
.sym 59068 sys1.cpu.opvalid
.sym 59071 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59072 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 59074 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 59080 sys1.cpu.regsD[12]
.sym 59083 sys1.cpu.regsD[27]
.sym 59089 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 59090 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 59091 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59092 sys1.cpu.regs[14][12]
.sym 59093 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 59094 clk_$glb_clk
.sym 59096 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59097 sys1.cdo[12]
.sym 59098 sys1.cdo_SB_LUT4_O_19_I2
.sym 59099 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59100 sys1.cpu.regs[13][12]
.sym 59101 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2
.sym 59102 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 59103 sys1.cpu.rd[2]
.sym 59107 sys1.cpu.regsD[14]
.sym 59108 sys1.cpu.IR[15]
.sym 59110 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 59112 sys1.cdo[14]
.sym 59113 sys1.cpu.aluAdder[12]
.sym 59114 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 59117 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 59119 sys1.cpu.regsD[22]
.sym 59121 sys1.cpu.regsD[12]
.sym 59123 sys1.cpu.IR[15]
.sym 59124 sys1.cpu.aluIn1[25]
.sym 59125 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 59126 $PACKER_VCC_NET
.sym 59127 sys1.cpu.regs[1][14]
.sym 59129 sys1.cpu.regsD[14]
.sym 59130 sys1.cpu.IR[15]
.sym 59131 sys1.cdo[12]
.sym 59137 sys1.cpu.regsD[12]
.sym 59139 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 59142 sys1.cpu.regsD_SB_LUT4_O_12_I1
.sym 59145 sys1.cpu.aluIn1_SB_LUT4_O_7_I3
.sym 59147 sys1.cpu.IR[15]
.sym 59148 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 59150 sys1.cpu.regsD_SB_LUT4_O_12_I0
.sym 59152 sys1.cpu.regs[8][12]
.sym 59153 sys1.cpu.aluIn1_SB_LUT4_O_7_I1
.sym 59155 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 59156 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 59157 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 59158 sys1.cpu.aluIn1_SB_LUT4_O_7_I0
.sym 59159 sys1.cpu.regsD_SB_LUT4_O_12_I2
.sym 59160 sys1.cpu.opvalid
.sym 59161 sys1.cpu.IR[14]
.sym 59165 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_I2_I1
.sym 59168 sys1.cdo_SB_LUT4_O_17_I3
.sym 59171 sys1.cpu.opvalid
.sym 59172 sys1.cpu.regs[8][12]
.sym 59173 sys1.cpu.IR[15]
.sym 59176 sys1.cpu.aluIn1_SB_LUT4_O_7_I0
.sym 59177 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 59178 sys1.cpu.aluIn1_SB_LUT4_O_7_I3
.sym 59179 sys1.cpu.aluIn1_SB_LUT4_O_7_I1
.sym 59182 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 59183 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_I2_I1
.sym 59184 sys1.cdo_SB_LUT4_O_17_I3
.sym 59191 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 59194 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 59195 sys1.cpu.IR[14]
.sym 59196 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 59202 sys1.cpu.aluIn1_SB_LUT4_O_7_I3
.sym 59203 sys1.cpu.aluIn1_SB_LUT4_O_7_I1
.sym 59206 sys1.cpu.regsD_SB_LUT4_O_12_I2
.sym 59207 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 59208 sys1.cpu.regsD_SB_LUT4_O_12_I0
.sym 59209 sys1.cpu.regsD_SB_LUT4_O_12_I1
.sym 59213 sys1.cpu.regsD[12]
.sym 59216 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 59217 clk_$glb_clk
.sym 59219 sys1.cpu.aluIn1_SB_LUT4_O_7_I1
.sym 59220 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59221 sys1.cpu.regs[5][26]
.sym 59222 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 59223 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 59224 sys1.cpu.aluIn1_SB_LUT4_O_31_I0
.sym 59225 sys1.cpu.regs[5][12]
.sym 59226 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59228 sys1.cpu.regs[0][22]
.sym 59230 sys1.cpu.regsD[10]
.sym 59231 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 59233 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 59235 sys1.cpu.aluIn1[12]
.sym 59236 sys1.cdo[17]
.sym 59237 sys1.cpu.regsD_SB_LUT4_O_25_I0
.sym 59238 sys1.cpu.regs[10][9]
.sym 59239 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 59240 sys1.cdo[17]
.sym 59243 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 59244 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59246 sys1.uwrbaud2
.sym 59247 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 59248 sys1.cpu.rd[1]
.sym 59249 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 59250 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 59251 sys1.cpu.aluIn1[9]
.sym 59252 sys1.cpu.regsD[26]
.sym 59253 sys1.cpu.aluIn1[31]
.sym 59254 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 59260 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59261 sys1.cpu.aluAdder[14]
.sym 59262 sys1.cpu.regsD[14]
.sym 59266 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59268 sys1.cpu.regsD_SB_LUT4_O_2_I3
.sym 59270 sys1.cpu.aluAdder_SB_LUT4_O_26_I2_SB_LUT4_O_I3
.sym 59271 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 59274 sys1.cpu.regsD[26]
.sym 59276 sys1.cpu.regsD_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 59277 sys1.cpu.regsD[31]
.sym 59278 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 59279 sys1.cpu.aluIn1[14]
.sym 59281 sys1.cpu.regsD[12]
.sym 59285 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59287 sys1.cpu.regsD_SB_LUT4_O_2_I0
.sym 59288 sys1.cpu.regsD_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 59289 sys1.cpu.regsD_SB_LUT4_O_2_I2
.sym 59290 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 59293 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59294 sys1.cpu.aluAdder_SB_LUT4_O_26_I2_SB_LUT4_O_I3
.sym 59295 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59296 sys1.cpu.aluIn1[14]
.sym 59302 sys1.cpu.regsD[14]
.sym 59305 sys1.cpu.regsD_SB_LUT4_O_2_I0
.sym 59306 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 59307 sys1.cpu.regsD_SB_LUT4_O_2_I2
.sym 59308 sys1.cpu.regsD_SB_LUT4_O_2_I3
.sym 59313 sys1.cpu.regsD[26]
.sym 59317 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59318 sys1.cpu.aluAdder_SB_LUT4_O_26_I2_SB_LUT4_O_I3
.sym 59320 sys1.cpu.aluIn1[14]
.sym 59323 sys1.cpu.regsD_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 59324 sys1.cpu.regsD_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 59325 sys1.cpu.aluAdder[14]
.sym 59326 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 59330 sys1.cpu.regsD[31]
.sym 59337 sys1.cpu.regsD[12]
.sym 59339 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 59340 clk_$glb_clk
.sym 59342 sys1.cpu.regs[1][26]
.sym 59343 sys1.cpu.regs[4][9]
.sym 59344 sys1.cpu.aluIn1[9]
.sym 59345 sys1.cpu.aluIn1[31]
.sym 59346 sys1.cpu.regs[4][12]
.sym 59347 sys1.cpu.regsQ1[31]
.sym 59348 sys1.cpu.regsQ1[9]
.sym 59349 sys1.cpu.regs[4][26]
.sym 59354 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 59356 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 59358 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 59359 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 59360 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 59361 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 59362 sys1.cpu.regs[0][12]
.sym 59363 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 59364 sys1.cpu.regs[2][31]
.sym 59366 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 59367 sys1.cpu.regsD[14]
.sym 59370 sys1.cpu.Bimm[1]
.sym 59371 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 59372 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 59373 sys1.cpu.regsD_SB_LUT4_O_2_I0
.sym 59374 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 59375 sys1.cpu.regsD[0]
.sym 59377 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 59385 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 59387 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 59389 sys1.cdo[2]
.sym 59390 sys1.cdo_SB_LUT4_O_21_I3
.sym 59393 sys1.cpu.opvalid
.sym 59394 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59395 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59396 sys1.cpu.Bimm[1]
.sym 59397 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59398 sys1.cdo_SB_LUT4_O_21_I3
.sym 59400 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59402 sys1.cpu.IR[15]
.sym 59403 sys1.cpu.aluIn1[29]
.sym 59404 sys1.cpu.aluAdder[29]
.sym 59406 sys1.cpu.Bimm[10]
.sym 59407 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 59408 sys1.cpu.aluAdder_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 59409 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 59410 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 59411 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59412 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 59413 sys1.cpu.aluAdder[0]
.sym 59414 sys1.cpu.regsD[1]
.sym 59416 sys1.cpu.Bimm[1]
.sym 59419 sys1.cpu.opvalid
.sym 59422 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59423 sys1.cpu.aluAdder_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 59424 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59425 sys1.cpu.aluIn1[29]
.sym 59428 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 59429 sys1.cpu.Bimm[10]
.sym 59430 sys1.cdo_SB_LUT4_O_21_I3
.sym 59431 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 59434 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59435 sys1.cpu.aluAdder_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 59436 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59437 sys1.cpu.aluIn1[29]
.sym 59441 sys1.cdo_SB_LUT4_O_21_I3
.sym 59442 sys1.cdo[2]
.sym 59443 sys1.cpu.aluAdder[0]
.sym 59446 sys1.cpu.IR[15]
.sym 59447 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 59449 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 59453 sys1.cpu.aluAdder[29]
.sym 59454 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59455 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 59461 sys1.cpu.regsD[1]
.sym 59462 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 59463 clk_$glb_clk
.sym 59465 sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59466 sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 59467 sys1.cpu.regs[1][9]
.sym 59468 sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.sym 59469 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59470 sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 59471 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59472 sys1.cpu.regsQ1_SB_LUT4_O_24_I3
.sym 59473 sys1.cdo[10]
.sym 59478 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 59479 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 59481 sys1.cdo[21]
.sym 59482 sys1.cpu.regs[4][26]
.sym 59487 sys1.cpu.Bimm[12]
.sym 59489 sys1.cpu.regs[2][9]
.sym 59490 sys1.cpu.aluIn1[27]
.sym 59491 sys1.cpu.aluIn1[31]
.sym 59492 sys1.cdo_SB_LUT4_O_22_I3
.sym 59494 sys1.cdo[10]
.sym 59495 sys1.cdo_SB_LUT4_O_17_I3
.sym 59496 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 59497 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I1
.sym 59499 sys1.cpu.regs[1][14]
.sym 59500 sys1.cpu.regsD[1]
.sym 59506 sys1.cpu.regsD[9]
.sym 59507 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 59508 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 59509 sys1.cpu.regs[11][9]
.sym 59510 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 59511 sys1.cpu.aluIn1[10]
.sym 59513 sys1.cdo[2]
.sym 59514 sys1.cpu.regs[10][9]
.sym 59515 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59516 sys1.cpu.aluAdder_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 59517 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I1
.sym 59519 sys1.cpu.regs[11][9]
.sym 59521 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 59523 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 59524 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59526 sys1.cpu.aluAdder[10]
.sym 59527 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59528 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 59531 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59532 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 59535 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59536 sys1.cpu.IR[15]
.sym 59537 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 59539 sys1.cpu.aluAdder[10]
.sym 59540 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 59542 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59545 sys1.cpu.regs[10][9]
.sym 59546 sys1.cpu.regs[11][9]
.sym 59547 sys1.cpu.IR[15]
.sym 59548 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 59551 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59552 sys1.cpu.aluIn1[10]
.sym 59553 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59554 sys1.cpu.aluAdder_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 59557 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 59558 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I1
.sym 59559 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 59560 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 59565 sys1.cpu.regsD[9]
.sym 59569 sys1.cpu.aluIn1[10]
.sym 59570 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59571 sys1.cpu.aluAdder_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 59572 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59576 sys1.cdo[2]
.sym 59581 sys1.cpu.regs[11][9]
.sym 59582 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 59583 sys1.cpu.regs[10][9]
.sym 59584 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 59585 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 59586 clk_$glb_clk
.sym 59588 sys1.cpu.aluIn1_SB_LUT4_O_3_I0
.sym 59589 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59590 sys1.cpu.regs[6][9]
.sym 59591 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59592 sys1.cpu.regsQ1[14]
.sym 59593 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 59594 sys1.cpu.aluIn1[14]
.sym 59598 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 59599 ICE_LED4_SB_DFFESR_Q_D
.sym 59602 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 59603 sys1.cpu.regs[0][9]
.sym 59605 sys1.cpu.IR[15]
.sym 59608 sys1.cpu.rd_SB_LUT4_I3_6_O
.sym 59609 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 59610 sys1.cpu.regs[3][9]
.sym 59612 sys1.cpu.regsD[9]
.sym 59613 sys1.cpu.regsQ1[14]
.sym 59614 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 59615 sys1.cpu.IR[15]
.sym 59617 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 59618 $PACKER_VCC_NET
.sym 59619 sys1.cpu.regs[1][14]
.sym 59621 sys1.cpu.regsD[14]
.sym 59622 sys1.cpu.IR[15]
.sym 59630 sys1.cpu.regsD[9]
.sym 59631 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 59632 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59633 sys1.cpu.regsD[31]
.sym 59634 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 59635 sys1.cpu.regs[14][9]
.sym 59636 sys1.cpu.regs[9][9]
.sym 59638 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59639 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59640 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 59641 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 59642 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59643 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59644 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 59645 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 59646 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 59648 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 59650 sys1.cpu.regs[8][9]
.sym 59655 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 59656 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 59658 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 59660 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 59662 sys1.cpu.regs[14][9]
.sym 59663 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59664 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 59668 sys1.cpu.regs[9][9]
.sym 59669 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59670 sys1.cpu.regs[8][9]
.sym 59671 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 59674 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 59675 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59676 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 59677 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 59680 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59681 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59682 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 59683 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 59687 sys1.cpu.regsD[9]
.sym 59693 sys1.cpu.regs[14][9]
.sym 59694 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 59695 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 59698 sys1.cpu.regsD[31]
.sym 59704 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 59705 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 59706 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 59707 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 59708 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 59709 clk_$glb_clk
.sym 59712 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 59713 sys1.cpu.aluIn1_SB_LUT4_O_3_I1
.sym 59715 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 59716 sys1.cpu.regs[8][9]
.sym 59717 sys1.cpu.regs[8][31]
.sym 59718 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 59719 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 59720 sys1.uwrtx2
.sym 59723 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 59724 sys1.cpu.aluIn1[14]
.sym 59725 ICE_LED1_SB_DFFESR_Q_D
.sym 59728 sys1.cpu.aluIn1[0]
.sym 59729 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 59730 ICE_LED4_SB_DFFESR_Q_D
.sym 59732 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 59733 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 59734 sys1.cpu.regs[6][9]
.sym 59736 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 59737 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 59738 sys1.cpu.regs[3][9]
.sym 59741 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 59743 sys1.cpu.aluIn1[14]
.sym 59754 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 59755 sys1.cpu.regs[6][14]
.sym 59756 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 59758 sys1.cpu.regs[2][14]
.sym 59759 sys1.cpu.regs[9][9]
.sym 59760 sys1.cpu.regs[10][0]
.sym 59761 sys1.cpu.regsD[9]
.sym 59763 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 59764 sys1.cpu.regs[12][9]
.sym 59765 sys1.cpu.regs[11][0]
.sym 59766 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 59770 sys1.cpu.regsD[31]
.sym 59771 sys1.cpu.regs[13][9]
.sym 59773 sys1.cpu.regs[8][9]
.sym 59774 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 59775 sys1.cpu.IR[15]
.sym 59778 sys1.cpu.regs[2][14]
.sym 59779 sys1.cpu.regs[13][9]
.sym 59782 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 59785 sys1.cpu.regs[11][0]
.sym 59786 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 59787 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 59788 sys1.cpu.regs[10][0]
.sym 59791 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 59792 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 59793 sys1.cpu.regs[6][14]
.sym 59794 sys1.cpu.regs[2][14]
.sym 59797 sys1.cpu.regs[13][9]
.sym 59798 sys1.cpu.IR[15]
.sym 59800 sys1.cpu.regs[12][9]
.sym 59806 sys1.cpu.regsD[31]
.sym 59810 sys1.cpu.regs[6][14]
.sym 59811 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 59812 sys1.cpu.regs[2][14]
.sym 59815 sys1.cpu.regs[9][9]
.sym 59816 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 59817 sys1.cpu.regs[8][9]
.sym 59818 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 59821 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 59822 sys1.cpu.regs[13][9]
.sym 59823 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 59824 sys1.cpu.regs[12][9]
.sym 59830 sys1.cpu.regsD[9]
.sym 59831 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 59832 clk_$glb_clk
.sym 59834 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59835 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59836 sys1.cpu.regs[5][14]
.sym 59837 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.sym 59838 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59839 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59840 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59841 sys1.cdo_SB_LUT4_O_17_I3
.sym 59842 sys1.cpu.regs[10][0]
.sym 59846 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 59848 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 59851 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 59852 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 59853 sys1.cpu.aluAdder_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 59854 sys1.cpu.regs[9][31]
.sym 59855 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 59856 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 59859 sys1.cpu.regsD[14]
.sym 59860 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 59862 sys1.cpu.regsD[10]
.sym 59863 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 59864 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 59865 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 59866 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 59867 sys1.cpu.regsD[0]
.sym 59868 sys1.cpu.regsD[0]
.sym 59869 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 59875 sys1.cpu.regsD_SB_LUT4_O_25_I2
.sym 59876 sys1.cpu.regs[9][0]
.sym 59877 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59878 sys1.cpu.regsQ1_SB_LUT4_O_23_I2
.sym 59880 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 59883 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 59884 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 59885 sys1.cpu.regsD_SB_LUT4_O_25_I3
.sym 59886 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 59887 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 59888 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 59890 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 59892 sys1.cpu.regsD_SB_LUT4_O_25_I0
.sym 59893 sys1.cpu.regsQ1_SB_LUT4_O_23_I3
.sym 59894 sys1.cpu.regsD[14]
.sym 59895 sys1.cpu.regsD[9]
.sym 59896 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 59899 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I1
.sym 59900 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59901 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I2
.sym 59906 sys1.cpu.regs[8][0]
.sym 59908 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 59909 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I1
.sym 59911 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I2
.sym 59914 sys1.cpu.regsQ1_SB_LUT4_O_23_I2
.sym 59915 sys1.cpu.regsQ1_SB_LUT4_O_23_I3
.sym 59916 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 59920 sys1.cpu.regs[8][0]
.sym 59921 sys1.cpu.regs[9][0]
.sym 59922 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 59923 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 59932 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 59933 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 59934 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59935 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 59938 sys1.cpu.regsD[14]
.sym 59944 sys1.cpu.regsD_SB_LUT4_O_25_I2
.sym 59945 sys1.cpu.regsD_SB_LUT4_O_25_I3
.sym 59946 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 59947 sys1.cpu.regsD_SB_LUT4_O_25_I0
.sym 59953 sys1.cpu.regsD[9]
.sym 59954 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 59955 clk_$glb_clk
.sym 59957 sys1.cdo_SB_LUT4_O_21_I3
.sym 59958 sys1.cpu.regsQ1_SB_LUT4_O_23_I2_SB_LUT4_O_I2
.sym 59959 sys1.cpu.regsQ1_SB_LUT4_O_23_I3
.sym 59960 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 59961 sys1.cpu.regsQ1_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59962 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59963 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I1
.sym 59964 sys1.cpu.regs[8][0]
.sym 59972 sys1.divider_LORA[1]
.sym 59973 sys1.cpu.regs[4][14]
.sym 59976 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 59977 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 59983 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 59984 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59985 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I1
.sym 59989 ICE_LED4_SB_DFFESR_Q_D
.sym 59990 sys1.cpu.regsD[10]
.sym 59991 sys1.cdo_SB_LUT4_O_17_I3
.sym 59992 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 59998 sys1.cpu.IR[15]
.sym 60000 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 60001 sys1.cpu.regsQ1_SB_LUT4_O_23_I2
.sym 60002 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 60003 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 60004 sys1.cpu.regsD[10]
.sym 60006 sys1.cpu.regsQ1_SB_LUT4_O_23_I2_SB_LUT4_O_I3
.sym 60007 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 60010 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 60015 sys1.cpu.regs[9][0]
.sym 60016 sys1.cpu.regsQ1_SB_LUT4_O_23_I3
.sym 60020 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 60021 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 60023 sys1.cpu.regsQ1_SB_LUT4_O_23_I2_SB_LUT4_O_I2
.sym 60026 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 60028 sys1.cpu.regsD[0]
.sym 60029 sys1.cpu.regs[8][0]
.sym 60032 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 60033 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 60034 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 60037 sys1.cpu.regsD[0]
.sym 60049 sys1.cpu.regsQ1_SB_LUT4_O_23_I2_SB_LUT4_O_I3
.sym 60050 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 60051 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 60052 sys1.cpu.regsQ1_SB_LUT4_O_23_I2_SB_LUT4_O_I2
.sym 60055 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 60056 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 60057 sys1.cpu.regsQ1_SB_LUT4_O_23_I3
.sym 60058 sys1.cpu.regsQ1_SB_LUT4_O_23_I2
.sym 60062 sys1.cpu.IR[15]
.sym 60063 sys1.cpu.regs[9][0]
.sym 60064 sys1.cpu.regs[8][0]
.sym 60076 sys1.cpu.regsD[10]
.sym 60077 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 60078 clk_$glb_clk
.sym 60080 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 60081 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 60082 sys1.cpu.regs[1][10]
.sym 60083 sys1.cpu.aluIn1_SB_LUT4_O_3_I3
.sym 60084 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 60085 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 60086 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 60087 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 60092 ICE_LED4_SB_DFFESR_Q_D
.sym 60095 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 60096 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 60097 sys1.cpu.regs[13][10]
.sym 60099 sys1.cdo_SB_LUT4_O_21_I3
.sym 60102 sys1.cpu.IR[15]
.sym 60103 sys1.cpu.regs[13][10]
.sym 60105 sys1.cpu.opvalid
.sym 60114 sys1.cpu.IR[15]
.sym 60122 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60123 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 60125 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 60127 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 60128 sys1.cpu.regs[1][0]
.sym 60129 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 60130 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 60132 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 60133 sys1.cpu.regs[5][0]
.sym 60134 sys1.cpu.regsD[10]
.sym 60135 sys1.cpu.regs[4][0]
.sym 60136 sys1.cpu.regsQ1_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 60137 sys1.cpu.regsD[0]
.sym 60139 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 60140 sys1.cpu.regs[0][0]
.sym 60143 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 60145 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 60147 sys1.cpu.regs[2][10]
.sym 60148 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 60151 sys1.cpu.regs[0][10]
.sym 60152 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 60154 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 60155 sys1.cpu.regs[2][10]
.sym 60156 sys1.cpu.regsQ1_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 60157 sys1.cpu.regs[0][10]
.sym 60160 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 60161 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 60162 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60163 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 60166 sys1.cpu.regsD[10]
.sym 60172 sys1.cpu.regs[0][0]
.sym 60173 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 60174 sys1.cpu.regs[1][0]
.sym 60175 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 60178 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 60179 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 60180 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 60187 sys1.cpu.regsD[0]
.sym 60191 sys1.cpu.regs[1][0]
.sym 60192 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 60193 sys1.cpu.regs[5][0]
.sym 60196 sys1.cpu.regs[5][0]
.sym 60197 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 60198 sys1.cpu.regs[4][0]
.sym 60199 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 60200 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 60201 clk_$glb_clk
.sym 60203 sys1.cpu.regs[0][16]
.sym 60204 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 60205 sys1.cpu.regs[0][18]
.sym 60206 sys1.cpu.regs[0][0]
.sym 60207 sys1.cpu.regs[0][19]
.sym 60208 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 60209 sys1.cpu.regs[0][10]
.sym 60210 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60211 EN_1V4_M4_SB_DFFESR_Q_D
.sym 60215 sys1.cpu.regs[14][14]
.sym 60218 ICE_LED4_SB_DFFESR_Q_D
.sym 60220 ICE_LED4$SB_IO_OUT
.sym 60221 sys1.cpu.regs[5][0]
.sym 60228 sys1.cpu.regs[0][19]
.sym 60234 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 60244 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 60246 sys1.cpu.regs[2][10]
.sym 60249 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 60253 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 60255 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 60257 sys1.cpu.regs[2][0]
.sym 60258 sys1.cpu.regs[6][0]
.sym 60259 sys1.cpu.regs[6][10]
.sym 60260 sys1.cpu.regsD[10]
.sym 60264 sys1.cpu.regsD[14]
.sym 60265 sys1.cpu.regs[4][10]
.sym 60267 sys1.cpu.regs[14][14]
.sym 60268 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 60269 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 60270 sys1.cpu.regsD[0]
.sym 60271 sys1.cpu.regs[0][0]
.sym 60272 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 60274 sys1.cpu.regs[4][0]
.sym 60277 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 60278 sys1.cpu.regs[4][0]
.sym 60279 sys1.cpu.regs[0][0]
.sym 60283 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 60284 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 60285 sys1.cpu.regs[6][0]
.sym 60286 sys1.cpu.regs[2][0]
.sym 60289 sys1.cpu.regsD[14]
.sym 60295 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 60296 sys1.cpu.regs[6][10]
.sym 60297 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 60298 sys1.cpu.regs[2][10]
.sym 60301 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 60302 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 60303 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 60304 sys1.cpu.regs[14][14]
.sym 60308 sys1.cpu.regsD[10]
.sym 60316 sys1.cpu.regsD[0]
.sym 60319 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 60320 sys1.cpu.regs[6][10]
.sym 60321 sys1.cpu.regs[4][10]
.sym 60322 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 60323 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 60324 clk_$glb_clk
.sym 60328 sys1.cpu.regs[12][14]
.sym 60335 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 60338 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 60340 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 60341 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 60343 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 60344 ICE_LED3$SB_IO_OUT
.sym 60348 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 60349 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 60351 sys1.cpu.regsD[14]
.sym 60353 sys1.cpu.regsD[0]
.sym 60356 sys1.cpu.regsD[0]
.sym 60358 sys1.cpu.regsD[19]
.sym 60369 sys1.cpu.regsD[0]
.sym 60379 sys1.cpu.regsD[15]
.sym 60394 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 60395 sys1.cpu.regsD[10]
.sym 60420 sys1.cpu.regsD[15]
.sym 60438 sys1.cpu.regsD[0]
.sym 60444 sys1.cpu.regsD[10]
.sym 60446 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 60447 clk_$glb_clk
.sym 60457 sys1.cpu.regs[0][15]
.sym 60465 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 60552 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 60555 sys1.irqvect[5][8]
.sym 60556 sys1.irqvect[5][26]
.sym 60562 sys1.cdo[26]
.sym 60566 sys1.cdo_SB_LUT4_O_9_I1
.sym 60572 sys1.cpu.regs[12][11]
.sym 60583 RXD1$SB_IO_IN
.sym 60584 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 60593 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 60603 sys1.cdo[8]
.sym 60612 sys1.cdo[29]
.sym 60644 sys1.cdo[29]
.sym 60661 sys1.cdo[8]
.sym 60670 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 60671 clk_$glb_clk
.sym 60672 reset_$glb_sr
.sym 60675 RXD1$SB_IO_IN
.sym 60677 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 60678 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 60679 sys1.irqvect[4][8]
.sym 60680 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60683 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1
.sym 60689 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 60691 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 60694 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 60696 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 60711 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 60721 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 60725 sys1.cdo[26]
.sym 60726 sys1.cdo[31]
.sym 60730 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 60732 sys1.cdo[29]
.sym 60734 sys1.irqvect[1][29]
.sym 60735 sys1.cdo[8]
.sym 60737 sys1.cpu.IR[15]
.sym 60742 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60743 sys1.cdo[25]
.sym 60755 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 60765 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 60768 sys1.irqvect[1][8]
.sym 60772 sys1.cdo[26]
.sym 60773 sys1.cdo[4]
.sym 60779 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 60781 sys1.irqvect[0][8]
.sym 60783 sys1.cdo[8]
.sym 60795 sys1.cdo[4]
.sym 60799 sys1.irqvect[0][8]
.sym 60800 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 60801 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 60802 sys1.irqvect[1][8]
.sym 60808 sys1.cdo[8]
.sym 60832 sys1.cdo[26]
.sym 60833 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 60834 clk_$glb_clk
.sym 60835 reset_$glb_sr
.sym 60836 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 60837 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 60838 sys1.cpu.opvalid
.sym 60839 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60840 sys1.cpu.regs[10][24]
.sym 60842 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 60849 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 60850 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60853 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 60856 $PACKER_VCC_NET
.sym 60857 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 60859 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 60860 sys1.cpu.regsQ1_SB_LUT4_O_9_I3
.sym 60861 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 60862 sys1.cpu.regsD[24]
.sym 60863 sys1.cdo[8]
.sym 60864 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 60867 sys1.cdo[27]
.sym 60868 sys1.cpu.regs[11][24]
.sym 60869 sys1.cdo[8]
.sym 60870 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 60871 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 60877 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 60879 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 60880 sys1.cdo[8]
.sym 60882 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 60883 sys1.cdo[4]
.sym 60884 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 60885 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60886 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 60888 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 60891 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 60892 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 60893 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 60894 sys1.cpu.regs[11][24]
.sym 60896 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 60897 sys1.cpu.regs[10][24]
.sym 60898 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 60899 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 60900 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 60902 sys1.cpu.IR[15]
.sym 60903 sys1.cpu.opvalid
.sym 60904 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 60905 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 60906 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 60907 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 60908 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 60910 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 60911 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 60912 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 60913 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60916 sys1.cpu.regs[11][24]
.sym 60917 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 60918 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 60919 sys1.cpu.regs[10][24]
.sym 60922 sys1.cdo[4]
.sym 60928 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 60929 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 60930 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 60931 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 60934 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 60935 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 60936 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 60937 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 60942 sys1.cdo[8]
.sym 60946 sys1.cpu.regs[10][24]
.sym 60947 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 60948 sys1.cpu.IR[15]
.sym 60949 sys1.cpu.opvalid
.sym 60952 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 60953 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 60954 sys1.cpu.regs[11][24]
.sym 60955 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 60956 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 60957 clk_$glb_clk
.sym 60958 reset_$glb_sr
.sym 60959 sys1.irqvect[3][25]
.sym 60960 sys1.irqvect[3][29]
.sym 60961 sys1.irqvect[3][26]
.sym 60962 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 60963 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 60964 sys1.irqvect[3][27]
.sym 60965 sys1.wr_spi_ICE
.sym 60966 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 60970 sys1.uwrbaud2
.sym 60971 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 60972 sys1.cpu.regsD[24]
.sym 60973 sys1.uwrbaud1
.sym 60974 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60979 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 60981 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 60982 sys1.irqvect[0][26]
.sym 60983 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 60984 sys1.cpu.regs[2][7]
.sym 60985 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60986 sys1.cpu.regsD[8]
.sym 60987 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 60988 sys1.cpu.regs[1][13]
.sym 60989 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 60990 sys1.cpu.regsD[30]
.sym 60991 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 60992 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 60993 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 60994 sys1.cpu.regs[14][13]
.sym 61000 sys1.cpu.regsD[13]
.sym 61002 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61003 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 61004 sys1.cpu.regs[1][13]
.sym 61006 sys1.cpu.regs[0][13]
.sym 61007 sys1.cpu.regs[2][24]
.sym 61008 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61010 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 61012 sys1.cpu.regs[5][13]
.sym 61014 sys1.cpu.regs[0][13]
.sym 61015 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61017 sys1.cpu.regs[4][13]
.sym 61022 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61026 sys1.cpu.regs[6][24]
.sym 61031 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61033 sys1.cpu.regs[0][13]
.sym 61034 sys1.cpu.regs[4][13]
.sym 61035 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61039 sys1.cpu.regs[2][24]
.sym 61040 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61041 sys1.cpu.regs[6][24]
.sym 61042 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61045 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61046 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 61047 sys1.cpu.regs[1][13]
.sym 61048 sys1.cpu.regs[0][13]
.sym 61051 sys1.cpu.regs[4][13]
.sym 61052 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61053 sys1.cpu.regs[5][13]
.sym 61054 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61063 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61064 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61065 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 61071 sys1.cpu.regsD[13]
.sym 61075 sys1.cpu.regs[5][13]
.sym 61076 sys1.cpu.regs[1][13]
.sym 61078 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61079 sys1.cpu.regs[0]_SB_DFFE_Q_E_$glb_ce
.sym 61080 clk_$glb_clk
.sym 61082 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 61083 sys1.irqvect[0][31]
.sym 61085 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61087 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61088 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61089 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 61094 $PACKER_VCC_NET
.sym 61096 sys1.cpu.regs[9][8]
.sym 61097 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 61099 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 61101 sys1.cpu.regs[0][28]
.sym 61102 sys1.wr_spi_ICE
.sym 61104 sys1.uwrbaud1
.sym 61105 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 61108 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 61109 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 61110 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 61111 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 61112 sys1.cdo[31]
.sym 61113 sys1.cdo_SB_LUT4_O_11_I3
.sym 61114 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61115 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61117 sys1.cdo[26]
.sym 61123 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61126 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 61130 sys1.cpu.regs[6][24]
.sym 61132 sys1.cpu.regsD[7]
.sym 61133 sys1.cpu.regs[11][13]
.sym 61134 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 61135 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 61136 sys1.cpu.regs[4][24]
.sym 61137 sys1.cpu.regsD[28]
.sym 61142 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61143 sys1.cpu.regsD[24]
.sym 61145 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61146 sys1.cpu.regsD[8]
.sym 61148 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61150 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61151 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61152 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61153 sys1.cpu.regs[10][13]
.sym 61154 sys1.cpu.regs[14][13]
.sym 61159 sys1.cpu.regsD[28]
.sym 61162 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 61163 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61164 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61165 sys1.cpu.regs[14][13]
.sym 61168 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61169 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61170 sys1.cpu.regs[14][13]
.sym 61176 sys1.cpu.regsD[8]
.sym 61180 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61181 sys1.cpu.regs[10][13]
.sym 61182 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61183 sys1.cpu.regs[11][13]
.sym 61186 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 61187 sys1.cpu.regs[4][24]
.sym 61188 sys1.cpu.regs[6][24]
.sym 61189 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61192 sys1.cpu.regsD[7]
.sym 61199 sys1.cpu.regsD[24]
.sym 61202 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 61203 clk_$glb_clk
.sym 61205 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 61206 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61207 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61208 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 61209 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 61210 sys1.cpu.regs[0][29]
.sym 61211 sys1.cdo[27]
.sym 61212 sys1.cpu.regs[0][30]
.sym 61213 sys1.cpu.regs[10][28]
.sym 61214 sys1.spi0.sck_SB_DFFESR_Q_E
.sym 61218 sys1.cpu.regsD[7]
.sym 61219 sys1.control_ICE[9]
.sym 61220 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 61222 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 61223 sys1.cpu.regs[11][28]
.sym 61224 sys1.spi0.bitcnt[3]
.sym 61227 sys1.spi0.bitcnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 61228 sys1.spi0.bitcnt[2]
.sym 61229 sys1.cpu.IR[15]
.sym 61230 sys1.cdo[29]
.sym 61232 sys1.cpu.regs[2][8]
.sym 61233 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 61234 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61235 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 61238 sys1.cpu.IR[15]
.sym 61239 sys1.cpu.PCci[28]
.sym 61240 sys1.cpu.aluIn1[28]
.sym 61247 sys1.cpu.regsD[28]
.sym 61248 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 61249 sys1.cpu.regs[9][28]
.sym 61251 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61252 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61256 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 61257 sys1.cpu.regs[8][28]
.sym 61258 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 61259 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 61263 sys1.cpu.regsD[29]
.sym 61265 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 61266 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 61270 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 61271 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 61272 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61275 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61277 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61279 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61285 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 61286 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61287 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 61288 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 61291 sys1.cpu.regs[8][28]
.sym 61292 sys1.cpu.regs[9][28]
.sym 61293 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61294 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61299 sys1.cpu.regsD[28]
.sym 61303 sys1.cpu.regs[8][28]
.sym 61304 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61305 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 61306 sys1.cpu.regs[9][28]
.sym 61309 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 61310 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 61311 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 61312 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61323 sys1.cpu.regsD[29]
.sym 61325 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 61326 clk_$glb_clk
.sym 61328 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61329 sys1.cpu.aluIn1_SB_LUT4_O_24_I0
.sym 61330 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 61331 sys1.cdo[28]
.sym 61332 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61333 sys1.cpu.regs[10][29]
.sym 61334 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 61338 sys1.cpu.aluIn1[28]
.sym 61340 sys1.cpu.regs[14][28]
.sym 61341 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61342 $PACKER_VCC_NET
.sym 61343 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 61344 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61345 sys1.cpu.regs[13][13]
.sym 61346 $PACKER_VCC_NET
.sym 61347 sys1.cpu.regs[2][8]
.sym 61348 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61349 sys1.cdo[13]
.sym 61351 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61352 sys1.cpu.regsQ1[28]
.sym 61353 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61354 sys1.cdo[27]
.sym 61355 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 61356 sys1.cdo[31]
.sym 61357 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61360 sys1.cpu.regsD[24]
.sym 61361 sys1.cpu.regs[4][30]
.sym 61362 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 61363 sys1.cdo[27]
.sym 61369 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61371 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 61372 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61373 sys1.cpu.regsD[29]
.sym 61374 sys1.cpu.regsQ1_SB_LUT4_O_5_I2
.sym 61376 sys1.cdo_SB_LUT4_O_10_I3
.sym 61377 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61379 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61380 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 61382 sys1.cpu.regs[0][29]
.sym 61385 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 61386 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61387 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 61389 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61392 sys1.cdo[13]
.sym 61393 sys1.cpu.regs[4][29]
.sym 61394 sys1.cpu.aluIn1_SB_LUT4_O_24_I0
.sym 61395 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 61397 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61398 sys1.cdo_SB_LUT4_O_9_I1
.sym 61399 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 61400 sys1.cpu.regsQ1_SB_LUT4_O_5_I3
.sym 61404 sys1.cpu.regsD[29]
.sym 61408 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61409 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61410 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61411 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 61415 sys1.cpu.regs[4][29]
.sym 61416 sys1.cpu.regs[0][29]
.sym 61417 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61420 sys1.cpu.regsQ1_SB_LUT4_O_5_I2
.sym 61421 sys1.cpu.regsQ1_SB_LUT4_O_5_I3
.sym 61422 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 61423 sys1.cpu.aluIn1_SB_LUT4_O_24_I0
.sym 61426 sys1.cpu.regsQ1_SB_LUT4_O_5_I3
.sym 61427 sys1.cpu.regsQ1_SB_LUT4_O_5_I2
.sym 61432 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61433 sys1.cpu.regs[0][29]
.sym 61434 sys1.cpu.regs[4][29]
.sym 61435 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61438 sys1.cdo_SB_LUT4_O_9_I1
.sym 61439 sys1.cdo[13]
.sym 61441 sys1.cdo_SB_LUT4_O_10_I3
.sym 61444 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 61445 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 61446 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61447 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 61448 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 61449 clk_$glb_clk
.sym 61451 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 61452 sys1.cpu.regs[2][30]
.sym 61453 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 61454 sys1.cpu.regs[2][29]
.sym 61455 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 61456 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 61457 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61458 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61459 sys1.cpu.regs[8][29]
.sym 61461 sys1.cdo[26]
.sym 61465 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61466 sys1.cdo[28]
.sym 61467 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 61468 sys1.cdo[13]
.sym 61474 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 61475 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61476 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61477 sys1.cpu.regsD[30]
.sym 61479 sys1.cdo[12]
.sym 61480 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61481 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 61482 sys1.cdo_SB_LUT4_O_9_I1
.sym 61486 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 61492 sys1.cpu.regs[7][29]
.sym 61494 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 61495 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 61501 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61503 sys1.cpu.regsD[30]
.sym 61504 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61505 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61506 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 61507 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 61508 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61511 sys1.cpu.regs[3][29]
.sym 61515 sys1.cpu.regs[6][29]
.sym 61516 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61519 sys1.cpu.regs[2][29]
.sym 61520 sys1.cpu.regsD[24]
.sym 61521 sys1.cpu.regsD[29]
.sym 61522 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61525 sys1.cpu.regs[2][29]
.sym 61526 sys1.cpu.regs[3][29]
.sym 61527 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61528 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 61533 sys1.cpu.regsD[24]
.sym 61539 sys1.cpu.regsD[30]
.sym 61543 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61544 sys1.cpu.regs[7][29]
.sym 61545 sys1.cpu.regs[6][29]
.sym 61546 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61550 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61551 sys1.cpu.regs[7][29]
.sym 61552 sys1.cpu.regs[3][29]
.sym 61555 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61557 sys1.cpu.regs[6][29]
.sym 61558 sys1.cpu.regs[2][29]
.sym 61561 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61562 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61563 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 61564 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 61568 sys1.cpu.regsD[29]
.sym 61571 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 61572 clk_$glb_clk
.sym 61574 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61577 sys1.cpu.regsQ1_SB_LUT4_O_3_I2
.sym 61578 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 61580 sys1.cpu.regs[1][30]
.sym 61585 sys1.cpu.PCci[31]
.sym 61586 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 61589 $PACKER_VCC_NET
.sym 61593 sys1.cdo[11]
.sym 61595 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 61596 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 61597 sys1.cpu.regsD[29]
.sym 61598 sys1.cpu.regsQ1[8]
.sym 61599 sys1.cdo[30]
.sym 61600 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 61602 sys1.cdo[25]
.sym 61603 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61604 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61605 sys1.cdo[28]
.sym 61606 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61607 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61608 sys1.cdo[31]
.sym 61609 sys1.cdo[26]
.sym 61617 sys1.cpu.regs[6][30]
.sym 61619 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61620 sys1.cdo[25]
.sym 61622 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 61623 sys1.cdo[30]
.sym 61624 sys1.cpu.regs[2][30]
.sym 61626 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61627 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61633 sys1.cdo[27]
.sym 61634 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61636 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61637 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 61638 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61640 sys1.cdo[24]
.sym 61650 sys1.cdo[24]
.sym 61654 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61655 sys1.cpu.regs[6][30]
.sym 61656 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61657 sys1.cpu.regs[2][30]
.sym 61661 sys1.cdo[25]
.sym 61672 sys1.cdo[27]
.sym 61678 sys1.cdo[30]
.sym 61684 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 61685 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 61686 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61687 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61691 sys1.cpu.regs[6][30]
.sym 61692 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61693 sys1.cpu.regs[2][30]
.sym 61694 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61695 clk_$glb_clk
.sym 61696 reset_$glb_sr
.sym 61697 sys1.cpu.regsQ1[30]
.sym 61698 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61700 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61701 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 61702 sys1.irqvect[1][25]
.sym 61703 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61704 sys1.irqvect[1][24]
.sym 61705 sys1.irqvect[0][27]
.sym 61707 sys1.cdo_SB_LUT4_O_9_I1
.sym 61708 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 61709 sys1.cpu.PC0[13]
.sym 61710 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 61711 sys1.irqvect[0][30]
.sym 61712 EN_1V4_M4$SB_IO_OUT
.sym 61713 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61714 sys1.cpu.rdata_SB_LUT4_O_28_I1
.sym 61715 sys1.cdo[29]
.sym 61716 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 61717 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 61718 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 61719 sys1.cdo[13]
.sym 61720 sys1.dout_spi_LORA[29]
.sym 61721 sys1.cpu.PC0[28]
.sym 61722 sys1.cpu.regsD[11]
.sym 61723 sys1.cdo[29]
.sym 61724 sys1.uart2.wrbaud_SB_LUT4_O_I1
.sym 61725 sys1.cpu.IR[15]
.sym 61726 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61727 sys1.cpu.regsD[30]
.sym 61728 sys1.cdo[13]
.sym 61729 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 61730 sys1.cpu.IR[15]
.sym 61731 sys1.cpu.PCci[30]
.sym 61738 sys1.cpu.regs[3][30]
.sym 61741 sys1.cpu.regsQ1_SB_LUT4_O_3_I2
.sym 61744 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61746 sys1.cpu.regs[3][30]
.sym 61749 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 61750 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61754 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61756 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 61758 sys1.cpu.regs[7][30]
.sym 61760 sys1.cdo_SB_LUT4_O_9_I1
.sym 61764 sys1.cpu.regsD[11]
.sym 61766 sys1.cpu.regs[7][30]
.sym 61786 sys1.cpu.regsD[11]
.sym 61789 sys1.cpu.regs[7][30]
.sym 61790 sys1.cpu.regs[3][30]
.sym 61791 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61792 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61795 sys1.cpu.regs[7][30]
.sym 61797 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61798 sys1.cpu.regs[3][30]
.sym 61804 sys1.cdo_SB_LUT4_O_9_I1
.sym 61809 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 61815 sys1.cpu.regsQ1_SB_LUT4_O_3_I2
.sym 61817 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 61818 clk_$glb_clk
.sym 61820 sys1.cdo[30]
.sym 61821 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 61822 sys1.cdo_SB_LUT4_O_9_I3
.sym 61823 sys1.cpu.regs[8][30]
.sym 61824 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61825 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61826 sys1.cpu.aluIn1[30]
.sym 61827 sys1.cpu.aluIn1_SB_LUT4_O_28_I0
.sym 61830 sys1.cdo[27]
.sym 61832 sys1.cpu.regs[11][11]
.sym 61833 $PACKER_VCC_NET
.sym 61834 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 61839 sys1.cpu.IR[3]
.sym 61840 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61841 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61844 sys1.cpu.regsQ1[28]
.sym 61845 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61847 sys1.cpu.mmode
.sym 61848 sys1.cpu.aluAdder[13]
.sym 61850 sys1.cdo[27]
.sym 61851 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61852 sys1.cdo[31]
.sym 61853 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61854 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 61862 sys1.cpu.regs[8][11]
.sym 61863 sys1.cpu.regs[9][11]
.sym 61864 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61865 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61866 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61868 sys1.cpu.regsD[11]
.sym 61869 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 61870 sys1.uart2.rd_SB_LUT4_O_I0
.sym 61871 sys1.cpu.regs[14][11]
.sym 61875 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61876 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61877 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 61879 sys1.cpu.regs[13][11]
.sym 61880 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 61881 sys1.cpu.PC0[28]
.sym 61882 sys1.cpu.PC[28]
.sym 61883 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61884 sys1.uart2.wrbaud_SB_LUT4_O_I1
.sym 61885 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 61887 sys1.cpu.regs[12][11]
.sym 61888 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 61889 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61892 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 61894 sys1.cpu.regs[9][11]
.sym 61895 sys1.cpu.regs[8][11]
.sym 61896 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61897 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61900 sys1.cpu.regsD[11]
.sym 61906 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61907 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61908 sys1.cpu.regs[13][11]
.sym 61909 sys1.cpu.regs[12][11]
.sym 61912 sys1.cpu.regs[8][11]
.sym 61913 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 61914 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61915 sys1.cpu.regs[9][11]
.sym 61918 sys1.uart2.rd_SB_LUT4_O_I0
.sym 61919 sys1.uart2.wrbaud_SB_LUT4_O_I1
.sym 61921 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 61924 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 61925 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61926 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 61927 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61931 sys1.cpu.regs[14][11]
.sym 61932 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 61933 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61936 sys1.cpu.PC[28]
.sym 61937 sys1.cpu.PC0[28]
.sym 61938 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61939 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 61940 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 61941 clk_$glb_clk
.sym 61943 sys1.cdo[13]
.sym 61944 sys1.cpu.regs[9][30]
.sym 61945 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 61946 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I2
.sym 61949 sys1.cpu.regs[9][25]
.sym 61950 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 61952 sys1.cdo[12]
.sym 61953 sys1.cdo[12]
.sym 61955 sys1.cdo[14]
.sym 61957 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 61958 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 61959 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 61960 sys1.cpu.regsD[27]
.sym 61961 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61962 sys1.cpu.PC[3]
.sym 61964 sys1.cpu.Bimm[12]
.sym 61965 $PACKER_VCC_NET
.sym 61966 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 61967 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61968 sys1.cpu.PC[28]
.sym 61970 sys1.cdo[12]
.sym 61971 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61972 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61973 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 61974 sys1.cdo[15]
.sym 61975 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61976 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 61977 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 61978 sys1.cdo_SB_LUT4_O_9_I1
.sym 61984 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 61985 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 61986 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 61987 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 61988 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61989 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2
.sym 61990 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61991 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61992 sys1.cpu.regsD[11]
.sym 61993 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 61994 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 61995 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61996 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61997 sys1.cpu.IR[15]
.sym 61999 sys1.cpu.regs[13][11]
.sym 62001 sys1.cpu.regs[12][11]
.sym 62003 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3
.sym 62004 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62006 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 62008 sys1.cpu.regs[3][11]
.sym 62009 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 62010 sys1.cpu.regs[14][11]
.sym 62012 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 62013 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 62014 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 62015 sys1.cpu.regs[7][11]
.sym 62017 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62018 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 62019 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 62020 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 62023 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 62024 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 62025 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62026 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 62030 sys1.cpu.regsD[11]
.sym 62035 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62036 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62037 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 62038 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62041 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 62042 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2
.sym 62043 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 62044 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3
.sym 62047 sys1.cpu.regs[12][11]
.sym 62048 sys1.cpu.regs[13][11]
.sym 62050 sys1.cpu.IR[15]
.sym 62053 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 62054 sys1.cpu.regs[3][11]
.sym 62055 sys1.cpu.regs[7][11]
.sym 62056 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 62059 sys1.cpu.regs[14][11]
.sym 62060 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62061 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 62063 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 62064 clk_$glb_clk
.sym 62066 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62067 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 62068 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0
.sym 62070 sys1.irqvect[2][20]
.sym 62071 sys1.irqvect[2][21]
.sym 62072 sys1.cdo[21]
.sym 62073 sys1.cdo[21]
.sym 62075 sys1.cpu.regsD[4]
.sym 62076 sys1.cpu.regs[12][11]
.sym 62078 sys1.cpu.rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 62079 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 62081 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 62082 $PACKER_VCC_NET
.sym 62083 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 62084 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 62086 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 62088 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I3
.sym 62090 sys1.cpu.regsQ1[8]
.sym 62091 sys1.cpu.aluAdder_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 62092 sys1.cpu.regs[4][11]
.sym 62093 sys1.cpu.rdata_SB_LUT4_O_1_I1
.sym 62094 sys1.cdo[25]
.sym 62095 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 62096 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I3
.sym 62097 sys1.cdo[28]
.sym 62098 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I3
.sym 62099 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62100 sys1.cpu.aluAdder[25]
.sym 62101 sys1.cdo[26]
.sym 62108 sys1.cpu.PCadd1[8]
.sym 62109 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 62110 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 62112 sys1.cpu.PCadd1[9]
.sym 62113 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62115 sys1.cpu.PC0[28]
.sym 62116 sys1.cpu.PC1[28]
.sym 62117 sys1.cpu.mmode
.sym 62118 sys1.cpu.regs[0][11]
.sym 62120 sys1.cpu.aluIn1_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 62121 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62122 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 62123 sys1.cpu.regs[3][11]
.sym 62125 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62126 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62127 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 62129 sys1.cpu.regs[7][11]
.sym 62130 sys1.cdo[21]
.sym 62133 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62134 sys1.cdo[15]
.sym 62135 sys1.cpu.regs[5][11]
.sym 62137 sys1.cpu.regs[1][11]
.sym 62138 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 62140 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62141 sys1.cpu.PCadd1[8]
.sym 62142 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 62143 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62146 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62147 sys1.cpu.aluIn1_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 62148 sys1.cpu.regs[1][11]
.sym 62149 sys1.cpu.regs[3][11]
.sym 62153 sys1.cdo[21]
.sym 62161 sys1.cdo[15]
.sym 62164 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 62165 sys1.cpu.regs[1][11]
.sym 62166 sys1.cpu.regs[0][11]
.sym 62167 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 62170 sys1.cpu.regs[5][11]
.sym 62171 sys1.cpu.regs[7][11]
.sym 62172 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62173 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 62177 sys1.cpu.mmode
.sym 62178 sys1.cpu.PC1[28]
.sym 62179 sys1.cpu.PC0[28]
.sym 62182 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62183 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62184 sys1.cpu.PCadd1[9]
.sym 62185 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 62186 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 62187 clk_$glb_clk
.sym 62188 reset_$glb_sr
.sym 62189 sys1.cdo[25]
.sym 62190 sys1.cpu.regsQ1_SB_LUT4_O_8_I3
.sym 62191 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62192 sys1.cdo_SB_LUT4_O_14_I3
.sym 62193 sys1.cpu.regs[5][11]
.sym 62194 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2
.sym 62195 sys1.cpu.regs[5][25]
.sym 62196 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 62201 sys1.cpu.rdata_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.sym 62202 sys1.cpu.PCadd1[8]
.sym 62203 sys1.cpu.rdata_SB_LUT4_O_21_I1_SB_LUT4_O_I1
.sym 62205 sys1.cpu.PC[8]
.sym 62206 sys1.cpu.PC[30]
.sym 62207 sys1.irqvect[0][21]
.sym 62208 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62209 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 62210 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 62211 sys1.owr[0]
.sym 62212 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0
.sym 62213 sys1.cdo[9]
.sym 62214 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62215 sys1.cpu.regsD[27]
.sym 62216 sys1.cpu.PC0[26]
.sym 62217 sys1.cpu.IR[15]
.sym 62218 sys1.cpu.regsD[11]
.sym 62219 sys1.cpu.PCci[26]
.sym 62220 sys1.cdo[29]
.sym 62221 sys1.cdo[13]
.sym 62222 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62223 sys1.cpu.regs[1][11]
.sym 62224 sys1.cdo[20]
.sym 62231 sys1.cpu.PCadd1[16]
.sym 62232 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 62233 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62234 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62235 sys1.cpu.aluIn1_SB_LUT4_O_18_I0
.sym 62237 sys1.cpu.PCci[25]
.sym 62238 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 62239 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 62241 sys1.cpu.regsQ1_SB_LUT4_O_8_I2
.sym 62242 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62243 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62244 sys1.cpu.regsD[25]
.sym 62245 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 62246 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 62247 sys1.cpu.regsQ1_SB_LUT4_O_8_I3
.sym 62250 sys1.cpu.regs[5][11]
.sym 62251 sys1.cpu.PCadd1[10]
.sym 62252 sys1.cpu.regs[4][11]
.sym 62254 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 62260 sys1.cpu.aluAdder[25]
.sym 62261 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 62263 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62264 sys1.cpu.PCadd1[10]
.sym 62265 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 62266 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62271 sys1.cpu.aluAdder[25]
.sym 62272 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 62275 sys1.cpu.regsQ1_SB_LUT4_O_8_I2
.sym 62278 sys1.cpu.regsQ1_SB_LUT4_O_8_I3
.sym 62281 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 62282 sys1.cpu.regs[4][11]
.sym 62283 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 62284 sys1.cpu.regs[5][11]
.sym 62288 sys1.cpu.regsD[25]
.sym 62294 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 62295 sys1.cpu.PCci[25]
.sym 62299 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62300 sys1.cpu.PCadd1[16]
.sym 62301 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 62302 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62305 sys1.cpu.aluIn1_SB_LUT4_O_18_I0
.sym 62306 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 62307 sys1.cpu.regsQ1_SB_LUT4_O_8_I3
.sym 62308 sys1.cpu.regsQ1_SB_LUT4_O_8_I2
.sym 62309 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 62310 clk_$glb_clk
.sym 62312 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3
.sym 62313 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62314 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62315 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 62316 sys1.irqvect[1][20]
.sym 62317 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62318 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62319 sys1.cdo[20]
.sym 62323 sys1.cpu.aluIn1_SB_LUT4_O_13_I0
.sym 62324 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I3
.sym 62325 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 62326 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 62327 sys1.cpu.PC[26]
.sym 62328 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I2
.sym 62330 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62331 sys1.cdo[25]
.sym 62332 $PACKER_VCC_NET
.sym 62334 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 62335 sys1.cpu.PCadd1[16]
.sym 62336 sys1.cpu.regsQ1[28]
.sym 62338 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 62339 sys1.cpu.aluAdder[13]
.sym 62340 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0
.sym 62341 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 62342 sys1.cpu.PC[12]
.sym 62343 sys1.cpu.mmode
.sym 62344 sys1.cpu.PC[9]
.sym 62345 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 62346 sys1.cdo[27]
.sym 62347 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 62355 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 62359 sys1.cpu.mmode
.sym 62360 sys1.cpu.PC[12]
.sym 62363 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 62366 sys1.cpu.PC[26]
.sym 62367 sys1.cdo[28]
.sym 62368 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62369 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 62371 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 62372 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 62376 sys1.cpu.PC0[26]
.sym 62378 sys1.cpu.PC0[12]
.sym 62381 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 62382 sys1.cpu.PC0[27]
.sym 62383 sys1.cpu.PC[16]
.sym 62384 sys1.cpu.PC0[16]
.sym 62386 sys1.cpu.PC0[12]
.sym 62387 sys1.cpu.PC[12]
.sym 62388 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62389 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 62392 sys1.cpu.PC[16]
.sym 62393 sys1.cpu.PC0[16]
.sym 62394 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 62395 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62399 sys1.cdo[28]
.sym 62404 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 62405 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 62406 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 62407 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 62410 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62411 sys1.cpu.PC0[26]
.sym 62412 sys1.cpu.PC[26]
.sym 62413 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 62417 sys1.cpu.mmode
.sym 62424 sys1.cpu.PC0[27]
.sym 62429 sys1.cpu.mmode
.sym 62432 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 62433 clk_$glb_clk
.sym 62434 reset_$glb_sr
.sym 62435 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62436 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 62437 gpout_bus[11]
.sym 62438 L_RX$SB_IO_OUT
.sym 62439 LORA_RESET$SB_IO_OUT
.sym 62441 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62443 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62445 sys1.cpu.PCci[14]
.sym 62446 sys1.uwrbaud2
.sym 62447 sys1.dout_spi_LORA[28]
.sym 62450 sys1.cpu.PC[25]
.sym 62451 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 62453 sys1.irqvect[0][28]
.sym 62454 $PACKER_VCC_NET
.sym 62455 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 62458 sys1.cpu.regs[0][25]
.sym 62459 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 62460 LORA_RESET$SB_IO_OUT
.sym 62461 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 62462 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I3
.sym 62463 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I3
.sym 62464 sys1.cpu.PC[17]
.sym 62465 sys1.cdo_SB_LUT4_O_9_I1
.sym 62466 sys1.cdo[12]
.sym 62467 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 62468 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 62469 sys1.cpu.PC[16]
.sym 62470 sys1.cdo[15]
.sym 62476 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 62477 sys1.cpu.PC0[30]
.sym 62478 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 62481 sys1.cpu.regs[6][25]
.sym 62483 sys1.cpu.regs[2][25]
.sym 62484 sys1.dout_spi_LORA[23]
.sym 62485 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 62486 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 62487 sys1.cpu.regsD[27]
.sym 62488 sys1.cpu.regsD[11]
.sym 62490 sys1.cpu.regsD[25]
.sym 62491 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 62496 sys1.cpu.PC[30]
.sym 62498 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62500 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62501 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 62503 sys1.cpu.mmode
.sym 62505 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62506 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62510 sys1.cpu.regs[6][25]
.sym 62511 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62512 sys1.cpu.regs[2][25]
.sym 62515 sys1.dout_spi_LORA[23]
.sym 62516 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 62518 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 62521 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62522 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 62523 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 62524 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62528 sys1.cpu.regsD[27]
.sym 62533 sys1.cpu.mmode
.sym 62541 sys1.cpu.regsD[11]
.sym 62545 sys1.cpu.PC[30]
.sym 62546 sys1.cpu.PC0[30]
.sym 62547 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 62548 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62551 sys1.cpu.regsD[25]
.sym 62555 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 62556 clk_$glb_clk
.sym 62558 sys1.cpu.PC1[31]
.sym 62559 sys1.cpu.PC1[8]
.sym 62560 sys1.cpu.PC1[17]
.sym 62561 sys1.cpu.mmode
.sym 62562 sys1.cpu.PC1[9]
.sym 62563 sys1.cpu.rdata_SB_LUT4_O_20_I3
.sym 62564 sys1.cpu.PC1[20]
.sym 62565 sys1.cpu.PC1[15]
.sym 62567 sys1.cpu.PC0[2]
.sym 62569 sys1.cpu.PCci[31]
.sym 62570 sys1.cpu.PC[26]
.sym 62571 $PACKER_VCC_NET
.sym 62572 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 62573 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 62574 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I2
.sym 62575 sys1.cpu.PC[14]
.sym 62576 sys1.cpu.regsD[11]
.sym 62577 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I2
.sym 62578 sys1.cpu.PC[12]
.sym 62579 sys1.cpu.regs[2][25]
.sym 62580 sys1.dout_spi_LORA[23]
.sym 62582 sys1.cpu.regsQ1[8]
.sym 62583 sys1.cpu.aluAdder_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 62584 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I3
.sym 62585 sys1.cpu.regs[1][27]
.sym 62586 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I3
.sym 62587 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I2
.sym 62588 sys1.owr[1]
.sym 62589 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 62590 sys1.cpu.aluAdder[30]
.sym 62591 sys1.cpu.aluAdder[25]
.sym 62592 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 62593 sys1.cdo[26]
.sym 62601 sys1.cpu.aluAdder[30]
.sym 62606 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 62610 sys1.cdo_SB_LUT4_O_9_I1
.sym 62613 sys1.cdo_SB_LUT4_O_12_I3
.sym 62615 sys1.cpu.PC0[9]
.sym 62616 sys1.cpu.PC1[8]
.sym 62617 sys1.cpu.PC1[17]
.sym 62618 sys1.cpu.mmode
.sym 62619 sys1.cpu.PC1[9]
.sym 62622 sys1.cpu.PC0[17]
.sym 62623 sys1.cpu.PC1[31]
.sym 62624 sys1.cpu.regsD[11]
.sym 62626 sys1.cpu.PC0[8]
.sym 62627 sys1.cdo[11]
.sym 62630 sys1.cpu.PC0[31]
.sym 62633 sys1.cpu.PC0[17]
.sym 62634 sys1.cpu.PC1[17]
.sym 62635 sys1.cpu.mmode
.sym 62638 sys1.cpu.mmode
.sym 62639 sys1.cpu.PC0[8]
.sym 62640 sys1.cpu.PC1[8]
.sym 62645 sys1.cpu.PC1[31]
.sym 62646 sys1.cpu.PC0[31]
.sym 62647 sys1.cpu.mmode
.sym 62652 sys1.cdo[11]
.sym 62656 sys1.cpu.PC0[9]
.sym 62657 sys1.cpu.mmode
.sym 62658 sys1.cpu.PC1[9]
.sym 62662 sys1.cdo_SB_LUT4_O_12_I3
.sym 62663 sys1.cdo_SB_LUT4_O_9_I1
.sym 62664 sys1.cdo[11]
.sym 62670 sys1.cpu.aluAdder[30]
.sym 62671 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 62677 sys1.cpu.regsD[11]
.sym 62678 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 62679 clk_$glb_clk
.sym 62681 sys1.cpu.PC0[9]
.sym 62682 sys1.cpu.PC0[10]
.sym 62683 sys1.cpu.regs[6][27]
.sym 62684 sys1.cpu.PC0[8]
.sym 62685 sys1.cpu.PC[23]
.sym 62686 sys1.cpu.PC0[23]
.sym 62687 sys1.cpu.PC0[15]
.sym 62688 sys1.cpu.PC0[17]
.sym 62692 LORA_DIO1$SB_IO_IN
.sym 62693 sys1.dout_spi_LORA[27]
.sym 62694 sys1.ca[9]
.sym 62695 $PACKER_VCC_NET
.sym 62696 sys1.cpu.rdata_SB_LUT4_O_18_I1
.sym 62697 sys1.dout_spi_LORA[5]
.sym 62698 sys1.dout_spi_LORA[7]
.sym 62699 sys1.cpu.regsD[30]
.sym 62700 sys1.cpu.PC[16]
.sym 62702 EN_5V_UP$SB_IO_OUT
.sym 62704 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0
.sym 62705 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I2
.sym 62706 sys1.cdo[10]
.sym 62707 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 62708 sys1.cpu.IR[15]
.sym 62709 sys1.cdo[9]
.sym 62710 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I2
.sym 62711 sys1.cpu.PCci[26]
.sym 62712 sys1.cpu.regsD[27]
.sym 62713 sys1.cdo[29]
.sym 62714 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62715 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I2
.sym 62716 sys1.cdo[20]
.sym 62723 sys1.cpu.PC[26]
.sym 62725 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 62727 sys1.cpu.PCci[9]
.sym 62729 sys1.cpu.PC1[10]
.sym 62732 sys1.cpu.PC[31]
.sym 62733 sys1.cpu.mmode
.sym 62735 sys1.cpu.aluAdder[0]
.sym 62737 sys1.cpu.PC1[15]
.sym 62741 sys1.cpu.PC[14]
.sym 62743 sys1.cpu.aluAdder[1]
.sym 62746 sys1.cdo_SB_LUT4_O_12_I3
.sym 62747 sys1.cpu.PC0[10]
.sym 62752 sys1.cpu.PC0[15]
.sym 62756 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 62758 sys1.cpu.PCci[9]
.sym 62761 sys1.cpu.PC[14]
.sym 62770 sys1.cpu.PC[31]
.sym 62775 sys1.cpu.aluAdder[1]
.sym 62776 sys1.cpu.aluAdder[0]
.sym 62779 sys1.cpu.mmode
.sym 62781 sys1.cpu.PC0[10]
.sym 62782 sys1.cpu.PC1[10]
.sym 62786 sys1.cpu.PC1[15]
.sym 62787 sys1.cpu.PC0[15]
.sym 62788 sys1.cpu.mmode
.sym 62794 sys1.cdo_SB_LUT4_O_12_I3
.sym 62799 sys1.cpu.PC[26]
.sym 62802 clk_$glb_clk
.sym 62804 sys1.cdo_SB_LUT4_O_12_I3
.sym 62805 sys1.cdo[31]
.sym 62806 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 62807 sys1.cpu.regs[5][27]
.sym 62808 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 62809 sys1.cdo[26]
.sym 62810 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 62811 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 62814 sys1.cdo[4]
.sym 62817 sys1.cpu.rdata_SB_LUT4_O_6_I1
.sym 62819 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 62821 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 62822 sys1.dout_spi_LORA[30]
.sym 62823 sys1.cpu.aluAdder[0]
.sym 62824 sys1.wr_LORA
.sym 62825 sys1.cpu.PC1[10]
.sym 62827 sys1.cpu.PC[26]
.sym 62829 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I2
.sym 62831 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 62832 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 62833 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 62834 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I2
.sym 62835 sys1.cpu.aluAdder[13]
.sym 62836 sys1.cpu.regsQ1[28]
.sym 62837 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 62838 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 62839 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 62846 sys1.cpu.regs[0][27]
.sym 62847 sys1.cpu.regs[6][27]
.sym 62848 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 62849 sys1.cpu.PC[23]
.sym 62850 sys1.cpu.PC0[23]
.sym 62852 sys1.cpu.PCci[26]
.sym 62853 sys1.cpu.regsD[27]
.sym 62854 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62855 sys1.cpu.regs[6][27]
.sym 62856 sys1.cpu.regs[2][27]
.sym 62858 sys1.cpu.PC[15]
.sym 62859 sys1.cpu.PC0[15]
.sym 62864 sys1.cpu.regs[4][27]
.sym 62865 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 62866 sys1.cpu.regsQ1_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 62867 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 62871 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 62872 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 62873 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 62874 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62875 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 62878 sys1.cpu.regs[2][27]
.sym 62879 sys1.cpu.regs[0][27]
.sym 62880 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62881 sys1.cpu.regsQ1_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 62884 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 62885 sys1.cpu.PC[23]
.sym 62886 sys1.cpu.PC0[23]
.sym 62887 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62890 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62891 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 62892 sys1.cpu.PC[15]
.sym 62893 sys1.cpu.PC0[15]
.sym 62896 sys1.cpu.regsD[27]
.sym 62902 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 62905 sys1.cpu.PCci[26]
.sym 62908 sys1.cpu.regs[4][27]
.sym 62909 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62910 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 62911 sys1.cpu.regs[6][27]
.sym 62914 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 62915 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 62916 sys1.cpu.regs[2][27]
.sym 62917 sys1.cpu.regs[6][27]
.sym 62922 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 62924 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 62925 clk_$glb_clk
.sym 62927 sys1.cpu.regsQ1_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 62928 sys1.cpu.regsQ1_SB_LUT4_O_6_I2
.sym 62929 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 62930 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I2
.sym 62931 sys1.cpu.rd[0]
.sym 62932 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 62933 sys1.cpu.regs[7][27]
.sym 62934 sys1.cpu.regsD[27]
.sym 62936 sys1.cdo[26]
.sym 62939 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 62941 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 62943 sys1.dout_spi_LORA[25]
.sym 62944 $PACKER_VCC_NET
.sym 62945 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I0
.sym 62948 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 62950 sys1.cpu.regs[0][27]
.sym 62951 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 62952 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 62953 sys1.cdo[12]
.sym 62955 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 62956 sys1.cpu.aluIn1_SB_LUT4_O_20_I0
.sym 62957 sys1.cdo[15]
.sym 62959 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I2
.sym 62960 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 62961 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 62962 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 62968 sys1.cpu.regsQ1_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 62971 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 62974 sys1.cpu.aluAdder[9]
.sym 62975 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 62977 sys1.cpu.regs[3][27]
.sym 62979 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 62980 sys1.cpu.regsQ1_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 62982 sys1.cpu.regsD[27]
.sym 62987 sys1.cpu.aluAdder[17]
.sym 62990 sys1.cpu.regs[14][27]
.sym 62991 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 62992 sys1.cpu.regsQ1_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 62993 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 62995 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 62996 sys1.cpu.aluAdder[26]
.sym 62999 sys1.cpu.regs[1][27]
.sym 63002 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 63004 sys1.cpu.aluAdder[26]
.sym 63007 sys1.cpu.regsD[27]
.sym 63013 sys1.cpu.regs[14][27]
.sym 63019 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 63020 sys1.cpu.regsQ1_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 63021 sys1.cpu.regsQ1_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 63022 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 63025 sys1.cpu.regs[3][27]
.sym 63026 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63027 sys1.cpu.regs[1][27]
.sym 63028 sys1.cpu.regsQ1_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63033 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 63034 sys1.cpu.aluAdder[9]
.sym 63038 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 63040 sys1.cpu.aluAdder[17]
.sym 63043 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63044 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 63046 sys1.cpu.regs[14][27]
.sym 63047 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 63048 clk_$glb_clk
.sym 63050 sys1.cpu.regs[11][12]
.sym 63051 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63052 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63053 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 63054 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 63055 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63056 sys1.cpu.rdata_SB_LUT4_O_22_I3
.sym 63057 sys1.cpu.aluAdder[10]
.sym 63059 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 63062 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I2
.sym 63063 sys1.cdo[11]
.sym 63064 sys1.dout_spi_LORA[14]
.sym 63065 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I2
.sym 63070 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 63073 sys1.dout_spi_LORA[26]
.sym 63075 sys1.cpu.regs[10][12]
.sym 63076 sys1.cpu.aluAdder_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 63077 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63079 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 63081 sys1.cpu.aluAdder[30]
.sym 63083 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 63084 sys1.cpu.aluIn1[26]
.sym 63085 sys1.cpu.regs[1][27]
.sym 63093 sys1.cpu.regsD[12]
.sym 63098 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 63099 sys1.cpu.regs[10][12]
.sym 63101 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63104 sys1.cpu.regs[14][12]
.sym 63107 sys1.cpu.regs[11][12]
.sym 63109 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63110 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63115 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 63119 sys1.cpu.regsD[27]
.sym 63120 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63122 sys1.cpu.Bimm[2]
.sym 63125 sys1.cpu.regsD[27]
.sym 63131 sys1.cpu.regsD[12]
.sym 63137 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 63142 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63143 sys1.cpu.regs[11][12]
.sym 63144 sys1.cpu.regs[10][12]
.sym 63145 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63148 sys1.cpu.Bimm[2]
.sym 63155 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63156 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63157 sys1.cpu.regs[14][12]
.sym 63160 sys1.cpu.regs[11][12]
.sym 63161 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 63162 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63163 sys1.cpu.regs[10][12]
.sym 63170 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 63171 clk_$glb_clk
.sym 63173 sys1.cpu.regs[9][12]
.sym 63175 sys1.cpu.regsD[26]
.sym 63176 sys1.cpu.aluIn1[26]
.sym 63177 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63179 sys1.cpu.regs[3][12]
.sym 63180 sys1.cpu.regsQ1[26]
.sym 63185 $PACKER_VCC_NET
.sym 63186 sys1.cpu.rdata_SB_LUT4_O_22_I3
.sym 63188 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 63190 sys1.cpu.aluAdder[10]
.sym 63195 sys1.ca[9]
.sym 63196 $PACKER_VCC_NET
.sym 63198 sys1.cdo[10]
.sym 63199 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 63200 sys1.cpu.IR[15]
.sym 63203 sys1.cpu.regs[2][12]
.sym 63204 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 63205 sys1.cpu.regsD[27]
.sym 63207 sys1.cdo[12]
.sym 63214 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63215 sys1.cpu.regs[12][12]
.sym 63216 sys1.cpu.IR[15]
.sym 63218 sys1.cpu.regs[13][12]
.sym 63219 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63220 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 63221 sys1.cpu.regs[8][12]
.sym 63223 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63224 sys1.cdo_SB_LUT4_O_19_I2
.sym 63225 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 63226 sys1.cpu.Bimm[2]
.sym 63227 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2
.sym 63229 sys1.cpu.aluAdder[0]
.sym 63230 sys1.cpu.regs[9][12]
.sym 63231 sys1.cdo[4]
.sym 63232 sys1.cpu.regsD[12]
.sym 63233 sys1.cpu.opvalid
.sym 63234 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63235 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3
.sym 63237 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 63240 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63244 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 63247 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63248 sys1.cpu.regs[12][12]
.sym 63249 sys1.cpu.regs[13][12]
.sym 63250 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63253 sys1.cdo_SB_LUT4_O_19_I2
.sym 63254 sys1.cpu.aluAdder[0]
.sym 63255 sys1.cdo[4]
.sym 63259 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2
.sym 63260 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3
.sym 63261 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63262 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 63265 sys1.cpu.regs[12][12]
.sym 63266 sys1.cpu.IR[15]
.sym 63267 sys1.cpu.opvalid
.sym 63268 sys1.cpu.regs[13][12]
.sym 63271 sys1.cpu.regsD[12]
.sym 63277 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 63278 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63279 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63280 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 63283 sys1.cpu.regs[9][12]
.sym 63284 sys1.cpu.regs[8][12]
.sym 63285 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63286 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63289 sys1.cpu.Bimm[2]
.sym 63291 sys1.cpu.opvalid
.sym 63293 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 63294 clk_$glb_clk
.sym 63296 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63297 sys1.cpu.regs[2][12]
.sym 63298 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 63299 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63300 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63301 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3
.sym 63302 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63303 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 63310 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 63312 sys1.cdo[12]
.sym 63313 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 63314 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63316 LORA_RESET_SB_LUT4_I0_I3
.sym 63317 sys1.cpu.aluAdder[0]
.sym 63318 sys1.cpu.regsD[12]
.sym 63319 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63320 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63323 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 63324 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 63325 sys1.cpu.Bimm[3]
.sym 63326 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63327 sys1.cpu.aluAdder[13]
.sym 63328 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 63329 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 63330 sys1.cpu.regsQ1[26]
.sym 63331 sys1.cpu.rd[2]
.sym 63338 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 63340 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 63343 sys1.cpu.regs[5][12]
.sym 63344 sys1.cpu.regs[1][12]
.sym 63346 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 63347 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63348 sys1.cpu.regs[0][12]
.sym 63349 sys1.cpu.regs[4][12]
.sym 63350 sys1.cpu.regsD[12]
.sym 63352 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63353 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 63354 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63356 sys1.cpu.PCci[31]
.sym 63357 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 63359 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 63360 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63363 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 63364 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 63365 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63367 sys1.cpu.regsD[26]
.sym 63368 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 63370 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 63371 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 63372 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 63373 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 63376 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63377 sys1.cpu.regs[0][12]
.sym 63378 sys1.cpu.regs[1][12]
.sym 63379 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63383 sys1.cpu.regsD[26]
.sym 63388 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 63389 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 63390 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63391 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 63395 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63396 sys1.cpu.regs[5][12]
.sym 63397 sys1.cpu.regs[1][12]
.sym 63400 sys1.cpu.PCci[31]
.sym 63401 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 63408 sys1.cpu.regsD[12]
.sym 63412 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63413 sys1.cpu.regs[5][12]
.sym 63414 sys1.cpu.regs[4][12]
.sym 63415 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63416 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 63417 clk_$glb_clk
.sym 63419 sys1.cpu.regs[7][25]
.sym 63422 sys1.cpu.regs[7][26]
.sym 63423 sys1.cpu.regsQ1_SB_LUT4_O_2_I2
.sym 63424 sys1.cpu.rd[3]
.sym 63425 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63426 sys1.cpu.regs[7][12]
.sym 63434 sys1.cdo[14]
.sym 63437 sys1.cdo[10]
.sym 63442 $PACKER_VCC_NET
.sym 63443 sys1.cpu.regs[3][1]
.sym 63446 sys1.cpu.rd[3]
.sym 63447 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63449 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63451 sys1.cpu.regs[14][31]
.sym 63452 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 63453 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 63454 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 63460 sys1.cpu.regsD[12]
.sym 63461 sys1.cpu.regsD[9]
.sym 63465 sys1.cpu.regsD[26]
.sym 63473 sys1.cpu.aluIn1_SB_LUT4_O_31_I0
.sym 63475 sys1.cpu.regsQ1_SB_LUT4_O_24_I3
.sym 63477 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 63478 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 63479 sys1.cpu.regs[1][26]
.sym 63480 sys1.cpu.regsQ1_SB_LUT4_O_2_I2
.sym 63486 sys1.cpu.regsQ1_SB_LUT4_O_2_I3
.sym 63487 sys1.cpu.regsQ1_SB_LUT4_O_24_I2
.sym 63488 sys1.cpu.aluIn1_SB_LUT4_O_13_I0
.sym 63494 sys1.cpu.regs[1][26]
.sym 63501 sys1.cpu.regsD[9]
.sym 63505 sys1.cpu.regsQ1_SB_LUT4_O_24_I3
.sym 63506 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 63507 sys1.cpu.regsQ1_SB_LUT4_O_24_I2
.sym 63508 sys1.cpu.aluIn1_SB_LUT4_O_13_I0
.sym 63511 sys1.cpu.regsQ1_SB_LUT4_O_2_I3
.sym 63512 sys1.cpu.regsQ1_SB_LUT4_O_2_I2
.sym 63513 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 63514 sys1.cpu.aluIn1_SB_LUT4_O_31_I0
.sym 63519 sys1.cpu.regsD[12]
.sym 63524 sys1.cpu.regsQ1_SB_LUT4_O_2_I2
.sym 63525 sys1.cpu.regsQ1_SB_LUT4_O_2_I3
.sym 63529 sys1.cpu.regsQ1_SB_LUT4_O_24_I2
.sym 63531 sys1.cpu.regsQ1_SB_LUT4_O_24_I3
.sym 63535 sys1.cpu.regsD[26]
.sym 63539 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 63540 clk_$glb_clk
.sym 63542 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 63543 sys1.cpu.rd_SB_LUT4_I1_3_O
.sym 63544 sys1.cpu.regsQ1_SB_LUT4_O_2_I3
.sym 63545 sys1.cpu.regs[3][31]
.sym 63546 sys1.cpu.regsQ1_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 63547 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 63548 sys1.cpu.regs[3][1]
.sym 63549 sys1.cpu.rd_SB_LUT4_I3_6_O
.sym 63554 sys1.cpu.regsQ1[14]
.sym 63555 sys1.cpu.regsD[9]
.sym 63556 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 63557 sys1.cpu.IR[15]
.sym 63558 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 63559 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 63560 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 63562 sys1.cpu.regsD[12]
.sym 63563 $PACKER_VCC_NET
.sym 63565 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 63567 sys1.cpu.regs[10][12]
.sym 63569 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63570 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63573 sys1.cpu.aluIn1_SB_LUT4_O_3_I3
.sym 63574 sys1.cpu.regs[1][31]
.sym 63575 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 63576 sys1.cpu.aluIn1[26]
.sym 63577 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63584 sys1.cpu.regs[4][9]
.sym 63585 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 63587 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63588 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63589 sys1.cpu.regs[0][9]
.sym 63591 sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63592 sys1.cpu.regs[4][9]
.sym 63593 sys1.cpu.regs[6][9]
.sym 63594 sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.sym 63595 sys1.cpu.regs[5][9]
.sym 63596 sys1.cpu.regs[3][9]
.sym 63597 sys1.cpu.regs[0][9]
.sym 63598 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 63600 sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63601 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63602 sys1.cpu.regsD[9]
.sym 63603 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63604 sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 63605 sys1.cpu.regs[7][9]
.sym 63606 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 63607 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63608 sys1.cpu.regs[2][9]
.sym 63609 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63611 sys1.cpu.regs[1][9]
.sym 63612 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 63616 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 63617 sys1.cpu.regs[5][9]
.sym 63618 sys1.cpu.regs[7][9]
.sym 63619 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63622 sys1.cpu.regs[4][9]
.sym 63623 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 63624 sys1.cpu.regs[6][9]
.sym 63625 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63631 sys1.cpu.regsD[9]
.sym 63634 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63635 sys1.cpu.regs[2][9]
.sym 63636 sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63637 sys1.cpu.regs[0][9]
.sym 63640 sys1.cpu.regs[4][9]
.sym 63641 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63642 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63643 sys1.cpu.regs[5][9]
.sym 63646 sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63647 sys1.cpu.regs[3][9]
.sym 63648 sys1.cpu.regs[1][9]
.sym 63649 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63652 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63653 sys1.cpu.regs[0][9]
.sym 63654 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63655 sys1.cpu.regs[1][9]
.sym 63658 sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 63659 sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.sym 63660 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 63661 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 63662 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 63663 clk_$glb_clk
.sym 63665 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63666 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63667 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 63668 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 63669 sys1.cdo_SB_LUT4_O_8_I3
.sym 63670 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63671 sys1.cpu.regs[7][9]
.sym 63672 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63677 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 63679 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 63681 sys1.cpu.regsD[26]
.sym 63682 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 63683 sys1.cpu.rd[1]
.sym 63685 $PACKER_VCC_NET
.sym 63686 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 63687 sys1.uwrbaud2
.sym 63689 sys1.cpu.regs[10][0]
.sym 63692 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 63693 sys1.cpu.regs[5][14]
.sym 63694 sys1.cpu.regs[13][31]
.sym 63696 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 63699 sys1.cpu.IR[15]
.sym 63708 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 63709 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63710 sys1.cpu.regs[6][9]
.sym 63714 sys1.cpu.aluIn1_SB_LUT4_O_3_I0
.sym 63715 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63716 sys1.cpu.aluIn1_SB_LUT4_O_3_I1
.sym 63717 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 63718 sys1.cpu.regs[2][9]
.sym 63720 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63723 sys1.cpu.regsD[9]
.sym 63724 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 63725 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 63726 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63728 sys1.cpu.regs[7][9]
.sym 63730 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63732 sys1.cpu.PCci[14]
.sym 63733 sys1.cpu.aluIn1_SB_LUT4_O_3_I3
.sym 63734 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63737 sys1.cpu.regs[3][9]
.sym 63740 sys1.cpu.PCci[14]
.sym 63742 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 63745 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63746 sys1.cpu.regs[7][9]
.sym 63747 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63748 sys1.cpu.regs[3][9]
.sym 63754 sys1.cpu.regsD[9]
.sym 63757 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63758 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63759 sys1.cpu.regs[2][9]
.sym 63760 sys1.cpu.regs[6][9]
.sym 63763 sys1.cpu.aluIn1_SB_LUT4_O_3_I3
.sym 63766 sys1.cpu.aluIn1_SB_LUT4_O_3_I1
.sym 63769 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63770 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63771 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63772 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 63775 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 63776 sys1.cpu.aluIn1_SB_LUT4_O_3_I1
.sym 63777 sys1.cpu.aluIn1_SB_LUT4_O_3_I3
.sym 63778 sys1.cpu.aluIn1_SB_LUT4_O_3_I0
.sym 63785 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 63786 clk_$glb_clk
.sym 63788 sys1.cpu.regs[10][12]
.sym 63790 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63791 sys1.cpu.regs[10][31]
.sym 63793 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63794 sys1.cpu.regs[10][0]
.sym 63796 ICE_LED2$SB_IO_OUT
.sym 63800 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 63802 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 63805 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 63806 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63807 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 63808 sys1.owr[0]
.sym 63809 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 63811 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 63812 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63813 sys1.cpu.aluIn1[30]
.sym 63814 sys1.cpu.regsD[0]
.sym 63815 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 63816 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 63817 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63818 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 63820 sys1.cpu.regsD[31]
.sym 63821 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 63823 sys1.cpu.regs[14][10]
.sym 63831 sys1.cpu.regsD[31]
.sym 63833 sys1.cpu.regsD[9]
.sym 63836 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 63837 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63839 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 63840 sys1.cpu.regs[1][14]
.sym 63841 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63843 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63844 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63845 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 63847 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 63853 sys1.cpu.regs[5][14]
.sym 63854 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 63856 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 63857 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 63860 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 63868 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63869 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 63870 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63871 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 63874 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 63875 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 63876 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 63877 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 63886 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 63887 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 63888 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 63889 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63895 sys1.cpu.regsD[9]
.sym 63898 sys1.cpu.regsD[31]
.sym 63904 sys1.cpu.regs[5][14]
.sym 63905 sys1.cpu.regs[1][14]
.sym 63907 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63908 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 63909 clk_$glb_clk
.sym 63911 sys1.cpu.regs[7][14]
.sym 63916 sys1.cpu.regs[7][10]
.sym 63918 sys1.cpu.opvalid
.sym 63919 sys1.uwrbaud2
.sym 63920 sys1.uart2.shrx[8]
.sym 63924 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 63925 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 63927 ICE_LED4_SB_DFFESR_Q_D
.sym 63928 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 63929 sys1.cdo[10]
.sym 63931 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 63935 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63937 sys1.cpu.regs[3][10]
.sym 63938 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63941 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 63943 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63944 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 63946 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 63952 sys1.cpu.regsD[14]
.sym 63955 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.sym 63956 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63957 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63958 sys1.cpu.regs[1][14]
.sym 63959 sys1.cpu.regs[4][14]
.sym 63961 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63962 sys1.cpu.regs[5][14]
.sym 63965 sys1.cpu.regs[3][14]
.sym 63967 sys1.cpu.regs[4][14]
.sym 63968 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 63969 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63970 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 63974 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63975 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 63976 sys1.cpu.regs[7][14]
.sym 63977 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63978 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63979 sys1.cpu.regs[0][14]
.sym 63982 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 63983 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 63985 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 63986 sys1.cpu.regs[4][14]
.sym 63987 sys1.cpu.regs[0][14]
.sym 63991 sys1.cpu.regs[7][14]
.sym 63992 sys1.cpu.regs[3][14]
.sym 63993 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63994 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 63997 sys1.cpu.regsD[14]
.sym 64003 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 64004 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 64005 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 64006 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 64009 sys1.cpu.regs[0][14]
.sym 64010 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 64011 sys1.cpu.regs[1][14]
.sym 64012 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 64015 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 64016 sys1.cpu.regs[4][14]
.sym 64017 sys1.cpu.regs[5][14]
.sym 64018 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 64021 sys1.cpu.regs[3][14]
.sym 64023 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 64024 sys1.cpu.regs[7][14]
.sym 64027 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 64028 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 64029 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.sym 64030 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 64031 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 64032 clk_$glb_clk
.sym 64035 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64036 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64037 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 64039 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64041 sys1.cpu.regs[3][10]
.sym 64048 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 64049 sys1.cpu.IR[15]
.sym 64050 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 64052 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 64054 sys1.cpu.opvalid
.sym 64055 $PACKER_VCC_NET
.sym 64057 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 64058 sys1.cpu.regsD[17]
.sym 64061 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 64064 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 64067 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 64069 sys1.cpu.aluIn1_SB_LUT4_O_3_I3
.sym 64076 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64077 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 64078 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 64079 sys1.cpu.regsQ1_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 64080 sys1.cpu.regs[7][10]
.sym 64084 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 64085 sys1.cpu.regs[1][10]
.sym 64086 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 64087 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 64088 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 64089 sys1.cpu.regsD[0]
.sym 64090 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 64091 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 64093 sys1.cpu.regs[14][10]
.sym 64094 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 64095 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 64096 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64097 sys1.cpu.regs[3][10]
.sym 64099 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 64100 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64101 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 64102 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 64103 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 64104 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 64105 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I1
.sym 64106 sys1.cpu.regs[5][10]
.sym 64108 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 64109 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 64110 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 64111 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 64114 sys1.cpu.regs[1][10]
.sym 64115 sys1.cpu.regs[3][10]
.sym 64116 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 64117 sys1.cpu.regsQ1_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 64120 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 64121 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I1
.sym 64122 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 64123 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 64126 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64127 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 64128 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64129 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 64132 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 64133 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 64134 sys1.cpu.regs[5][10]
.sym 64135 sys1.cpu.regs[7][10]
.sym 64138 sys1.cpu.regs[7][10]
.sym 64139 sys1.cpu.regs[3][10]
.sym 64140 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 64141 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 64144 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64145 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 64146 sys1.cpu.regs[14][10]
.sym 64147 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 64152 sys1.cpu.regsD[0]
.sym 64154 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 64155 clk_$glb_clk
.sym 64158 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 64159 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 64160 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64161 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 64162 sys1.cpu.regsD[18]
.sym 64163 sys1.cpu.regs[5][0]
.sym 64164 sys1.cpu.regs[5][10]
.sym 64165 LORA_DIO1$SB_IO_IN
.sym 64169 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 64170 sys1.divider_LORA[7]
.sym 64173 sys1.cpu.IR[15]
.sym 64177 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 64180 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64183 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 64187 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 64189 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 64200 sys1.cpu.regs[1][10]
.sym 64202 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 64203 sys1.cpu.regsD[10]
.sym 64204 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 64205 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 64207 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 64210 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 64211 sys1.cpu.regs[14][14]
.sym 64212 sys1.cpu.regs[0][10]
.sym 64213 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 64214 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 64215 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 64216 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 64217 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 64218 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 64219 sys1.cpu.regs[4][10]
.sym 64220 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 64221 sys1.cpu.regs[9][10]
.sym 64222 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 64224 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 64225 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 64226 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 64227 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 64228 sys1.cpu.regs[8][10]
.sym 64229 sys1.cpu.regs[5][10]
.sym 64231 sys1.cpu.regs[14][14]
.sym 64232 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 64233 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 64237 sys1.cpu.regs[8][10]
.sym 64238 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 64239 sys1.cpu.regs[9][10]
.sym 64240 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 64244 sys1.cpu.regsD[10]
.sym 64249 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 64250 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 64251 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 64252 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 64255 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 64256 sys1.cpu.regs[0][10]
.sym 64257 sys1.cpu.regs[1][10]
.sym 64258 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 64261 sys1.cpu.regs[8][10]
.sym 64262 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 64263 sys1.cpu.regs[9][10]
.sym 64264 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 64267 sys1.cpu.regs[5][10]
.sym 64268 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 64269 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 64270 sys1.cpu.regs[4][10]
.sym 64273 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 64274 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 64275 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 64276 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 64277 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 64278 clk_$glb_clk
.sym 64282 sys1.cpu.regs[8][14]
.sym 64283 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 64285 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 64286 sys1.cpu.regs[8][10]
.sym 64292 sys1.cpu.IR[15]
.sym 64295 sys1.cpu.regsD[0]
.sym 64299 sys1.cpu.regsD[10]
.sym 64300 ICE_LED1$SB_IO_OUT
.sym 64301 EN_1V4_M4_SB_DFFESR_Q_D
.sym 64315 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 64321 sys1.cpu.regsD[10]
.sym 64323 sys1.cpu.regs[12][14]
.sym 64326 sys1.cpu.regsD[18]
.sym 64327 sys1.cpu.IR[15]
.sym 64328 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64329 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64331 sys1.cpu.regs[12][14]
.sym 64333 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 64334 sys1.cpu.opvalid
.sym 64339 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 64342 sys1.cpu.regs[13][14]
.sym 64343 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 64344 sys1.cpu.regsD[0]
.sym 64347 sys1.cpu.regsD[16]
.sym 64349 sys1.cpu.regsD[19]
.sym 64350 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 64357 sys1.cpu.regsD[16]
.sym 64360 sys1.cpu.regs[12][14]
.sym 64361 sys1.cpu.IR[15]
.sym 64362 sys1.cpu.regs[13][14]
.sym 64363 sys1.cpu.opvalid
.sym 64369 sys1.cpu.regsD[18]
.sym 64372 sys1.cpu.regsD[0]
.sym 64381 sys1.cpu.regsD[19]
.sym 64384 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64385 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 64386 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64387 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 64392 sys1.cpu.regsD[10]
.sym 64396 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 64397 sys1.cpu.regs[12][14]
.sym 64398 sys1.cpu.regs[13][14]
.sym 64399 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 64400 sys1.cpu.regs[0]_SB_DFFE_Q_E_$glb_ce
.sym 64401 clk_$glb_clk
.sym 64407 sys1.cpu.regs[0][14]
.sym 64409 sys1.cpu.regs[0][17]
.sym 64419 sys1.cpu.regs[10][2]
.sym 64422 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 64423 $PACKER_VCC_NET
.sym 64426 sys1.cpu.regs[9][14]
.sym 64432 sys1.cpu.regs[0][17]
.sym 64460 sys1.cpu.regsD[14]
.sym 64489 sys1.cpu.regsD[14]
.sym 64523 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 64524 clk_$glb_clk
.sym 64528 clk
.sym 64554 sys1.cpu.regsD[17]
.sym 64599 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 64616 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 64627 sys1.irqvect[6][8]
.sym 64629 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 64638 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 64639 sys1.cdo[31]
.sym 64640 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1
.sym 64657 TXD1$SB_IO_OUT
.sym 64667 sys1.cdo[8]
.sym 64669 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 64697 sys1.cdo[26]
.sym 64698 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 64721 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 64738 sys1.cdo[8]
.sym 64744 sys1.cdo[26]
.sym 64746 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 64747 clk_$glb_clk
.sym 64748 reset_$glb_sr
.sym 64755 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 64756 sys1.irqvect[7][8]
.sym 64757 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 64759 sys1.irqvect[7][26]
.sym 64760 sys1.irqvect[7][29]
.sym 64762 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 64763 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 64764 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 64772 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 64775 sys1.cdo[8]
.sym 64793 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64794 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64802 sys1.cdo[29]
.sym 64806 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 64807 sys1.cpu.regs[13][24]
.sym 64817 sys1.irqvect[4][29]
.sym 64819 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64831 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64832 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 64836 sys1.irqvect[5][8]
.sym 64840 sys1.irqvect[4][8]
.sym 64841 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64842 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 64844 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 64846 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 64847 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 64848 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64851 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64853 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64857 sys1.irqvect[7][8]
.sym 64859 sys1.irqvect[3][8]
.sym 64861 sys1.cdo[8]
.sym 64863 sys1.irqvect[5][8]
.sym 64864 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64865 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64866 sys1.irqvect[4][8]
.sym 64869 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 64870 sys1.irqvect[3][8]
.sym 64871 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 64872 sys1.irqvect[7][8]
.sym 64877 sys1.cdo[8]
.sym 64881 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64899 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 64900 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64901 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 64902 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 64909 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64910 clk_$glb_clk
.sym 64911 reset_$glb_sr
.sym 64912 sys1.irqvect[4][26]
.sym 64913 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 64914 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64916 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 64917 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 64918 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64919 sys1.irqvect[4][31]
.sym 64922 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64923 sys1.cdo[25]
.sym 64926 sys1.cpu.regs[14][13]
.sym 64927 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 64928 sys1.cpu.regs[0][7]
.sym 64932 EN_5V_M4_SB_DFFESR_Q_D
.sym 64937 sys1.irqvect[5][29]
.sym 64939 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 64942 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 64943 sys1.cpu.opvalid
.sym 64944 sys1.cdo[26]
.sym 64945 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 64946 sys1.irqvect[7][29]
.sym 64947 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 64955 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 64956 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 64959 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 64961 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 64964 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 64967 sys1.cpu.opvalid
.sym 64970 sys1.cpu.regs[14][24]
.sym 64974 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 64978 sys1.cpu.regs[14][24]
.sym 64979 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64980 sys1.cpu.regsD[24]
.sym 64983 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64986 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 64987 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64988 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 64989 sys1.cpu.regs[14][24]
.sym 64994 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65001 sys1.cpu.opvalid
.sym 65006 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 65007 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65012 sys1.cpu.regsD[24]
.sym 65023 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65024 sys1.cpu.regs[14][24]
.sym 65025 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 65032 sys1.cpu.regs[10]_SB_DFFE_Q_E_$glb_ce
.sym 65033 clk_$glb_clk
.sym 65035 sys1.irqvect[6][26]
.sym 65036 sys1.irqvect[6][25]
.sym 65037 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65038 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65039 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 65040 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65041 sys1.irqvect[6][29]
.sym 65042 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65047 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 65048 sys1.cdo[31]
.sym 65049 sys1.cdo[26]
.sym 65050 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65051 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65052 sys1.cpu.regs[12][24]
.sym 65054 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 65055 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 65056 sys1.cdo[31]
.sym 65057 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 65059 sys1.cpu.regs[10][13]
.sym 65060 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65061 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 65062 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 65063 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 65064 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 65065 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 65066 sys1.irqvect[2][26]
.sym 65067 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 65068 sys1.irqvect[2][29]
.sym 65069 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 65070 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 65078 sys1.irqvect[1][29]
.sym 65079 sys1.cdo[27]
.sym 65080 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 65084 sys1.cdo[29]
.sym 65088 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 65091 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65092 sys1.irqvect[4][29]
.sym 65093 sys1.irqvect[3][29]
.sym 65095 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65096 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 65097 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65098 sys1.wr_spi_ICE
.sym 65099 sys1.cdo[26]
.sym 65102 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 65103 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 65104 sys1.cdo[25]
.sym 65105 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65106 sys1.irqvect[0][29]
.sym 65110 sys1.cdo[25]
.sym 65115 sys1.cdo[29]
.sym 65124 sys1.cdo[26]
.sym 65127 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65128 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65129 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65130 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 65133 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 65134 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 65135 sys1.irqvect[1][29]
.sym 65136 sys1.irqvect[3][29]
.sym 65139 sys1.cdo[27]
.sym 65147 sys1.wr_spi_ICE
.sym 65151 sys1.irqvect[0][29]
.sym 65152 sys1.irqvect[4][29]
.sym 65153 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 65154 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65155 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 65156 clk_$glb_clk
.sym 65157 reset_$glb_sr
.sym 65158 sys1.irqvect[5][29]
.sym 65159 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65160 sys1.irqvect[5][27]
.sym 65161 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65163 sys1.irqvect[5][31]
.sym 65164 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65165 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65169 sys1.cpu.regs[5][30]
.sym 65170 sys1.cdo[29]
.sym 65173 sys1.cpu.PCci[28]
.sym 65176 sys1.cdo[25]
.sym 65179 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 65182 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 65185 ICE_SCK$SB_IO_OUT
.sym 65187 sys1.cdo[29]
.sym 65188 sys1.cdo[28]
.sym 65189 sys1.irqvect[3][27]
.sym 65190 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 65192 sys1.irqvect[0][29]
.sym 65193 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 65202 sys1.cpu.regs[10][28]
.sym 65203 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 65205 sys1.wr_spi_ICE
.sym 65206 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 65208 sys1.cpu.regs[11][28]
.sym 65209 ICE_SCK$SB_IO_OUT
.sym 65210 sys1.cpu.regs[10][28]
.sym 65212 sys1.cpu.regs[11][13]
.sym 65217 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65219 sys1.cpu.regs[10][13]
.sym 65220 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65221 sys1.cdo[31]
.sym 65223 sys1.cpu.IR[15]
.sym 65227 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 65229 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 65232 sys1.wr_spi_ICE
.sym 65233 ICE_SCK$SB_IO_OUT
.sym 65235 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 65241 sys1.cdo[31]
.sym 65250 sys1.cpu.regs[10][28]
.sym 65251 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 65252 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65253 sys1.cpu.regs[11][28]
.sym 65262 sys1.cpu.IR[15]
.sym 65263 sys1.cpu.regs[10][28]
.sym 65264 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 65265 sys1.cpu.regs[11][28]
.sym 65268 sys1.cpu.regs[11][13]
.sym 65270 sys1.cpu.regs[10][13]
.sym 65271 sys1.cpu.IR[15]
.sym 65276 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 65278 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65279 clk_$glb_clk
.sym 65280 reset_$glb_sr
.sym 65281 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 65282 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65283 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 65284 sys1.irqvect[2][26]
.sym 65285 sys1.irqvect[2][29]
.sym 65286 sys1.irqvect[2][27]
.sym 65287 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65288 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65292 sys1.cpu.aluIn1[30]
.sym 65293 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 65295 sys1.cdo[31]
.sym 65296 sys1.cdo[8]
.sym 65298 sys1.control_ICE[12]
.sym 65299 sys1.cdo[8]
.sym 65300 sys1.cpu.regsD[24]
.sym 65301 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65302 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 65303 sys1.cdo[27]
.sym 65304 sys1.cpu.regs[11][24]
.sym 65305 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 65306 sys1.cpu.regs[14][30]
.sym 65307 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 65309 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 65310 sys1.cpu.regs[12][29]
.sym 65311 sys1.cpu.regs[0][30]
.sym 65313 sys1.cpu.regs[13][29]
.sym 65314 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 65315 sys1.cpu.regsD[29]
.sym 65316 sys1.cdo[28]
.sym 65322 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 65324 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65325 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65326 sys1.cpu.regs[12][29]
.sym 65328 sys1.cpu.regsD[30]
.sym 65329 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65330 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65331 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65332 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65334 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65335 sys1.cpu.regs[14][28]
.sym 65336 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65337 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 65339 sys1.cpu.regs[13][29]
.sym 65340 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65341 sys1.cpu.regsD[29]
.sym 65345 sys1.cdo[27]
.sym 65348 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 65351 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 65355 sys1.cpu.regs[12][29]
.sym 65356 sys1.cpu.regs[13][29]
.sym 65357 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 65358 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65361 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65362 sys1.cpu.regs[14][28]
.sym 65364 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 65367 sys1.cpu.regs[14][28]
.sym 65368 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65369 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65373 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 65374 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65375 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65376 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 65379 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 65380 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65381 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65382 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65385 sys1.cpu.regsD[29]
.sym 65392 sys1.cdo[27]
.sym 65400 sys1.cpu.regsD[30]
.sym 65401 sys1.cpu.regs[0]_SB_DFFE_Q_E_$glb_ce
.sym 65402 clk_$glb_clk
.sym 65404 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65405 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65406 sys1.irqvect[1][13]
.sym 65407 sys1.irqvect[1][26]
.sym 65408 sys1.irqvect[1][30]
.sym 65409 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 65410 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65411 sys1.irqvect[1][27]
.sym 65414 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 65415 sys1.cpu.regs[9][25]
.sym 65416 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 65417 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 65421 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 65422 sys1.uwrtx1
.sym 65425 ICE_LED1_SB_DFFESR_Q_D
.sym 65426 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65428 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 65430 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 65431 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 65432 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 65434 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 65435 sys1.cpu.opvalid
.sym 65436 sys1.cdo[26]
.sym 65437 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 65438 sys1.cpu.opvalid
.sym 65439 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65445 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65448 sys1.cpu.regs[8][29]
.sym 65453 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65455 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 65458 sys1.cpu.IR[15]
.sym 65459 sys1.cpu.PCci[28]
.sym 65462 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65463 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 65464 sys1.cpu.opvalid
.sym 65465 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 65466 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65468 sys1.cpu.regs[9][29]
.sym 65469 sys1.cdo[12]
.sym 65470 sys1.cdo_SB_LUT4_O_11_I3
.sym 65472 sys1.cdo_SB_LUT4_O_9_I1
.sym 65474 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 65475 sys1.cpu.regsD[29]
.sym 65476 sys1.cpu.regs[9][29]
.sym 65478 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 65479 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65480 sys1.cpu.regs[9][29]
.sym 65481 sys1.cpu.regs[8][29]
.sym 65484 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 65486 sys1.cpu.PCci[28]
.sym 65490 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 65496 sys1.cdo[12]
.sym 65497 sys1.cdo_SB_LUT4_O_11_I3
.sym 65499 sys1.cdo_SB_LUT4_O_9_I1
.sym 65503 sys1.cpu.opvalid
.sym 65504 sys1.cpu.IR[15]
.sym 65505 sys1.cpu.regs[9][29]
.sym 65510 sys1.cpu.regsD[29]
.sym 65514 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 65515 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65516 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65517 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65524 sys1.cpu.regs[10]_SB_DFFE_Q_E_$glb_ce
.sym 65525 clk_$glb_clk
.sym 65527 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 65528 sys1.irqvect[5][25]
.sym 65529 sys1.irqvect[5][13]
.sym 65530 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 65531 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 65533 sys1.cpu.regsQ1_SB_LUT4_O_4_I3
.sym 65534 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 65537 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 65541 sys1.cpu.regs[14][29]
.sym 65542 sys1.control_ICE[9]
.sym 65543 sys1.uart1.divider[11]
.sym 65545 sys1.cdo[31]
.sym 65546 sys1.cdo[30]
.sym 65547 sys1.cdo[28]
.sym 65548 sys1.cpu.regs[11][29]
.sym 65550 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65551 sys1.cdo[25]
.sym 65552 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65553 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 65554 sys1.cdo[28]
.sym 65555 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 65556 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 65558 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 65560 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 65561 sys1.cpu.regs[10][11]
.sym 65562 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 65568 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65572 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65573 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 65574 sys1.cpu.regs[1][30]
.sym 65579 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 65580 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65581 sys1.cpu.regs[4][30]
.sym 65582 sys1.cpu.regs[1][30]
.sym 65583 sys1.cpu.regs[0][30]
.sym 65584 sys1.cpu.regsD[29]
.sym 65585 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65587 sys1.cpu.regsD[30]
.sym 65590 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 65591 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65592 sys1.cpu.regs[5][30]
.sym 65594 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 65596 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 65597 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65601 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 65602 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65603 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65604 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 65607 sys1.cpu.regsD[30]
.sym 65613 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65614 sys1.cpu.regs[5][30]
.sym 65615 sys1.cpu.regs[4][30]
.sym 65616 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 65622 sys1.cpu.regsD[29]
.sym 65625 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 65627 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65628 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65631 sys1.cpu.regs[5][30]
.sym 65632 sys1.cpu.regs[1][30]
.sym 65633 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65637 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65638 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 65639 sys1.cpu.regs[0][30]
.sym 65640 sys1.cpu.regs[1][30]
.sym 65644 sys1.cpu.regs[4][30]
.sym 65645 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65646 sys1.cpu.regs[0][30]
.sym 65647 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 65648 clk_$glb_clk
.sym 65650 sys1.irqvect[4][25]
.sym 65652 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65653 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 65654 sys1.irqvect[4][12]
.sym 65655 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65656 sys1.irqvect[4][27]
.sym 65657 sys1.irqvect[4][13]
.sym 65659 sys1.cdo[31]
.sym 65660 sys1.cdo[31]
.sym 65661 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1
.sym 65663 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 65665 sys1.cpu.PCci[30]
.sym 65668 sys1.cpu.regsD[13]
.sym 65669 sys1.cpu.regsQ1[29]
.sym 65670 sys1.cdo[13]
.sym 65673 sys1.cpu.regs[8][29]
.sym 65674 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 65677 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65678 sys1.cdo_SB_LUT4_O_9_I3
.sym 65679 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 65681 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 65684 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 65685 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 65693 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65697 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 65699 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 65701 sys1.irqvect[0][25]
.sym 65703 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 65704 sys1.irqvect[1][25]
.sym 65705 sys1.cpu.regsD[30]
.sym 65709 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 65710 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 65712 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 65720 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 65724 sys1.irqvect[1][25]
.sym 65725 sys1.irqvect[0][25]
.sym 65726 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65727 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 65742 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 65743 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 65744 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 65745 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 65751 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 65761 sys1.cpu.regsD[30]
.sym 65770 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 65771 clk_$glb_clk
.sym 65775 sys1.irqvect[4][15]
.sym 65776 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 65777 sys1.irqvect[4][30]
.sym 65779 sys1.irqvect[4][24]
.sym 65780 sys1.cdo[30]
.sym 65781 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 65783 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 65784 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65786 sys1.cpu.regsQ1[28]
.sym 65787 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 65788 sys1.cdo[15]
.sym 65793 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 65794 sys1.cdo[27]
.sym 65795 sys1.irqvect[1][28]
.sym 65796 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 65797 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 65798 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 65801 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65802 sys1.cdo[30]
.sym 65804 sys1.cdo[28]
.sym 65806 sys1.cpu.regs[14][30]
.sym 65807 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65808 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65817 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65818 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65820 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 65821 sys1.cdo[24]
.sym 65823 sys1.cdo[25]
.sym 65825 sys1.cpu.regsQ1_SB_LUT4_O_3_I2
.sym 65826 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 65827 sys1.cpu.regs[11][11]
.sym 65829 sys1.irqvect[1][24]
.sym 65830 sys1.irqvect[0][24]
.sym 65833 sys1.cpu.regs[10][11]
.sym 65834 sys1.cpu.regsQ1_SB_LUT4_O_3_I3
.sym 65835 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 65837 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65838 sys1.cpu.IR[15]
.sym 65839 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65841 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 65843 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65844 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 65847 sys1.cpu.regsQ1_SB_LUT4_O_3_I2
.sym 65849 sys1.cpu.regsQ1_SB_LUT4_O_3_I3
.sym 65853 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65854 sys1.irqvect[1][24]
.sym 65855 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 65856 sys1.irqvect[0][24]
.sym 65865 sys1.cpu.regs[10][11]
.sym 65866 sys1.cpu.regs[11][11]
.sym 65867 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 65868 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65871 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 65872 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65873 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65874 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 65880 sys1.cdo[25]
.sym 65883 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 65884 sys1.cpu.regs[10][11]
.sym 65885 sys1.cpu.regs[11][11]
.sym 65886 sys1.cpu.IR[15]
.sym 65889 sys1.cdo[24]
.sym 65893 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 65894 clk_$glb_clk
.sym 65895 reset_$glb_sr
.sym 65897 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 65898 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 65899 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 65900 sys1.cpu.regsQ1_SB_LUT4_O_3_I3
.sym 65902 sys1.irqvect[2][28]
.sym 65903 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65910 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 65911 sys1.cpu.PC[13]
.sym 65912 sys1.cdo[12]
.sym 65914 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65915 sys1.cpu.PC[28]
.sym 65916 sys1.cdo[15]
.sym 65917 sys1.cdo[24]
.sym 65920 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 65921 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 65922 sys1.cpu.opvalid
.sym 65923 sys1.cdo[24]
.sym 65924 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 65925 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 65926 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 65928 sys1.cdo[26]
.sym 65929 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 65931 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65938 sys1.cpu.regs[9][30]
.sym 65939 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 65940 sys1.cpu.regs[8][30]
.sym 65942 sys1.cdo[14]
.sym 65944 sys1.cpu.aluIn1_SB_LUT4_O_28_I0
.sym 65945 sys1.cpu.IR[15]
.sym 65946 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 65947 sys1.cpu.regsD[30]
.sym 65948 sys1.cpu.opvalid
.sym 65949 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 65950 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65951 sys1.cpu.PCci[30]
.sym 65952 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 65953 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 65955 sys1.cdo_SB_LUT4_O_9_I3
.sym 65956 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 65957 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 65958 sys1.cdo_SB_LUT4_O_9_I1
.sym 65959 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 65960 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65961 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65962 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 65964 sys1.cpu.regs[8][30]
.sym 65965 sys1.cpu.regsQ1_SB_LUT4_O_3_I3
.sym 65966 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 65968 sys1.cpu.regsQ1_SB_LUT4_O_3_I2
.sym 65970 sys1.cdo_SB_LUT4_O_9_I3
.sym 65971 sys1.cdo[14]
.sym 65973 sys1.cdo_SB_LUT4_O_9_I1
.sym 65976 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65977 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65978 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 65979 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 65982 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 65983 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65984 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 65985 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 65990 sys1.cpu.regsD[30]
.sym 65994 sys1.cpu.opvalid
.sym 65995 sys1.cpu.IR[15]
.sym 65996 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 65997 sys1.cpu.regs[8][30]
.sym 66000 sys1.cpu.regs[9][30]
.sym 66001 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 66002 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 66003 sys1.cpu.regs[8][30]
.sym 66006 sys1.cpu.regsQ1_SB_LUT4_O_3_I2
.sym 66007 sys1.cpu.regsQ1_SB_LUT4_O_3_I3
.sym 66008 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 66009 sys1.cpu.aluIn1_SB_LUT4_O_28_I0
.sym 66012 sys1.cpu.PCci[30]
.sym 66013 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 66016 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 66017 clk_$glb_clk
.sym 66019 sys1.irqvect[3][24]
.sym 66020 sys1.irqvect[3][17]
.sym 66021 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66022 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66023 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 66025 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66026 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 66031 sys1.cdo[30]
.sym 66035 sys1.cpu.rdata_SB_LUT4_O_1_I1
.sym 66036 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 66037 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66038 sys1.cpu.regs[11][30]
.sym 66040 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 66041 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 66042 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I3
.sym 66043 sys1.cdo[25]
.sym 66045 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 66046 sys1.cdo[28]
.sym 66047 sys1.cpu.PCci[17]
.sym 66048 sys1.cpu.PCci[14]
.sym 66049 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 66050 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 66052 sys1.cpu.regs[10][30]
.sym 66054 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 66061 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 66066 sys1.cdo[13]
.sym 66067 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 66068 sys1.cpu.aluAdder[13]
.sym 66071 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 66074 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 66075 sys1.cpu.regsD[30]
.sym 66088 sys1.cpu.regsD[25]
.sym 66093 sys1.cdo[13]
.sym 66102 sys1.cpu.regsD[30]
.sym 66106 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 66111 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 66113 sys1.cpu.aluAdder[13]
.sym 66130 sys1.cpu.regsD[25]
.sym 66135 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 66139 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 66140 clk_$glb_clk
.sym 66144 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 66145 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0
.sym 66146 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 66147 sys1.control_ICE[13]
.sym 66148 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 66149 sys1.control_ICE[11]
.sym 66150 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 66151 sys1.cdo[21]
.sym 66152 sys1.cdo[21]
.sym 66153 sys1.cpu.regs[7][25]
.sym 66154 sys1.cpu.rdata_SB_LUT4_O_7_I1
.sym 66155 sys1.cpu.PC0[28]
.sym 66156 sys1.cpu.PCci[28]
.sym 66158 sys1.cpu.regs[9][30]
.sym 66159 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I3
.sym 66161 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66162 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I2
.sym 66164 sys1.cpu.PC0[26]
.sym 66166 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 66167 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3
.sym 66169 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66171 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 66174 sys1.irqvect[1][20]
.sym 66175 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 66176 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 66177 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 66185 sys1.cpu.mmode
.sym 66186 sys1.irqvect[0][15]
.sym 66194 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 66197 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 66198 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 66200 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 66201 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 66205 sys1.cdo[21]
.sym 66206 sys1.cdo[20]
.sym 66207 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66217 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 66218 sys1.cpu.mmode
.sym 66222 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 66228 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 66229 sys1.irqvect[0][15]
.sym 66230 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 66231 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66241 sys1.cdo[20]
.sym 66247 sys1.cdo[21]
.sym 66254 sys1.cdo[21]
.sym 66261 sys1.cdo[21]
.sym 66262 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 66263 clk_$glb_clk
.sym 66264 reset_$glb_sr
.sym 66265 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66266 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 66267 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 66268 sys1.irqvect[3][20]
.sym 66269 sys1.irqvect[3][21]
.sym 66270 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 66271 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66272 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66274 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 66275 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 66277 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66278 sys1.cpu.PC[12]
.sym 66279 sys1.irqvect[2][21]
.sym 66280 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0
.sym 66281 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 66282 sys1.control_ICE[11]
.sym 66283 sys1.cdo[27]
.sym 66284 $PACKER_VCC_NET
.sym 66285 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 66286 sys1.cpu.PC0[29]
.sym 66287 sys1.cpu.mmode
.sym 66288 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 66290 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 66291 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 66292 sys1.cdo[28]
.sym 66293 sys1.cpu.regs[6][25]
.sym 66296 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 66297 sys1.cpu.regs[14][25]
.sym 66298 sys1.cpu.regs[3][11]
.sym 66300 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 66306 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3
.sym 66307 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 66308 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66309 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 66312 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 66313 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 66314 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 66315 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 66317 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 66318 sys1.cpu.regs[8][25]
.sym 66319 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2
.sym 66321 sys1.cdo_SB_LUT4_O_9_I1
.sym 66322 sys1.cpu.regs[9][25]
.sym 66323 sys1.cdo[9]
.sym 66324 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 66327 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 66329 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66331 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I1
.sym 66332 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 66333 sys1.cdo_SB_LUT4_O_14_I3
.sym 66334 sys1.cpu.regsD[11]
.sym 66335 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 66336 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66337 sys1.cpu.regsD[25]
.sym 66339 sys1.cdo_SB_LUT4_O_14_I3
.sym 66340 sys1.cdo[9]
.sym 66341 sys1.cdo_SB_LUT4_O_9_I1
.sym 66345 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 66346 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 66347 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 66348 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I1
.sym 66351 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 66352 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 66353 sys1.cpu.regs[9][25]
.sym 66354 sys1.cpu.regs[8][25]
.sym 66357 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 66358 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3
.sym 66359 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 66360 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2
.sym 66366 sys1.cpu.regsD[11]
.sym 66369 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66370 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 66371 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66372 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66375 sys1.cpu.regsD[25]
.sym 66381 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 66382 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 66383 sys1.cpu.regs[8][25]
.sym 66384 sys1.cpu.regs[9][25]
.sym 66385 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 66386 clk_$glb_clk
.sym 66388 sys1.irqvect[1][18]
.sym 66389 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I1
.sym 66390 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 66391 sys1.irqvect[1][19]
.sym 66392 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 66393 sys1.irqvect[1][17]
.sym 66394 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66395 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0
.sym 66397 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 66401 sys1.cpu.PC[12]
.sym 66402 sys1.cpu.PC[13]
.sym 66403 sys1.cdo[12]
.sym 66405 sys1.cpu.regs[10][25]
.sym 66406 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I3
.sym 66407 sys1.cpu.PC[16]
.sym 66408 sys1.cpu.PC0[25]
.sym 66409 sys1.cdo_SB_LUT4_O_9_I1
.sym 66410 sys1.cpu.regs[10][25]
.sym 66411 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 66412 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 66413 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 66414 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 66415 sys1.cpu.opvalid
.sym 66416 sys1.cpu.regs[11][25]
.sym 66418 sys1.cpu.mmode
.sym 66419 sys1.cdo[26]
.sym 66420 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 66421 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I3
.sym 66422 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 66423 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 66430 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66431 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66432 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 66433 sys1.cpu.regs[0][25]
.sym 66434 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 66435 sys1.cpu.regs[5][25]
.sym 66437 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 66438 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66441 sys1.cpu.regs[0][25]
.sym 66442 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66444 sys1.cdo[20]
.sym 66445 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 66446 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66447 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 66456 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 66457 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 66458 sys1.cpu.regs[4][25]
.sym 66459 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66460 sys1.cpu.regs[1][25]
.sym 66462 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 66463 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 66464 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66465 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66468 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 66469 sys1.cpu.regs[1][25]
.sym 66470 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 66471 sys1.cpu.regs[5][25]
.sym 66474 sys1.cpu.regs[0][25]
.sym 66475 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 66476 sys1.cpu.regs[4][25]
.sym 66477 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 66480 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66481 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 66482 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 66483 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66486 sys1.cdo[20]
.sym 66492 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66493 sys1.cpu.regs[1][25]
.sym 66495 sys1.cpu.regs[5][25]
.sym 66498 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66499 sys1.cpu.regs[0][25]
.sym 66500 sys1.cpu.regs[4][25]
.sym 66507 sys1.cdo[20]
.sym 66508 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 66509 clk_$glb_clk
.sym 66510 reset_$glb_sr
.sym 66513 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 66515 sys1.irqvect[3][18]
.sym 66516 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I2
.sym 66517 sys1.irqvect[3][19]
.sym 66518 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66520 $PACKER_VCC_NET
.sym 66521 L_RX$SB_IO_OUT
.sym 66522 sys1.cpu.aluAdder[25]
.sym 66524 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66525 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 66526 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 66527 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66528 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0
.sym 66529 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 66530 sys1.cdo[25]
.sym 66531 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 66533 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66535 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 66536 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 66537 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 66538 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I3
.sym 66539 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 66540 sys1.cpu.PCci[14]
.sym 66541 sys1.cpu.regsD[25]
.sym 66542 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 66543 sys1.cpu.PCci[17]
.sym 66544 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I3
.sym 66545 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I3
.sym 66546 sys1.cpu.mmode
.sym 66552 sys1.cdo[10]
.sym 66553 sys1.cdo[9]
.sym 66556 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66560 sys1.cpu.regs[3][25]
.sym 66562 sys1.cpu.regs[2][25]
.sym 66565 sys1.cpu.regs[6][25]
.sym 66569 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 66570 sys1.owr[1]
.sym 66571 sys1.cdo[11]
.sym 66576 sys1.cpu.regs[7][25]
.sym 66577 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66583 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 66585 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66586 sys1.cpu.regs[2][25]
.sym 66587 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 66588 sys1.cpu.regs[3][25]
.sym 66591 sys1.cpu.regs[7][25]
.sym 66592 sys1.cpu.regs[6][25]
.sym 66593 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 66594 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 66598 sys1.cdo[11]
.sym 66605 sys1.cdo[9]
.sym 66611 sys1.cdo[10]
.sym 66621 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66622 sys1.cpu.regs[7][25]
.sym 66624 sys1.cpu.regs[3][25]
.sym 66631 sys1.owr[1]
.sym 66632 clk_$glb_clk
.sym 66638 sys1.dout_spi_LORA[27]
.sym 66641 sys1.cpu.mmode
.sym 66642 LORA_RESET$SB_IO_OUT
.sym 66646 sys1.cdo[10]
.sym 66647 sys1.cpu.PC[30]
.sym 66648 sys1.cdo[20]
.sym 66649 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 66650 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I3
.sym 66651 sys1.cdo[20]
.sym 66652 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66653 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 66654 sys1.cpu.PC1[14]
.sym 66655 sys1.cpu.rdata_SB_LUT4_O_5_I1
.sym 66657 sys1.ca[6]
.sym 66658 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 66659 sys1.cpu.rdata_SB_LUT4_O_I2
.sym 66660 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3
.sym 66661 L_RX$SB_IO_OUT
.sym 66662 sys1.cpu.PC1[20]
.sym 66664 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 66667 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 66668 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66675 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I3
.sym 66677 gpout_bus[11]
.sym 66679 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0
.sym 66681 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 66683 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I2
.sym 66684 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 66685 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 66686 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 66687 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 66688 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0
.sym 66689 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 66690 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I3
.sym 66691 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I3
.sym 66692 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 66693 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 66695 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I2
.sym 66696 sys1.cpu.mmode_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 66697 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I2
.sym 66698 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1
.sym 66699 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66700 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I2
.sym 66701 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 66702 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I3
.sym 66703 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I2
.sym 66704 sys1.dout_spi_LORA[11]
.sym 66705 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I3
.sym 66708 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 66709 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 66710 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 66711 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66714 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1
.sym 66715 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I3
.sym 66716 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66717 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I2
.sym 66720 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I3
.sym 66721 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66722 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0
.sym 66723 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I2
.sym 66726 sys1.cpu.mmode_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 66728 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 66729 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 66732 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I3
.sym 66733 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 66734 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I2
.sym 66735 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66738 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 66739 sys1.dout_spi_LORA[11]
.sym 66740 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 66741 gpout_bus[11]
.sym 66744 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 66745 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I2
.sym 66746 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I3
.sym 66747 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66750 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 66751 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I2
.sym 66752 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I3
.sym 66753 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0
.sym 66755 clk_$glb_clk
.sym 66756 reset_$glb_sr
.sym 66760 sys1.cdi[31]
.sym 66762 sys1.cpu.rdata_SB_LUT4_O_I1
.sym 66763 sys1.cpu.regs[6][27]
.sym 66764 sys1.wr_LORA
.sym 66768 sys1.cpu.aluIn1[30]
.sym 66769 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I2
.sym 66774 sys1.ca[8]
.sym 66777 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 66779 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 66780 sys1.dout_spi_LORA[8]
.sym 66781 sys1.cpu.regsQ1[10]
.sym 66783 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 66784 sys1.cpu.mmode
.sym 66785 sys1.cpu.regsQ1[31]
.sym 66786 sys1.cpu.regsQ1[9]
.sym 66787 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I2
.sym 66788 sys1.wr_LORA
.sym 66789 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 66790 sys1.dout_spi_LORA[11]
.sym 66791 sys1.cpu.PC0[10]
.sym 66792 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 66798 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I3
.sym 66799 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I2
.sym 66801 sys1.cpu.mmode
.sym 66802 sys1.cpu.regsQ1[8]
.sym 66803 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I3
.sym 66804 sys1.cpu.regsQ1[17]
.sym 66805 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I2
.sym 66806 sys1.cpu.PC1[23]
.sym 66807 sys1.cpu.regsQ1[10]
.sym 66808 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I3
.sym 66809 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 66810 sys1.cpu.regsQ1[9]
.sym 66811 sys1.cpu.PC0[23]
.sym 66812 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I3
.sym 66813 sys1.cpu.regsQ1[15]
.sym 66814 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I3
.sym 66816 sys1.cpu.mmode
.sym 66818 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I2
.sym 66820 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3
.sym 66824 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I2
.sym 66825 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I2
.sym 66826 sys1.cpu.regsQ1[23]
.sym 66827 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I2
.sym 66828 sys1.cpu.regs[6][27]
.sym 66831 sys1.cpu.mmode
.sym 66832 sys1.cpu.regsQ1[9]
.sym 66833 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I2
.sym 66834 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I3
.sym 66837 sys1.cpu.mmode
.sym 66838 sys1.cpu.regsQ1[10]
.sym 66839 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I2
.sym 66840 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I3
.sym 66846 sys1.cpu.regs[6][27]
.sym 66849 sys1.cpu.mmode
.sym 66850 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I3
.sym 66851 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I2
.sym 66852 sys1.cpu.regsQ1[8]
.sym 66855 sys1.cpu.PC0[23]
.sym 66856 sys1.cpu.PC1[23]
.sym 66858 sys1.cpu.mmode
.sym 66861 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I2
.sym 66862 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3
.sym 66863 sys1.cpu.regsQ1[23]
.sym 66864 sys1.cpu.mmode
.sym 66867 sys1.cpu.regsQ1[15]
.sym 66868 sys1.cpu.mmode
.sym 66869 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I2
.sym 66870 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I3
.sym 66873 sys1.cpu.mmode
.sym 66874 sys1.cpu.regsQ1[17]
.sym 66875 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I3
.sym 66876 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I2
.sym 66877 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 66878 clk_$glb_clk
.sym 66879 reset_$glb_sr
.sym 66885 sys1.dout_spi_LORA[25]
.sym 66886 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 66887 sys1.cpu.PC[23]
.sym 66888 sys1.cpu.PC1[23]
.sym 66889 sys1.cdo[22]
.sym 66891 sys1.cdo_SB_LUT4_O_8_I3
.sym 66893 EN_5V_UP$SB_IO_OUT
.sym 66894 sys1.cpu.PC[17]
.sym 66895 sys1.cdi[31]
.sym 66897 sys1.dout_spi_LORA[22]
.sym 66899 sys1.cpu.rdata_SB_LUT4_O_I3
.sym 66900 sys1.cpu.PC0[8]
.sym 66901 sys1.ca[9]
.sym 66902 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 66903 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I2
.sym 66904 sys1.cpu.regsQ1[29]
.sym 66905 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 66906 sys1.cdo[26]
.sym 66907 sys1.cpu.opvalid
.sym 66908 sys1.dout_spi_LORA[15]
.sym 66909 sys1.cpu.regs[13][27]
.sym 66910 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 66911 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 66912 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 66913 sys1.cpu.regs[9][12]
.sym 66914 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 66915 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 66923 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 66924 sys1.cpu.regsD[27]
.sym 66925 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66926 sys1.cdo[10]
.sym 66927 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 66928 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 66929 sys1.cpu.regs[0][27]
.sym 66930 sys1.cpu.regs[4][27]
.sym 66931 sys1.cpu.regs[1][27]
.sym 66932 sys1.cpu.regs[5][27]
.sym 66934 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66935 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 66936 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 66939 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 66940 sys1.cdo_SB_LUT4_O_13_I3
.sym 66941 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 66943 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66944 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 66945 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 66947 sys1.cdo[15]
.sym 66948 sys1.cdo_SB_LUT4_O_9_I1
.sym 66949 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 66951 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 66952 sys1.cdo_SB_LUT4_O_8_I3
.sym 66954 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 66955 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 66956 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 66957 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 66960 sys1.cdo[15]
.sym 66961 sys1.cdo_SB_LUT4_O_8_I3
.sym 66963 sys1.cdo_SB_LUT4_O_9_I1
.sym 66966 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 66967 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 66968 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 66969 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 66974 sys1.cpu.regsD[27]
.sym 66978 sys1.cpu.regs[5][27]
.sym 66979 sys1.cpu.regs[1][27]
.sym 66980 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 66984 sys1.cdo[10]
.sym 66985 sys1.cdo_SB_LUT4_O_9_I1
.sym 66986 sys1.cdo_SB_LUT4_O_13_I3
.sym 66990 sys1.cpu.regs[4][27]
.sym 66991 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 66992 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 66993 sys1.cpu.regs[0][27]
.sym 66996 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 66997 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 66998 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 66999 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67000 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 67001 clk_$glb_clk
.sym 67004 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I2
.sym 67006 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I2
.sym 67008 sys1.cpu.regs[8][27]
.sym 67009 sys1.cdi[15]
.sym 67010 sys1.cpu.rdata_SB_LUT4_O_16_I1
.sym 67011 sys1.cpu.regs[0][3]
.sym 67015 sys1.dout_spi_LORA[19]
.sym 67016 sys1.cdo_SB_LUT4_O_7_I3
.sym 67017 sys1.cdo[26]
.sym 67019 sys1.cdo[31]
.sym 67020 sys1.din_spi_LORA[25]
.sym 67021 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67022 sys1.cdo[16]
.sym 67023 sys1.spi1.sck_SB_LUT4_I3_O
.sym 67024 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 67025 sys1.cpu.regs[0][27]
.sym 67026 sys1.cpu.regs[4][27]
.sym 67027 sys1.cpu.rd[0]
.sym 67028 sys1.cpu.regsD[25]
.sym 67030 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 67032 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 67033 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 67034 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 67035 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 67036 sys1.cpu.Bimm[11]
.sym 67037 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 67038 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 67046 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 67047 sys1.cpu.Bimm[11]
.sym 67049 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 67050 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 67051 sys1.cpu.aluAdder[10]
.sym 67053 sys1.cpu.regs[3][27]
.sym 67055 sys1.cpu.regs[5][27]
.sym 67056 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67058 sys1.cpu.regsD[27]
.sym 67059 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67060 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 67062 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 67065 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 67067 sys1.cpu.opvalid
.sym 67068 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 67070 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 67073 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 67074 sys1.cpu.regs[7][27]
.sym 67075 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67077 sys1.cpu.regs[5][27]
.sym 67078 sys1.cpu.regs[7][27]
.sym 67079 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 67080 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 67083 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 67084 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 67085 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 67086 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 67089 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 67090 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67091 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67092 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 67097 sys1.cpu.aluAdder[10]
.sym 67098 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 67102 sys1.cpu.Bimm[11]
.sym 67104 sys1.cpu.opvalid
.sym 67107 sys1.cpu.regs[7][27]
.sym 67108 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67109 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 67110 sys1.cpu.regs[3][27]
.sym 67114 sys1.cpu.regsD[27]
.sym 67121 sys1.cpu.regsD[27]
.sym 67123 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 67124 clk_$glb_clk
.sym 67126 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 67128 sys1.cpu.regs[9][27]
.sym 67129 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 67130 sys1.cpu.regs[9][12]
.sym 67135 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67138 sys1.cpu.regsD[27]
.sym 67141 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I2
.sym 67142 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 67144 sys1.cdo[12]
.sym 67147 sys1.cdo[20]
.sym 67148 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 67150 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 67151 sys1.dout_spi_LORA[9]
.sym 67152 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 67153 sys1.cpu.regsQ1[26]
.sym 67154 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 67155 sys1.cpu.rd[0]
.sym 67158 sys1.cdi[15]
.sym 67161 L_RX$SB_IO_OUT
.sym 67167 sys1.cpu.regs[12][27]
.sym 67168 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67169 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 67170 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 67171 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 67173 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67175 sys1.dout_spi_LORA[9]
.sym 67177 sys1.cpu.opvalid
.sym 67178 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 67179 sys1.cpu.regs[13][27]
.sym 67181 sys1.cpu.aluAdder[10]
.sym 67182 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 67183 sys1.cpu.regs[9][12]
.sym 67185 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67187 sys1.cpu.regsD[12]
.sym 67190 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67191 sys1.cpu.IR[15]
.sym 67193 sys1.cpu.regs[14][27]
.sym 67195 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 67196 L_RX$SB_IO_OUT
.sym 67198 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 67202 sys1.cpu.regsD[12]
.sym 67206 sys1.cpu.regs[14][27]
.sym 67208 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67209 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67212 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 67213 sys1.cpu.regs[13][27]
.sym 67214 sys1.cpu.regs[12][27]
.sym 67215 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67218 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 67219 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67220 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67221 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 67225 sys1.cpu.regs[13][27]
.sym 67226 sys1.cpu.regs[12][27]
.sym 67227 sys1.cpu.IR[15]
.sym 67230 sys1.cpu.IR[15]
.sym 67231 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 67232 sys1.cpu.opvalid
.sym 67233 sys1.cpu.regs[9][12]
.sym 67236 L_RX$SB_IO_OUT
.sym 67237 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 67238 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 67239 sys1.dout_spi_LORA[9]
.sym 67244 sys1.cpu.aluAdder[10]
.sym 67246 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 67247 clk_$glb_clk
.sym 67249 sys1.cpu.regs[0][31]
.sym 67250 sys1.cpu.regs[0][12]
.sym 67254 sys1.cpu.regs[0][26]
.sym 67256 sys1.cpu.regs[0][22]
.sym 67258 sys1.dout_spi_LORA[1]
.sym 67261 sys1.cpu.rdata_SB_LUT4_O_17_I1
.sym 67263 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 67264 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 67266 sys1.cpu.rdata_SB_LUT4_O_22_I1
.sym 67267 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 67269 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67273 sys1.cpu.regsQ1[10]
.sym 67274 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67275 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 67276 sys1.cpu.regsQ1[31]
.sym 67278 sys1.cpu.regsQ1[9]
.sym 67281 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 67282 sys1.cpu.regs[0][31]
.sym 67283 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 67290 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 67294 sys1.cpu.regs[9][12]
.sym 67302 sys1.cpu.aluIn1_SB_LUT4_O_20_I0
.sym 67303 sys1.cpu.regsD[12]
.sym 67304 sys1.cpu.regs[3][12]
.sym 67307 sys1.cpu.regsQ1_SB_LUT4_O_7_I3
.sym 67308 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 67310 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 67316 sys1.cpu.regs[7][12]
.sym 67318 sys1.cpu.regsD[26]
.sym 67319 sys1.cpu.regsQ1_SB_LUT4_O_7_I2
.sym 67321 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67323 sys1.cpu.regs[9][12]
.sym 67336 sys1.cpu.regsD[26]
.sym 67341 sys1.cpu.aluIn1_SB_LUT4_O_20_I0
.sym 67342 sys1.cpu.regsQ1_SB_LUT4_O_7_I2
.sym 67343 sys1.cpu.regsQ1_SB_LUT4_O_7_I3
.sym 67344 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 67347 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67348 sys1.cpu.regs[7][12]
.sym 67349 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 67350 sys1.cpu.regs[3][12]
.sym 67361 sys1.cpu.regsD[12]
.sym 67366 sys1.cpu.regsQ1_SB_LUT4_O_7_I2
.sym 67367 sys1.cpu.regsQ1_SB_LUT4_O_7_I3
.sym 67369 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 67370 clk_$glb_clk
.sym 67372 sys1.cpu.regs[2][26]
.sym 67373 sys1.cpu.regsQ1_SB_LUT4_O_7_I3
.sym 67374 sys1.cdo_SB_LUT4_O_13_I3
.sym 67375 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67376 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 67377 sys1.cpu.regsQ1_SB_LUT4_O_7_I2
.sym 67378 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67379 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 67380 sys1.cpu.regs[10][22]
.sym 67381 LORA_RESET_SB_LUT4_I0_I3
.sym 67384 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 67386 sys1.cpu.regsQ1[12]
.sym 67388 $PACKER_VCC_NET
.sym 67396 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 67399 sys1.cpu.opvalid
.sym 67400 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 67401 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67403 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 67404 sys1.cpu.regsD[12]
.sym 67405 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 67406 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 67407 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67413 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 67414 sys1.cpu.regs[0][12]
.sym 67415 sys1.cpu.regsD[12]
.sym 67416 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 67419 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67422 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67423 sys1.cpu.regs[5][26]
.sym 67424 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 67425 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67427 sys1.cpu.regs[3][12]
.sym 67428 sys1.cpu.regs[7][12]
.sym 67429 sys1.cpu.regs[1][26]
.sym 67431 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 67433 sys1.cpu.regs[4][12]
.sym 67434 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67437 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 67438 sys1.cpu.regs[2][12]
.sym 67439 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 67440 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67441 sys1.cpu.regs[6][12]
.sym 67444 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67446 sys1.cpu.regs[1][26]
.sym 67447 sys1.cpu.regs[5][26]
.sym 67448 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67449 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 67453 sys1.cpu.regsD[12]
.sym 67458 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 67459 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67460 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67461 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 67464 sys1.cpu.regs[6][12]
.sym 67465 sys1.cpu.regs[2][12]
.sym 67467 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 67470 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 67471 sys1.cpu.regs[0][12]
.sym 67472 sys1.cpu.regs[4][12]
.sym 67476 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 67477 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67478 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67479 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67482 sys1.cpu.regs[7][12]
.sym 67484 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 67485 sys1.cpu.regs[3][12]
.sym 67488 sys1.cpu.regs[5][26]
.sym 67489 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 67491 sys1.cpu.regs[1][26]
.sym 67492 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 67493 clk_$glb_clk
.sym 67495 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67496 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67497 sys1.cpu.regs[6][26]
.sym 67499 sys1.cpu.regs[6][12]
.sym 67500 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67501 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67502 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 67517 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 67518 sys1.cdo[9]
.sym 67519 sys1.cpu.rd[0]
.sym 67520 sys1.cpu.regsD[31]
.sym 67521 sys1.cpu.regsD[26]
.sym 67522 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 67523 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67524 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 67525 sys1.cpu.regs[7][12]
.sym 67526 sys1.cpu.regs[0][31]
.sym 67528 sys1.cpu.regsD[25]
.sym 67529 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67530 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 67536 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 67537 sys1.cpu.Bimm[3]
.sym 67538 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 67539 sys1.cpu.regsD[26]
.sym 67541 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 67543 sys1.cpu.regs[2][12]
.sym 67546 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67547 sys1.cpu.regsD[12]
.sym 67552 sys1.cpu.regsD[25]
.sym 67554 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 67556 sys1.cpu.regs[6][12]
.sym 67559 sys1.cpu.opvalid
.sym 67560 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 67563 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 67571 sys1.cpu.regsD[25]
.sym 67587 sys1.cpu.regsD[26]
.sym 67593 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 67594 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 67595 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 67596 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 67599 sys1.cpu.Bimm[3]
.sym 67601 sys1.cpu.opvalid
.sym 67605 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 67606 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67607 sys1.cpu.regs[6][12]
.sym 67608 sys1.cpu.regs[2][12]
.sym 67612 sys1.cpu.regsD[12]
.sym 67615 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 67616 clk_$glb_clk
.sym 67619 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 67620 sys1.cpu.rd_SB_LUT4_I1_1_O
.sym 67621 sys1.cpu.rd_SB_LUT4_I1_O
.sym 67622 sys1.cpu.regsQ1_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 67623 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 67624 sys1.cpu.regs[0]_SB_DFFE_Q_E
.sym 67625 sys1.cpu.regs[7][31]
.sym 67630 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 67631 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 67636 sys1.cdo[21]
.sym 67642 L_RX$SB_IO_OUT
.sym 67643 sys1.cpu.rd[0]
.sym 67644 sys1.cpu.regsD[1]
.sym 67645 sys1.cpu.regsD[14]
.sym 67646 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67648 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 67650 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 67651 sys1.cpu.regsD[9]
.sym 67659 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67660 sys1.cpu.rd_SB_LUT4_I1_3_O
.sym 67661 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 67662 sys1.cpu.regsD[1]
.sym 67663 sys1.cpu.regs[14][31]
.sym 67664 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67666 sys1.cpu.rd[3]
.sym 67668 sys1.cpu.rd[1]
.sym 67669 sys1.cpu.rd[2]
.sym 67670 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 67671 sys1.cpu.regsQ1_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 67672 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 67674 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 67676 sys1.cpu.regs[1][31]
.sym 67679 sys1.cpu.rd[0]
.sym 67680 sys1.cpu.regsD[31]
.sym 67685 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 67686 sys1.cpu.regs[3][31]
.sym 67687 sys1.cpu.regsQ1_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 67688 sys1.cpu.regsQ1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67689 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67690 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 67692 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 67693 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 67694 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67695 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67698 sys1.cpu.rd[2]
.sym 67700 sys1.cpu.rd[3]
.sym 67701 sys1.cpu.rd[1]
.sym 67704 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 67705 sys1.cpu.regsQ1_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 67706 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 67707 sys1.cpu.regsQ1_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 67712 sys1.cpu.regsD[31]
.sym 67716 sys1.cpu.regs[3][31]
.sym 67717 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 67718 sys1.cpu.regsQ1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67719 sys1.cpu.regs[1][31]
.sym 67722 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 67723 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 67724 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67725 sys1.cpu.regs[14][31]
.sym 67731 sys1.cpu.regsD[1]
.sym 67734 sys1.cpu.rd_SB_LUT4_I1_3_O
.sym 67735 sys1.cpu.rd[0]
.sym 67737 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 67738 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 67739 clk_$glb_clk
.sym 67741 sys1.cpu.regs[11][31]
.sym 67742 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 67743 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 67744 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67745 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 67746 sys1.cpu.regsQ1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67747 sys1.cpu.regsQ1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 67748 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67749 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 67750 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 67753 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 67755 sys1.cpu.rd[2]
.sym 67756 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 67757 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 67758 sys1.uart2.divider[9]
.sym 67759 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 67760 sys1.cpu.regsD[31]
.sym 67762 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67765 sys1.cpu.regsQ1[10]
.sym 67766 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 67767 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67770 sys1.cpu.regs[0][31]
.sym 67771 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 67772 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67775 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 67783 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 67784 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 67785 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 67786 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 67787 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67791 sys1.cpu.regs[14][31]
.sym 67792 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 67793 sys1.cpu.regs[10][31]
.sym 67795 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67797 sys1.cpu.regs[12][31]
.sym 67799 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 67800 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 67801 sys1.cpu.IR[15]
.sym 67805 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67806 sys1.cpu.regs[11][31]
.sym 67807 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67809 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 67810 sys1.cpu.regs[13][31]
.sym 67811 sys1.cpu.regsD[9]
.sym 67813 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67815 sys1.cpu.regs[10][31]
.sym 67816 sys1.cpu.regs[11][31]
.sym 67818 sys1.cpu.IR[15]
.sym 67822 sys1.cpu.regs[14][31]
.sym 67823 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67824 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67827 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67828 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67829 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 67830 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 67833 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67834 sys1.cpu.regs[12][31]
.sym 67835 sys1.cpu.regs[13][31]
.sym 67836 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 67839 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 67840 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 67841 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 67842 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 67845 sys1.cpu.regs[13][31]
.sym 67846 sys1.cpu.regs[12][31]
.sym 67847 sys1.cpu.IR[15]
.sym 67853 sys1.cpu.regsD[9]
.sym 67857 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 67859 sys1.cpu.regs[11][31]
.sym 67860 sys1.cpu.regs[10][31]
.sym 67861 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 67862 clk_$glb_clk
.sym 67864 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67865 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 67866 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 67867 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 67868 sys1.cpu.regsD[31]
.sym 67869 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67870 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 67871 sys1.cpu.regs[5][31]
.sym 67872 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 67877 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 67878 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 67880 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 67881 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 67882 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 67883 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 67885 sys1.cpu.regs[12][31]
.sym 67886 $PACKER_VCC_NET
.sym 67887 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 67888 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 67889 sys1.cpu.regsD[12]
.sym 67892 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 67895 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 67896 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 67899 sys1.cpu.opvalid
.sym 67911 sys1.cpu.IR[15]
.sym 67913 sys1.cpu.regsD[12]
.sym 67919 sys1.cpu.regs[8][31]
.sym 67924 sys1.cpu.regsD[0]
.sym 67927 sys1.cpu.regs[9][31]
.sym 67930 sys1.cpu.regsD[31]
.sym 67932 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67933 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 67941 sys1.cpu.regsD[12]
.sym 67950 sys1.cpu.regs[9][31]
.sym 67951 sys1.cpu.regs[8][31]
.sym 67952 sys1.cpu.IR[15]
.sym 67959 sys1.cpu.regsD[31]
.sym 67968 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 67969 sys1.cpu.regs[9][31]
.sym 67970 sys1.cpu.regs[8][31]
.sym 67971 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 67977 sys1.cpu.regsD[0]
.sym 67984 sys1.cpu.regs[10]_SB_DFFE_Q_E_$glb_ce
.sym 67985 clk_$glb_clk
.sym 67987 sys1.divider_LORA[4]
.sym 67988 sys1.divider_LORA[6]
.sym 67990 sys1.divider_LORA[3]
.sym 67991 sys1.divider_LORA[2]
.sym 67994 sys1.divider_LORA[1]
.sym 68000 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 68004 sys1.cpu.regs[1][31]
.sym 68008 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 68009 $PACKER_VCC_NET
.sym 68011 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 68013 sys1.cpu.regsD[31]
.sym 68014 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 68015 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 68017 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 68018 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 68019 sys1.cpu.regs[12]_SB_DFFE_Q_E
.sym 68022 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 68030 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 68042 sys1.cpu.opvalid
.sym 68048 sys1.cpu.regsD[10]
.sym 68052 sys1.cpu.regsD[14]
.sym 68062 sys1.cpu.regsD[14]
.sym 68092 sys1.cpu.regsD[10]
.sym 68103 sys1.cpu.opvalid
.sym 68107 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 68108 clk_$glb_clk
.sym 68112 sys1.cpu.regs[12][10]
.sym 68115 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 68116 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 68122 sys1.cpu.Bimm[12]
.sym 68126 EN_5V_M4_SB_DFFESR_Q_D
.sym 68127 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 68130 sys1.cpu.IR[15]
.sym 68135 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 68137 sys1.cpu.opvalid
.sym 68138 sys1.cpu.regsD[14]
.sym 68142 L_RX$SB_IO_OUT
.sym 68145 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 68151 sys1.cpu.regs[14][10]
.sym 68155 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 68158 sys1.cpu.IR[15]
.sym 68160 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 68166 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 68169 sys1.cpu.opvalid
.sym 68170 sys1.cpu.regs[13][10]
.sym 68171 sys1.cpu.regsD[10]
.sym 68172 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 68176 sys1.cpu.regs[13][10]
.sym 68177 sys1.cpu.regs[12][10]
.sym 68178 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 68179 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 68180 sys1.cpu.regs[11][10]
.sym 68181 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 68190 sys1.cpu.regs[12][10]
.sym 68191 sys1.cpu.regs[13][10]
.sym 68192 sys1.cpu.IR[15]
.sym 68193 sys1.cpu.opvalid
.sym 68196 sys1.cpu.regs[14][10]
.sym 68197 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 68198 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 68202 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 68203 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 68204 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 68205 sys1.cpu.regs[11][10]
.sym 68214 sys1.cpu.regs[13][10]
.sym 68215 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 68216 sys1.cpu.regs[12][10]
.sym 68217 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 68227 sys1.cpu.regsD[10]
.sym 68230 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 68231 clk_$glb_clk
.sym 68234 sys1.cpu.regs[11][14]
.sym 68238 sys1.cpu.regs[11][10]
.sym 68245 sys1.cpu.regs[14][10]
.sym 68257 sys1.cpu.regsD[10]
.sym 68258 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 68259 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 68265 sys1.cpu.regs[0][14]
.sym 68267 sys1.cpu.regsD[19]
.sym 68277 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 68281 sys1.cpu.regsD[18]
.sym 68282 sys1.cpu.regsD[10]
.sym 68283 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 68284 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 68287 sys1.cpu.IR[15]
.sym 68288 sys1.cpu.regsD[0]
.sym 68289 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 68291 sys1.cpu.regs[11][14]
.sym 68292 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 68297 sys1.cpu.opvalid
.sym 68298 sys1.cpu.regs[10][14]
.sym 68299 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 68301 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 68305 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 68313 sys1.cpu.regs[10][14]
.sym 68314 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 68315 sys1.cpu.regs[11][14]
.sym 68316 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 68320 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 68325 sys1.cpu.opvalid
.sym 68326 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 68327 sys1.cpu.regs[11][14]
.sym 68328 sys1.cpu.IR[15]
.sym 68331 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 68332 sys1.cpu.regs[10][14]
.sym 68333 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 68334 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 68337 sys1.cpu.regsD[18]
.sym 68344 sys1.cpu.regsD[0]
.sym 68349 sys1.cpu.regsD[10]
.sym 68353 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 68354 clk_$glb_clk
.sym 68356 sys1.cpu.regs[10][14]
.sym 68358 sys1.cpu.regs[10][17]
.sym 68359 sys1.cpu.regs[10][15]
.sym 68361 sys1.cpu.regs[10][2]
.sym 68363 sys1.cpu.regs[10][19]
.sym 68368 $PACKER_VCC_NET
.sym 68375 $PACKER_VCC_NET
.sym 68383 sys1.cpu.regs[10][2]
.sym 68386 ICE_LED2$SB_IO_OUT
.sym 68399 sys1.cpu.regs[8][14]
.sym 68401 sys1.cpu.regs[9][14]
.sym 68406 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 68407 sys1.cpu.regs[8][14]
.sym 68409 sys1.cpu.regs[9][14]
.sym 68410 sys1.cpu.regsD[14]
.sym 68412 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 68415 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 68417 sys1.cpu.regsD[10]
.sym 68418 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 68421 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 68442 sys1.cpu.regsD[14]
.sym 68448 sys1.cpu.regs[9][14]
.sym 68449 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 68450 sys1.cpu.regs[8][14]
.sym 68451 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 68460 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 68461 sys1.cpu.regs[8][14]
.sym 68462 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 68463 sys1.cpu.regs[9][14]
.sym 68468 sys1.cpu.regsD[10]
.sym 68476 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 68477 clk_$glb_clk
.sym 68480 sys1.uart2.cntbit_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 68481 sys1.uart2.cntbit_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 68482 sys1.uart2.cntbit[3]
.sym 68483 sys1.uart2.cntbit[2]
.sym 68484 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 68485 sys1.uart2.cntbit[0]
.sym 68486 sys1.uart2.cntbit[1]
.sym 68492 sys1.cpu.regsD[17]
.sym 68499 sys1.cpu.regsD[15]
.sym 68502 sys1.cpu.regs[10][17]
.sym 68504 sys1.cpu.regs[12]_SB_DFFE_Q_E
.sym 68513 sys1.cpu.regs[10][19]
.sym 68544 sys1.cpu.regsD[14]
.sym 68548 sys1.cpu.regsD[17]
.sym 68580 sys1.cpu.regsD[14]
.sym 68592 sys1.cpu.regsD[17]
.sym 68599 sys1.cpu.regs[0]_SB_DFFE_Q_E_$glb_ce
.sym 68600 clk_$glb_clk
.sym 68623 L_RX$SB_IO_OUT
.sym 68626 sys1.cpu.regsD[14]
.sym 68646 clk
.sym 68666 clk
.sym 68674 clk
.sym 68676 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 68677 TXD1$SB_IO_OUT
.sym 68687 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 68690 TXD1$SB_IO_OUT
.sym 68702 sys1.uart1.cbrx_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 68703 sys1.uart1.divrx[2]
.sym 68704 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 68705 sys1.uart1.rrxd[0]
.sym 68707 sys1.uart1.rrxd[1]
.sym 68708 sys1.uart1.divrx[6]
.sym 68709 sys1.uart0.cntbit[1]
.sym 68717 sys1.cdo[8]
.sym 68724 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 68725 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 68733 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 68746 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 68752 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 68755 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 68757 sys1.cdo[8]
.sym 68758 sys1.irqvect[2][8]
.sym 68762 sys1.irqvect[6][8]
.sym 68791 sys1.cdo[8]
.sym 68801 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 68802 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 68803 sys1.irqvect[6][8]
.sym 68804 sys1.irqvect[2][8]
.sym 68823 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 68824 clk_$glb_clk
.sym 68825 reset_$glb_sr
.sym 68831 sys1.cpu.regs[14][13]
.sym 68832 sys1.uart1.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 68833 sys1.uart1.rrxd_SB_LUT4_I1_I3
.sym 68836 sys1.cpu.regs[14][24]
.sym 68841 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 68842 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 68843 sys1.cpu.regs[0][7]
.sym 68844 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 68845 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 68849 sys1.uart0.cntbit_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 68852 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 68871 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 68872 sys1.cpu.regs[14][24]
.sym 68875 sys1.cpu.regsD[13]
.sym 68882 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 68886 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 68890 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 68893 sys1.cpu.IR[15]
.sym 68895 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 68896 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 68898 sys1.irqvect[2][8]
.sym 68909 sys1.cdo[29]
.sym 68913 sys1.irqvect[7][26]
.sym 68926 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 68927 sys1.cdo[8]
.sym 68930 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 68934 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 68935 sys1.cdo[26]
.sym 68937 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 68938 sys1.irqvect[5][26]
.sym 68952 sys1.irqvect[7][26]
.sym 68953 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 68954 sys1.irqvect[5][26]
.sym 68955 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 68959 sys1.cdo[8]
.sym 68965 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 68977 sys1.cdo[26]
.sym 68983 sys1.cdo[29]
.sym 68986 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 68987 clk_$glb_clk
.sym 68988 reset_$glb_sr
.sym 68989 sys1.uart1.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 68992 sys1.irqvect[6][31]
.sym 68993 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 68994 sys1.uart1.divrx[5]
.sym 68995 sys1.uart1.divrx[5]
.sym 69000 sys1.uart0.thr[2]
.sym 69003 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 69004 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69005 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 69006 sys1.uart0.divider[7]
.sym 69007 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 69008 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 69009 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69015 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 69018 sys1.cpu.regs[13][28]
.sym 69022 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 69024 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 69030 sys1.irqvect[6][26]
.sym 69032 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 69034 sys1.cpu.regs[13][24]
.sym 69036 sys1.cpu.regs[12][24]
.sym 69037 sys1.cdo[26]
.sym 69038 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69039 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 69040 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69042 sys1.cdo[31]
.sym 69043 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69044 sys1.cpu.regs[12][24]
.sym 69046 sys1.irqvect[4][26]
.sym 69047 sys1.irqvect[0][26]
.sym 69049 sys1.irqvect[2][26]
.sym 69050 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69051 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69052 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 69056 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 69057 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69058 sys1.cpu.IR[15]
.sym 69060 sys1.cpu.opvalid
.sym 69066 sys1.cdo[26]
.sym 69069 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69070 sys1.irqvect[6][26]
.sym 69071 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69072 sys1.irqvect[4][26]
.sym 69075 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 69076 sys1.cpu.regs[12][24]
.sym 69077 sys1.cpu.regs[13][24]
.sym 69087 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69088 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69089 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69090 sys1.irqvect[0][26]
.sym 69093 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 69094 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 69095 sys1.irqvect[2][26]
.sym 69096 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 69099 sys1.cpu.regs[13][24]
.sym 69100 sys1.cpu.opvalid
.sym 69101 sys1.cpu.regs[12][24]
.sym 69102 sys1.cpu.IR[15]
.sym 69105 sys1.cdo[31]
.sym 69109 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69110 clk_$glb_clk
.sym 69111 reset_$glb_sr
.sym 69112 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 69116 sys1.irqvect[7][25]
.sym 69117 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 69118 sys1.uart1.rxst_SB_LUT4_I3_O
.sym 69119 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 69122 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 69124 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69127 sys1.uart0.divider[6]
.sym 69128 ICE_SCK$SB_IO_OUT
.sym 69130 sys1.cdo[29]
.sym 69131 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 69132 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 69133 sys1.cdo[28]
.sym 69137 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 69139 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 69141 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 69142 sys1.cpu.IR[15]
.sym 69143 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 69144 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 69146 sys1.irqvect[6][25]
.sym 69155 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 69158 sys1.irqvect[5][29]
.sym 69159 sys1.irqvect[6][29]
.sym 69161 sys1.irqvect[3][25]
.sym 69162 sys1.cdo[25]
.sym 69163 sys1.irqvect[3][26]
.sym 69165 sys1.cdo[26]
.sym 69166 sys1.cdo[29]
.sym 69167 sys1.irqvect[7][29]
.sym 69168 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 69171 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 69176 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69177 sys1.irqvect[2][29]
.sym 69179 sys1.irqvect[1][26]
.sym 69180 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69181 sys1.irqvect[7][25]
.sym 69182 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 69184 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 69189 sys1.cdo[26]
.sym 69193 sys1.cdo[25]
.sym 69198 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 69199 sys1.irqvect[1][26]
.sym 69200 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 69201 sys1.irqvect[3][26]
.sym 69204 sys1.irqvect[7][29]
.sym 69205 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 69206 sys1.irqvect[5][29]
.sym 69207 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69212 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 69216 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69217 sys1.irqvect[6][29]
.sym 69218 sys1.irqvect[2][29]
.sym 69219 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 69224 sys1.cdo[29]
.sym 69228 sys1.irqvect[7][25]
.sym 69229 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 69230 sys1.irqvect[3][25]
.sym 69231 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 69232 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 69233 clk_$glb_clk
.sym 69234 reset_$glb_sr
.sym 69235 sys1.irqvect[7][31]
.sym 69236 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69238 sys1.irqvect[7][13]
.sym 69240 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69241 sys1.irqvect[7][27]
.sym 69242 sys1.spi0.sck_SB_DFFESR_Q_E
.sym 69245 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 69246 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 69248 sys1.cpu.regs[13][24]
.sym 69249 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 69250 sys1.cpu.regs[0][24]
.sym 69252 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 69253 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 69254 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69255 sys1.cpu.regs[14][30]
.sym 69256 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 69257 sys1.irqvect[4][29]
.sym 69258 sys1.cpu.regs[13][29]
.sym 69260 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 69261 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69264 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 69265 sys1.irqvect[1][26]
.sym 69266 sys1.spi0.sck_SB_DFFESR_Q_E
.sym 69268 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69270 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69277 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69278 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 69281 sys1.irqvect[7][31]
.sym 69283 sys1.cdo[31]
.sym 69284 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 69285 sys1.irqvect[0][31]
.sym 69286 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 69287 sys1.cpu.regs[12][28]
.sym 69288 sys1.cpu.regs[13][28]
.sym 69289 sys1.cdo[27]
.sym 69291 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69292 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69296 sys1.cdo[29]
.sym 69300 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69302 sys1.cpu.IR[15]
.sym 69303 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 69305 sys1.irqvect[5][31]
.sym 69311 sys1.cdo[29]
.sym 69315 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 69316 sys1.irqvect[5][31]
.sym 69317 sys1.irqvect[7][31]
.sym 69318 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69323 sys1.cdo[27]
.sym 69327 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69328 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69329 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69330 sys1.irqvect[0][31]
.sym 69339 sys1.cdo[31]
.sym 69346 sys1.cpu.IR[15]
.sym 69347 sys1.cpu.regs[12][28]
.sym 69348 sys1.cpu.regs[13][28]
.sym 69351 sys1.cpu.regs[13][28]
.sym 69352 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 69353 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 69354 sys1.cpu.regs[12][28]
.sym 69355 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 69356 clk_$glb_clk
.sym 69357 reset_$glb_sr
.sym 69362 sys1.irqvect[2][13]
.sym 69365 sys1.irqvect[2][25]
.sym 69368 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69372 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 69375 sys1.cpu.regs[12][28]
.sym 69377 sys1.irqvect[7][31]
.sym 69378 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69381 sys1.spi0.bitcnt[2]
.sym 69382 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69383 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 69384 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 69387 sys1.cpu.regsD[5]
.sym 69388 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 69389 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 69390 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 69391 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 69392 sys1.wr_spi_ICE
.sym 69393 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 69399 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 69400 sys1.cdo[29]
.sym 69401 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69402 sys1.irqvect[3][27]
.sym 69404 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69406 sys1.irqvect[1][27]
.sym 69408 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69409 sys1.irqvect[5][27]
.sym 69410 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 69411 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 69412 sys1.irqvect[2][27]
.sym 69413 sys1.cdo[27]
.sym 69414 sys1.cpu.IR[15]
.sym 69416 sys1.cpu.regs[13][29]
.sym 69417 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69418 sys1.irqvect[6][25]
.sym 69419 sys1.cdo[26]
.sym 69421 sys1.cpu.opvalid
.sym 69423 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 69424 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 69427 sys1.cpu.regs[12][29]
.sym 69428 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69430 sys1.irqvect[2][25]
.sym 69432 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69433 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69434 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69435 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 69438 sys1.irqvect[3][27]
.sym 69439 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 69440 sys1.irqvect[1][27]
.sym 69441 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 69444 sys1.irqvect[2][27]
.sym 69445 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 69446 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69447 sys1.irqvect[5][27]
.sym 69451 sys1.cdo[26]
.sym 69457 sys1.cdo[29]
.sym 69462 sys1.cdo[27]
.sym 69468 sys1.cpu.opvalid
.sym 69469 sys1.cpu.regs[13][29]
.sym 69470 sys1.cpu.IR[15]
.sym 69471 sys1.cpu.regs[12][29]
.sym 69474 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 69475 sys1.irqvect[2][25]
.sym 69476 sys1.irqvect[6][25]
.sym 69477 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69478 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 69479 clk_$glb_clk
.sym 69480 reset_$glb_sr
.sym 69481 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69482 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69486 sys1.uart1.divider[11]
.sym 69487 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 69488 sys1.uart1.divider[9]
.sym 69491 sys1.control_ICE[13]
.sym 69492 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 69493 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 69497 sys1.uart0.thr[3]
.sym 69498 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 69501 sys1.cdo[25]
.sym 69505 sys1.irqvect[1][30]
.sym 69506 sys1.cpu.IR[15]
.sym 69508 sys1.cpu.regs[11][29]
.sym 69510 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 69511 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 69512 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 69513 sys1.cpu.regsQ1[13]
.sym 69514 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I2
.sym 69515 sys1.control_ICE[13]
.sym 69516 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69522 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69524 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 69527 sys1.cpu.regs[10][29]
.sym 69528 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69530 sys1.cdo[30]
.sym 69531 sys1.irqvect[0][13]
.sym 69532 sys1.cpu.regs[11][29]
.sym 69534 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 69537 sys1.cpu.regs[14][29]
.sym 69539 sys1.cdo[26]
.sym 69541 sys1.cdo[13]
.sym 69543 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 69545 sys1.irqvect[4][13]
.sym 69546 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 69549 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 69550 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69552 sys1.cdo[27]
.sym 69553 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69556 sys1.cpu.regs[10][29]
.sym 69557 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 69558 sys1.cpu.regs[11][29]
.sym 69561 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 69562 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69564 sys1.cpu.regs[14][29]
.sym 69568 sys1.cdo[13]
.sym 69573 sys1.cdo[26]
.sym 69582 sys1.cdo[30]
.sym 69585 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 69586 sys1.cpu.regs[14][29]
.sym 69587 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 69588 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69591 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69592 sys1.irqvect[4][13]
.sym 69593 sys1.irqvect[0][13]
.sym 69594 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69597 sys1.cdo[27]
.sym 69601 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 69602 clk_$glb_clk
.sym 69603 reset_$glb_sr
.sym 69605 sys1.cpu.PC1[11]
.sym 69611 sys1.cpu.regsD[29]
.sym 69615 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 69616 sys1.uwrbaud1
.sym 69617 sys1.irqvect[0][13]
.sym 69620 sys1.cpu.rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 69621 sys1.uart1.divider[9]
.sym 69622 sys1.cdo[9]
.sym 69624 sys1.cdo[28]
.sym 69629 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 69630 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 69631 sys1.irqvect[4][13]
.sym 69634 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 69635 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 69637 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 69638 sys1.cpu.IR[15]
.sym 69645 sys1.irqvect[4][25]
.sym 69646 sys1.irqvect[5][25]
.sym 69648 sys1.cdo[13]
.sym 69649 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 69650 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 69651 sys1.cpu.opvalid
.sym 69653 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 69654 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69655 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69657 sys1.cpu.regs[8][29]
.sym 69658 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 69660 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69663 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 69664 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 69665 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 69666 sys1.cpu.IR[15]
.sym 69668 sys1.cpu.regs[11][29]
.sym 69669 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 69670 sys1.cdo[25]
.sym 69674 sys1.cpu.regs[10][29]
.sym 69675 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69676 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69678 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 69679 sys1.cpu.regs[11][29]
.sym 69680 sys1.cpu.regs[10][29]
.sym 69681 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 69687 sys1.cdo[25]
.sym 69691 sys1.cdo[13]
.sym 69696 sys1.cpu.regs[8][29]
.sym 69697 sys1.cpu.opvalid
.sym 69698 sys1.cpu.IR[15]
.sym 69699 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 69702 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69703 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 69704 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69705 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69714 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 69715 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 69716 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 69717 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 69720 sys1.irqvect[5][25]
.sym 69721 sys1.irqvect[4][25]
.sym 69722 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69723 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69724 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 69725 clk_$glb_clk
.sym 69726 reset_$glb_sr
.sym 69728 sys1.irqvect[3][15]
.sym 69731 sys1.irqvect[3][28]
.sym 69732 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69734 sys1.irqvect[3][13]
.sym 69735 sys1.cdo[8]
.sym 69737 sys1.cpu.regsQ1[29]
.sym 69739 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69740 sys1.cpu.regsD[29]
.sym 69741 sys1.cdo[28]
.sym 69743 sys1.cpu.PCci[3]
.sym 69746 sys1.cdo[14]
.sym 69748 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I3
.sym 69751 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 69752 sys1.irqvect[4][24]
.sym 69753 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 69754 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 69756 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69757 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69758 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69760 sys1.cdo[24]
.sym 69761 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 69771 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69772 sys1.irqvect[0][27]
.sym 69774 sys1.irqvect[4][27]
.sym 69777 sys1.irqvect[1][30]
.sym 69778 sys1.cdo[27]
.sym 69779 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69780 sys1.cdo[25]
.sym 69781 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 69784 sys1.cdo[13]
.sym 69792 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69793 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 69794 sys1.irqvect[0][30]
.sym 69796 sys1.cdo[12]
.sym 69802 sys1.cdo[25]
.sym 69813 sys1.irqvect[4][27]
.sym 69814 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69815 sys1.irqvect[0][27]
.sym 69816 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69822 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 69828 sys1.cdo[12]
.sym 69831 sys1.irqvect[0][30]
.sym 69832 sys1.irqvect[1][30]
.sym 69833 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69834 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 69840 sys1.cdo[27]
.sym 69846 sys1.cdo[13]
.sym 69847 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69848 clk_$glb_clk
.sym 69849 reset_$glb_sr
.sym 69850 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 69851 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69852 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69853 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 69854 sys1.cdo[12]
.sym 69855 sys1.irqvect[5][15]
.sym 69856 sys1.irqvect[5][30]
.sym 69857 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 69858 sys1.irqvect[4][12]
.sym 69860 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 69862 sys1.control_ICE[12]
.sym 69866 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 69872 sys1.cpu.rdata_SB_LUT4_O_2_I1
.sym 69873 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69875 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 69876 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 69877 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 69878 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69880 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 69881 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 69882 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69883 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 69884 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 69885 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 69894 sys1.cdo[15]
.sym 69901 sys1.cdo[24]
.sym 69902 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69907 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 69914 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 69915 sys1.cdo[30]
.sym 69917 sys1.irqvect[1][15]
.sym 69922 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 69939 sys1.cdo[15]
.sym 69942 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 69943 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 69944 sys1.irqvect[1][15]
.sym 69945 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 69949 sys1.cdo[30]
.sym 69961 sys1.cdo[24]
.sym 69968 sys1.cdo[30]
.sym 69970 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69971 clk_$glb_clk
.sym 69972 reset_$glb_sr
.sym 69973 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69974 sys1.irqvect[5][28]
.sym 69975 sys1.irqvect[1][15]
.sym 69976 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69977 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69978 sys1.irqvect[5][24]
.sym 69979 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 69986 sys1.cdo[25]
.sym 69987 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 69988 sys1.cpu.regs[10][11]
.sym 69989 sys1.cpu.regs[10][30]
.sym 69990 sys1.irqvect[2][15]
.sym 69992 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 69998 sys1.cpu.IR[15]
.sym 69999 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 70000 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 70001 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I2
.sym 70002 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 70003 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 70004 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 70005 sys1.cpu.regsQ1[13]
.sym 70006 sys1.cpu.IR[15]
.sym 70007 sys1.control_ICE[13]
.sym 70008 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70015 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 70017 sys1.cdo[28]
.sym 70018 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 70019 sys1.cpu.regs[14][30]
.sym 70020 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 70022 sys1.cpu.regs[11][30]
.sym 70023 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 70025 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70026 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70029 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 70032 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 70033 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 70035 sys1.cpu.regs[10][30]
.sym 70038 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70040 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 70041 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 70043 sys1.cpu.regs[10][30]
.sym 70045 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 70053 sys1.cpu.regs[14][30]
.sym 70054 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 70055 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 70056 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 70059 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 70060 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70061 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 70062 sys1.cpu.regs[14][30]
.sym 70065 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70066 sys1.cpu.regs[10][30]
.sym 70067 sys1.cpu.regs[11][30]
.sym 70068 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 70071 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 70072 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 70073 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 70074 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 70086 sys1.cdo[28]
.sym 70089 sys1.cpu.regs[10][30]
.sym 70090 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 70091 sys1.cpu.regs[11][30]
.sym 70092 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70093 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 70094 clk_$glb_clk
.sym 70095 reset_$glb_sr
.sym 70096 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70098 sys1.irqvect[6][28]
.sym 70099 sys1.irqvect[6][24]
.sym 70102 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70103 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 70104 sys1.ram0.ram_array.15.1.0_RDATA
.sym 70107 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 70109 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 70110 sys1.cpu.PCci[25]
.sym 70114 sys1.cdo[15]
.sym 70115 sys1.cdo[4]
.sym 70117 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 70118 sys1.ca[11]
.sym 70120 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70121 sys1.cpu.regs[13][30]
.sym 70122 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 70123 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 70124 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 70125 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 70126 sys1.cdo[11]
.sym 70127 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 70128 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 70129 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 70130 sys1.cpu.IR[15]
.sym 70131 sys1.cdo[17]
.sym 70137 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 70138 sys1.cdo[17]
.sym 70139 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 70142 sys1.cpu.regs[12][30]
.sym 70143 sys1.cpu.opvalid
.sym 70144 sys1.cdo[24]
.sym 70145 sys1.cpu.regs[13][30]
.sym 70146 sys1.cpu.regs[12][30]
.sym 70148 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 70150 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 70151 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70152 sys1.cpu.regs[9][30]
.sym 70155 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 70156 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 70158 sys1.cpu.IR[15]
.sym 70166 sys1.cpu.IR[15]
.sym 70173 sys1.cdo[24]
.sym 70176 sys1.cdo[17]
.sym 70182 sys1.cpu.opvalid
.sym 70183 sys1.cpu.regs[13][30]
.sym 70184 sys1.cpu.IR[15]
.sym 70185 sys1.cpu.regs[12][30]
.sym 70188 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 70189 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 70190 sys1.cpu.regs[13][30]
.sym 70191 sys1.cpu.regs[12][30]
.sym 70194 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 70196 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 70197 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70206 sys1.cpu.regs[9][30]
.sym 70208 sys1.cpu.opvalid
.sym 70209 sys1.cpu.IR[15]
.sym 70215 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 70216 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 70217 clk_$glb_clk
.sym 70218 reset_$glb_sr
.sym 70219 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 70220 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70221 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70222 sys1.irqvect[6][19]
.sym 70223 sys1.irqvect[6][20]
.sym 70224 sys1.irqvect[6][21]
.sym 70225 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 70229 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 70230 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 70231 sys1.cdo[28]
.sym 70232 sys1.cpu.regs[12][30]
.sym 70233 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 70234 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 70237 sys1.cdo[30]
.sym 70238 sys1.cpu.regs[12][30]
.sym 70242 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I2
.sym 70243 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 70244 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 70245 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 70246 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 70247 sys1.cpu.rdata_SB_LUT4_O_I0
.sym 70248 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 70249 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 70251 sys1.cpu.regsD[27]
.sym 70252 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 70253 sys1.cdo[24]
.sym 70260 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 70263 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 70264 sys1.irqvect[2][20]
.sym 70267 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 70269 sys1.irqvect[3][17]
.sym 70273 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 70275 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 70276 sys1.cdo[13]
.sym 70278 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70279 sys1.uart0.thr[2]
.sym 70281 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 70283 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 70284 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 70286 sys1.cdo[11]
.sym 70287 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 70288 sys1.irqvect[6][20]
.sym 70307 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70308 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 70311 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 70312 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 70313 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 70314 sys1.irqvect[3][17]
.sym 70317 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 70318 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 70320 sys1.uart0.thr[2]
.sym 70324 sys1.cdo[13]
.sym 70329 sys1.irqvect[2][20]
.sym 70330 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 70331 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 70332 sys1.irqvect[6][20]
.sym 70335 sys1.cdo[11]
.sym 70339 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 70340 clk_$glb_clk
.sym 70342 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70343 sys1.cpu.PC[25]
.sym 70344 sys1.irqvect[4][21]
.sym 70345 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70346 sys1.irqvect[4][20]
.sym 70347 sys1.irqvect[4][28]
.sym 70348 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 70349 sys1.cpu.PC[26]
.sym 70350 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 70354 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 70355 sys1.ca[5]
.sym 70356 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I3
.sym 70357 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 70358 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 70359 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 70360 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 70361 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 70362 sys1.ca[6]
.sym 70363 sys1.cpu.mmode
.sym 70364 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 70365 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 70367 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 70368 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 70369 sys1.cdo[21]
.sym 70370 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 70371 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 70372 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 70374 sys1.irqvect[0][20]
.sym 70375 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 70377 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 70383 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 70384 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 70385 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 70386 sys1.irqvect[3][20]
.sym 70387 sys1.irqvect[1][20]
.sym 70389 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70390 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70391 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 70392 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70394 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 70396 sys1.cpu.regs[10][25]
.sym 70397 sys1.cpu.regs[10][25]
.sym 70399 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 70400 sys1.irqvect[0][20]
.sym 70402 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70403 sys1.irqvect[4][20]
.sym 70405 sys1.cdo[21]
.sym 70406 sys1.cdo[20]
.sym 70407 sys1.cpu.regs[11][25]
.sym 70408 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 70409 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 70410 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 70411 sys1.cpu.IR[15]
.sym 70412 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 70413 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 70414 sys1.cpu.opvalid
.sym 70416 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 70417 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 70418 sys1.irqvect[1][20]
.sym 70419 sys1.irqvect[3][20]
.sym 70422 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 70423 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 70424 sys1.irqvect[0][20]
.sym 70425 sys1.irqvect[4][20]
.sym 70428 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70429 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 70430 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70431 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70436 sys1.cdo[20]
.sym 70442 sys1.cdo[21]
.sym 70446 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 70447 sys1.cpu.regs[10][25]
.sym 70448 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70449 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 70452 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 70453 sys1.cpu.regs[11][25]
.sym 70454 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 70455 sys1.cpu.regs[10][25]
.sym 70458 sys1.cpu.IR[15]
.sym 70459 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 70460 sys1.cpu.regs[11][25]
.sym 70461 sys1.cpu.opvalid
.sym 70462 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 70463 clk_$glb_clk
.sym 70464 reset_$glb_sr
.sym 70465 sys1.irqvect[5][18]
.sym 70467 sys1.irqvect[5][17]
.sym 70468 sys1.irqvect[5][20]
.sym 70469 sys1.cdo[18]
.sym 70470 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I2
.sym 70474 sys1.cpu.regsQ1[16]
.sym 70475 sys1.cpu.aluAdder[16]
.sym 70477 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3
.sym 70478 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I3
.sym 70479 sys1.cpu.PC0[26]
.sym 70481 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I3
.sym 70482 sys1.cpu.mmode
.sym 70484 sys1.cpu.regsD[25]
.sym 70486 sys1.cpu.PC[25]
.sym 70487 sys1.cdo[28]
.sym 70489 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 70491 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 70492 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I2
.sym 70493 sys1.cpu.IR[15]
.sym 70494 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 70496 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I2
.sym 70497 sys1.cpu.IR[15]
.sym 70499 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 70506 sys1.cdo[18]
.sym 70508 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 70509 sys1.irqvect[1][19]
.sym 70510 sys1.cpu.regs[14][25]
.sym 70511 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 70514 sys1.irqvect[1][18]
.sym 70515 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 70518 sys1.irqvect[3][18]
.sym 70519 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 70520 sys1.irqvect[3][19]
.sym 70522 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 70523 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70524 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 70525 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 70527 sys1.irqvect[1][17]
.sym 70530 sys1.irqvect[5][18]
.sym 70531 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 70532 sys1.irqvect[5][17]
.sym 70534 sys1.cdo[17]
.sym 70535 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 70537 sys1.cdo[19]
.sym 70541 sys1.cdo[18]
.sym 70545 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70546 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 70547 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 70548 sys1.cpu.regs[14][25]
.sym 70551 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 70552 sys1.irqvect[1][18]
.sym 70553 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 70554 sys1.irqvect[5][18]
.sym 70558 sys1.cdo[19]
.sym 70563 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 70564 sys1.irqvect[1][17]
.sym 70565 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 70566 sys1.irqvect[5][17]
.sym 70569 sys1.cdo[17]
.sym 70575 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 70576 sys1.irqvect[1][19]
.sym 70577 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 70578 sys1.irqvect[3][19]
.sym 70581 sys1.irqvect[3][18]
.sym 70582 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 70583 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 70584 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 70585 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 70586 clk_$glb_clk
.sym 70587 reset_$glb_sr
.sym 70588 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 70589 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70590 sys1.cpu.regs[3][25]
.sym 70591 sys1.cpu.PC[14]
.sym 70592 sys1.cdo[19]
.sym 70594 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70595 sys1.cdo[19]
.sym 70598 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 70599 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 70600 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 70601 sys1.cpu.PC0[12]
.sym 70602 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 70604 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3
.sym 70605 sys1.cpu.rdata_SB_LUT4_O_4_I1
.sym 70606 sys1.cpu.PC0[16]
.sym 70607 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 70608 sys1.ca[4]
.sym 70609 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 70611 sys1.dout_spi_LORA[2]
.sym 70612 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 70614 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 70615 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 70616 sys1.cdo[17]
.sym 70617 sys1.dout_spi_LORA[26]
.sym 70618 sys1.cdo[17]
.sym 70619 sys1.cdo[19]
.sym 70620 sys1.cdo[17]
.sym 70621 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 70623 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 70630 sys1.cpu.regs[14][25]
.sym 70633 sys1.cdo[18]
.sym 70649 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 70651 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 70653 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 70654 sys1.cpu.aluAdder[14]
.sym 70656 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 70659 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70660 sys1.cdo[19]
.sym 70675 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 70688 sys1.cdo[18]
.sym 70693 sys1.cpu.aluAdder[14]
.sym 70695 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 70698 sys1.cdo[19]
.sym 70704 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70706 sys1.cpu.regs[14][25]
.sym 70707 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 70708 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 70709 clk_$glb_clk
.sym 70710 reset_$glb_sr
.sym 70712 sys1.din_spi_LORA[24]
.sym 70713 sys1.din_spi_LORA[28]
.sym 70714 sys1.din_spi_LORA[27]
.sym 70715 sys1.din_spi_LORA[29]
.sym 70717 sys1.cpu.opvalid
.sym 70718 sys1.din_spi_LORA[19]
.sym 70722 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 70723 sys1.ca[8]
.sym 70725 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I2
.sym 70726 sys1.cpu.PC[14]
.sym 70728 sys1.cdo[19]
.sym 70729 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 70731 TXD_SB_LUT4_O_I3
.sym 70732 sys1.cpu.mmode
.sym 70734 sys1.cpu.regs[14][25]
.sym 70735 sys1.dout_spi_LORA[27]
.sym 70736 sys1.cpu.regsD[27]
.sym 70737 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 70738 sys1.wr_LORA
.sym 70739 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 70740 sys1.cpu.aluAdder[14]
.sym 70741 sys1.cdo[24]
.sym 70743 sys1.spi1.sck_SB_LUT4_I3_O
.sym 70744 sys1.cpu.rdata_SB_LUT4_O_I0
.sym 70745 sys1.cdo[18]
.sym 70746 sys1.din_spi_LORA[24]
.sym 70754 sys1.spi1.sck_SB_LUT4_I3_O
.sym 70755 sys1.cpu.mmode
.sym 70756 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 70758 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 70759 sys1.wr_LORA
.sym 70763 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 70770 $PACKER_VCC_NET
.sym 70775 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 70777 sys1.dout_spi_LORA[26]
.sym 70778 $PACKER_VCC_NET
.sym 70779 sys1.din_spi_LORA[27]
.sym 70784 $nextpnr_ICESTORM_LC_53$O
.sym 70787 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 70790 sys1.spi1.shreg_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 70792 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 70793 $PACKER_VCC_NET
.sym 70796 sys1.spi1.shreg_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 70798 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 70799 $PACKER_VCC_NET
.sym 70802 sys1.spi1.shreg_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 70804 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 70809 sys1.dout_spi_LORA[26]
.sym 70810 sys1.wr_LORA
.sym 70811 sys1.din_spi_LORA[27]
.sym 70812 sys1.spi1.shreg_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 70829 sys1.cpu.mmode
.sym 70831 sys1.spi1.sck_SB_LUT4_I3_O
.sym 70832 clk_$glb_clk
.sym 70839 sys1.dout_spi_LORA[29]
.sym 70840 sys1.cdo[22]
.sym 70844 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 70845 LORA_BUSY$SB_IO_IN
.sym 70846 sys1.cpu.regs[11][25]
.sym 70848 sys1.cpu.rdata_SB_LUT4_O_23_I1
.sym 70849 sys1.ca[7]
.sym 70850 sys1.cpu.opvalid
.sym 70851 sys1.din_spi_LORA[19]
.sym 70854 sys1.ca[3]
.sym 70855 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I2
.sym 70856 sys1.dout_spi_LORA[27]
.sym 70857 sys1.ca[5]
.sym 70858 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 70859 sys1.dout_spi_LORA[12]
.sym 70861 sys1.cdo[21]
.sym 70863 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 70864 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 70865 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 70866 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 70867 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 70868 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 70869 sys1.cpu.regs[12][25]
.sym 70880 sys1.cpu.rdata_SB_LUT4_O_I1
.sym 70883 sys1.cpu.rdata_SB_LUT4_O_I3
.sym 70886 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 70887 sys1.dout_spi_LORA[31]
.sym 70888 sys1.cpu.rdata_SB_LUT4_O_I2
.sym 70895 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 70896 sys1.cpu.regsD[27]
.sym 70899 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 70904 sys1.cpu.rdata_SB_LUT4_O_I0
.sym 70926 sys1.cpu.rdata_SB_LUT4_O_I3
.sym 70927 sys1.cpu.rdata_SB_LUT4_O_I0
.sym 70928 sys1.cpu.rdata_SB_LUT4_O_I1
.sym 70929 sys1.cpu.rdata_SB_LUT4_O_I2
.sym 70938 sys1.dout_spi_LORA[31]
.sym 70939 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 70940 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 70945 sys1.cpu.regsD[27]
.sym 70952 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 70953 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 70954 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 70955 clk_$glb_clk
.sym 70963 sys1.dout_spi_LORA[24]
.sym 70964 sys1.dout_spi_LORA[21]
.sym 70965 sys1.dout_spi_LORA[31]
.sym 70967 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 70968 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 70970 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 70971 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 70973 sys1.ca[12]
.sym 70974 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 70975 sys1.dout_spi_LORA[31]
.sym 70978 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 70979 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 70980 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 70981 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 70982 sys1.cdi[15]
.sym 70983 sys1.cpu.aluAdder[12]
.sym 70984 sys1.cdi[31]
.sym 70985 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 70988 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I2
.sym 70989 sys1.cpu.IR[15]
.sym 70992 sys1.wr_LORA
.sym 71000 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 71003 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 71004 sys1.din_spi_LORA[25]
.sym 71005 sys1.wr_LORA
.sym 71009 sys1.spi1.sck_SB_LUT4_I3_O
.sym 71013 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 71016 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 71017 $PACKER_VCC_NET
.sym 71020 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 71022 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 71025 $PACKER_VCC_NET
.sym 71026 sys1.cpu.PC[23]
.sym 71028 sys1.dout_spi_LORA[24]
.sym 71030 $nextpnr_ICESTORM_LC_55$O
.sym 71033 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 71036 sys1.spi1.shreg_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 71038 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 71042 sys1.spi1.shreg_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 71044 $PACKER_VCC_NET
.sym 71045 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 71048 sys1.spi1.shreg_SB_DFFE_Q_6_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 71050 $PACKER_VCC_NET
.sym 71051 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 71054 sys1.spi1.shreg_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 71056 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 71061 sys1.dout_spi_LORA[24]
.sym 71062 sys1.din_spi_LORA[25]
.sym 71063 sys1.wr_LORA
.sym 71064 sys1.spi1.shreg_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 71069 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 71073 sys1.cpu.PC[23]
.sym 71077 sys1.spi1.sck_SB_LUT4_I3_O
.sym 71078 clk_$glb_clk
.sym 71086 sys1.dout_spi_LORA[26]
.sym 71090 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 71091 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 71092 sys1.cdo_SB_LUT4_O_I3
.sym 71093 sys1.dout_spi_LORA[24]
.sym 71094 sys1.dout_spi_LORA[25]
.sym 71096 sys1.cpu.regsQ1[26]
.sym 71099 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 71104 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 71105 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 71106 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 71108 sys1.cdi[15]
.sym 71109 sys1.dout_spi_LORA[26]
.sym 71110 sys1.cdo[17]
.sym 71111 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 71112 sys1.cdo[17]
.sym 71113 sys1.ram0.ram_array.7.1.0_RDATA_1
.sym 71114 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 71115 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 71126 sys1.cpu.regsD[27]
.sym 71127 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 71129 sys1.dout_spi_LORA[15]
.sym 71130 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 71132 sys1.cpu.rdata_SB_LUT4_O_16_I3
.sym 71135 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 71139 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 71143 sys1.cpu.aluAdder[12]
.sym 71144 sys1.cpu.rdata_SB_LUT4_O_16_I1
.sym 71145 sys1.cpu.rdata_SB_LUT4_O_16_I0
.sym 71146 sys1.cpu.rdata_SB_LUT4_O_16_I2
.sym 71150 sys1.cpu.aluAdder[16]
.sym 71160 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 71163 sys1.cpu.aluAdder[16]
.sym 71174 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 71175 sys1.cpu.aluAdder[12]
.sym 71184 sys1.cpu.regsD[27]
.sym 71190 sys1.cpu.rdata_SB_LUT4_O_16_I2
.sym 71191 sys1.cpu.rdata_SB_LUT4_O_16_I0
.sym 71192 sys1.cpu.rdata_SB_LUT4_O_16_I3
.sym 71193 sys1.cpu.rdata_SB_LUT4_O_16_I1
.sym 71196 sys1.dout_spi_LORA[15]
.sym 71197 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 71199 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 71200 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 71201 clk_$glb_clk
.sym 71203 sys1.cpu.rdata_SB_LUT4_O_16_I0
.sym 71204 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 71207 sys1.cpu.rdata_SB_LUT4_O_17_I1
.sym 71210 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71211 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 71215 sys1.wr_LORA
.sym 71216 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 71217 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 71218 sys1.cpu.PC0[10]
.sym 71222 sys1.ca[11]
.sym 71223 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 71225 sys1.dout_spi_LORA[11]
.sym 71230 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 71231 sys1.cdo_SB_LUT4_O_13_I3
.sym 71233 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 71234 sys1.cpu.regs[0][12]
.sym 71235 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 71237 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 71238 sys1.ram0.ram_array.7.0.0_RDATA
.sym 71249 sys1.cpu.regsD[12]
.sym 71252 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 71253 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 71257 sys1.cpu.regs[8][27]
.sym 71261 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 71262 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 71270 sys1.cpu.regs[9][27]
.sym 71271 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 71275 sys1.cpu.regsD[27]
.sym 71277 sys1.cpu.regs[8][27]
.sym 71278 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 71279 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 71280 sys1.cpu.regs[9][27]
.sym 71291 sys1.cpu.regsD[27]
.sym 71295 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 71296 sys1.cpu.regs[8][27]
.sym 71297 sys1.cpu.regs[9][27]
.sym 71298 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 71304 sys1.cpu.regsD[12]
.sym 71323 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 71324 clk_$glb_clk
.sym 71327 sys1.cpu.regs[10][9]
.sym 71329 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 71331 sys1.cdo[15]
.sym 71332 sys1.cpu.regs[10][22]
.sym 71333 sys1.cpu.regs[10][26]
.sym 71334 sys1.ram0.ram_array.7.1.0_RDATA
.sym 71337 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 71338 sys1.dout_spi_LORA[15]
.sym 71339 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 71342 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 71344 sys1.cpu.regs[13][27]
.sym 71345 sys1.cpu.regsD[12]
.sym 71347 sys1.cdo[14]
.sym 71348 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 71349 sys1.cpu.rdata_SB_LUT4_O_21_I1
.sym 71350 sys1.ram0.ram_array.7.0.0_RDATA_1
.sym 71351 sys1.cpu.rd[0]
.sym 71352 sys1.cpu.regs[4][26]
.sym 71353 sys1.cdo[21]
.sym 71355 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 71358 sys1.cpu.regs[4][26]
.sym 71359 sys1.cpu.Bimm[12]
.sym 71368 sys1.cpu.regsD[26]
.sym 71378 sys1.cpu.regsD[31]
.sym 71383 sys1.cpu.regsD[12]
.sym 71395 sys1.cpu.regsD[22]
.sym 71402 sys1.cpu.regsD[31]
.sym 71407 sys1.cpu.regsD[12]
.sym 71432 sys1.cpu.regsD[26]
.sym 71444 sys1.cpu.regsD[22]
.sym 71446 sys1.cpu.regs[0]_SB_DFFE_Q_E_$glb_ce
.sym 71447 clk_$glb_clk
.sym 71449 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71450 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 71451 sys1.cpu.regs[11][26]
.sym 71454 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71461 sys1.cpu.regs[0][31]
.sym 71463 sys1.cdo[15]
.sym 71465 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 71466 sys1.cpu.regsD[31]
.sym 71468 sys1.cdo[16]
.sym 71469 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 71470 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 71472 sys1.cpu.regsD[26]
.sym 71473 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 71475 sys1.cdi[15]
.sym 71476 sys1.cpu.regs[14][26]
.sym 71477 sys1.cdi[31]
.sym 71479 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 71480 sys1.cpu.IR[15]
.sym 71481 sys1.cpu.regsD[22]
.sym 71484 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 71490 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 71491 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 71492 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 71493 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71495 sys1.cpu.regs[0][26]
.sym 71496 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 71497 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 71499 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 71500 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 71501 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 71502 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 71503 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 71504 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 71505 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 71506 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 71507 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 71510 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 71511 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 71512 sys1.cpu.regs[4][26]
.sym 71513 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 71515 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 71516 sys1.cpu.regsD[26]
.sym 71518 sys1.cpu.regs[4][26]
.sym 71519 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 71520 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 71521 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 71524 sys1.cpu.regsD[26]
.sym 71529 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 71531 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 71532 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 71535 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 71536 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 71537 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 71538 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 71541 sys1.cpu.regs[0][26]
.sym 71543 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 71544 sys1.cpu.regs[4][26]
.sym 71547 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 71548 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 71549 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 71550 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 71553 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 71554 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 71555 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 71556 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 71559 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 71560 sys1.cpu.regs[4][26]
.sym 71561 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 71562 sys1.cpu.regs[0][26]
.sym 71565 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 71566 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 71567 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 71568 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 71569 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 71570 clk_$glb_clk
.sym 71572 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 71573 sys1.cpu.regs[3][26]
.sym 71575 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 71576 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 71577 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 71579 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 71583 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 71587 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 71588 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 71590 sys1.cdo_SB_LUT4_O_13_I3
.sym 71593 sys1.dout_spi_LORA[9]
.sym 71594 sys1.ca[6]
.sym 71595 sys1.cdi[15]
.sym 71597 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 71598 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 71601 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 71603 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 71604 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 71605 sys1.cpu.regs[6][31]
.sym 71607 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 71614 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 71615 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 71616 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 71618 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 71619 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 71621 sys1.cpu.regs[2][26]
.sym 71624 sys1.cpu.regs[7][26]
.sym 71625 sys1.cpu.regsD[12]
.sym 71626 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71629 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 71630 sys1.cpu.regs[3][26]
.sym 71631 sys1.cpu.regs[6][26]
.sym 71636 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 71638 sys1.cpu.regs[3][26]
.sym 71639 sys1.cpu.regs[6][26]
.sym 71640 sys1.cpu.regsD[26]
.sym 71644 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 71647 sys1.cpu.regs[2][26]
.sym 71648 sys1.cpu.regs[6][26]
.sym 71649 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 71652 sys1.cpu.regs[2][26]
.sym 71653 sys1.cpu.regs[3][26]
.sym 71654 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 71655 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71658 sys1.cpu.regsD[26]
.sym 71671 sys1.cpu.regsD[12]
.sym 71676 sys1.cpu.regs[6][26]
.sym 71677 sys1.cpu.regs[7][26]
.sym 71678 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 71679 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 71682 sys1.cpu.regs[7][26]
.sym 71683 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 71685 sys1.cpu.regs[3][26]
.sym 71688 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 71689 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 71690 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 71691 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 71692 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 71693 clk_$glb_clk
.sym 71695 sys1.cpu.regs[10]_SB_DFFE_Q_E
.sym 71696 sys1.cpu.rd_SB_LUT4_I3_I1
.sym 71697 sys1.cpu.rd_SB_LUT4_I2_6_I1
.sym 71698 sys1.cpu.rd_SB_LUT4_I3_2_I1
.sym 71699 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 71700 sys1.cpu.rd_SB_LUT4_I2_I1
.sym 71701 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 71702 sys1.cpu.regs[9][26]
.sym 71708 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 71719 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 71720 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 71721 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 71722 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 71723 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 71724 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 71725 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 71728 sys1.cpu.regs[2][31]
.sym 71729 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 71730 sys1.cpu.regs[2][31]
.sym 71737 sys1.cpu.regs[2][31]
.sym 71740 sys1.cpu.rd[0]
.sym 71744 sys1.cpu.regsD[31]
.sym 71745 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 71747 sys1.cpu.regs[0][31]
.sym 71750 sys1.cpu.regsQ1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 71751 sys1.cpu.rd[2]
.sym 71753 sys1.cpu.rd_SB_LUT4_I3_I1
.sym 71756 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 71758 $PACKER_VCC_NET
.sym 71763 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 71764 sys1.cpu.rd[1]
.sym 71765 sys1.cpu.rd[3]
.sym 71766 $PACKER_VCC_NET
.sym 71768 $nextpnr_ICESTORM_LC_7$O
.sym 71771 sys1.cpu.rd[0]
.sym 71774 sys1.cpu.rd_SB_CARRY_CI_CO[2]
.sym 71776 $PACKER_VCC_NET
.sym 71777 sys1.cpu.rd[1]
.sym 71778 sys1.cpu.rd[0]
.sym 71780 sys1.cpu.rd_SB_CARRY_CI_CO[3]
.sym 71782 $PACKER_VCC_NET
.sym 71783 sys1.cpu.rd[2]
.sym 71784 sys1.cpu.rd_SB_CARRY_CI_CO[2]
.sym 71788 sys1.cpu.rd[3]
.sym 71789 $PACKER_VCC_NET
.sym 71790 sys1.cpu.rd_SB_CARRY_CI_CO[3]
.sym 71793 sys1.cpu.regs[0][31]
.sym 71794 sys1.cpu.regs[2][31]
.sym 71795 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 71796 sys1.cpu.regsQ1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 71799 sys1.cpu.rd_SB_LUT4_I3_I1
.sym 71800 sys1.cpu.rd[0]
.sym 71802 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 71805 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 71806 sys1.cpu.rd_SB_LUT4_I3_I1
.sym 71807 sys1.cpu.rd[0]
.sym 71813 sys1.cpu.regsD[31]
.sym 71815 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 71816 clk_$glb_clk
.sym 71818 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 71819 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 71820 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 71821 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 71822 sys1.cpu.regs[6][31]
.sym 71823 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 71824 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 71825 sys1.cpu.regs[12]_SB_DFFE_Q_E
.sym 71842 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 71843 sys1.cpu.rd[0]
.sym 71846 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 71849 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 71850 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 71851 sys1.cpu.Bimm[12]
.sym 71853 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 71859 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 71860 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 71861 sys1.cpu.rd_SB_LUT4_I2_6_I1
.sym 71863 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 71864 sys1.cpu.rd[0]
.sym 71866 sys1.cpu.regs[7][31]
.sym 71867 sys1.cpu.regsD[31]
.sym 71868 sys1.cpu.rd_SB_LUT4_I3_I1
.sym 71869 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 71873 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 71874 sys1.cpu.regs[5][31]
.sym 71875 sys1.cpu.regs[6][31]
.sym 71877 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 71878 sys1.cpu.regs[3][31]
.sym 71886 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71887 sys1.cpu.regs[6][31]
.sym 71888 sys1.cpu.regs[2][31]
.sym 71890 sys1.cpu.regs[4][31]
.sym 71895 sys1.cpu.regsD[31]
.sym 71898 sys1.cpu.rd[0]
.sym 71899 sys1.cpu.rd_SB_LUT4_I3_I1
.sym 71900 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 71904 sys1.cpu.rd_SB_LUT4_I2_6_I1
.sym 71905 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 71907 sys1.cpu.rd[0]
.sym 71910 sys1.cpu.regs[7][31]
.sym 71911 sys1.cpu.regs[6][31]
.sym 71912 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 71913 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 71916 sys1.cpu.rd_SB_LUT4_I2_6_I1
.sym 71917 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 71919 sys1.cpu.rd[0]
.sym 71922 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 71923 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 71924 sys1.cpu.regs[7][31]
.sym 71925 sys1.cpu.regs[5][31]
.sym 71928 sys1.cpu.regs[4][31]
.sym 71929 sys1.cpu.regs[6][31]
.sym 71930 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 71931 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 71934 sys1.cpu.regs[3][31]
.sym 71935 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71936 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 71937 sys1.cpu.regs[2][31]
.sym 71938 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 71939 clk_$glb_clk
.sym 71943 sys1.uwrbaud2
.sym 71947 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 71948 sys1.cpu.regs[4][31]
.sym 71953 sys1.cpu.regsD[31]
.sym 71954 sys1.cpu.rd[0]
.sym 71956 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 71957 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 71958 sys1.cpu.regs[12]_SB_DFFE_Q_E
.sym 71959 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 71960 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 71961 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 71962 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 71963 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 71964 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 71967 sys1.cpu.IR[15]
.sym 71969 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 71970 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 71971 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 71972 sys1.cdi[15]
.sym 71973 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 71974 sys1.cdi[31]
.sym 71984 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 71985 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 71987 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 71988 sys1.cpu.regs[1][31]
.sym 71989 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 71990 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 71991 sys1.cpu.regs[0][31]
.sym 71992 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71994 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 71995 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 71997 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 71999 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 72003 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 72004 sys1.cpu.regsD[31]
.sym 72005 sys1.cpu.regs[4][31]
.sym 72011 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 72013 sys1.cpu.regs[5][31]
.sym 72015 sys1.cpu.regs[0][31]
.sym 72016 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 72017 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 72018 sys1.cpu.regs[4][31]
.sym 72021 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 72022 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 72023 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 72024 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 72030 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 72033 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 72039 sys1.cpu.regsD[31]
.sym 72045 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 72046 sys1.cpu.regs[1][31]
.sym 72047 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 72048 sys1.cpu.regs[5][31]
.sym 72052 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 72054 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 72058 sys1.cpu.regsD[31]
.sym 72061 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 72062 clk_$glb_clk
.sym 72065 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 72068 sys1.cpu.Bimm[12]
.sym 72070 sys1.uart2.rxst0
.sym 72071 sys1.cpu.IR[15]
.sym 72082 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 72085 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 72087 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 72090 ICE_LED4$SB_IO_OUT
.sym 72106 ICE_LED1_SB_DFFESR_Q_D
.sym 72108 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 72112 EN_5V_M4_SB_DFFESR_Q_D
.sym 72114 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 72116 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 72135 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 72139 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 72144 EN_5V_M4_SB_DFFESR_Q_D
.sym 72157 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 72165 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 72180 ICE_LED1_SB_DFFESR_Q_D
.sym 72184 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 72185 clk_$glb_clk
.sym 72186 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 72189 sys1.divider_LORA[7]
.sym 72193 sys1.divider_LORA[5]
.sym 72199 sys1.divider_LORA[4]
.sym 72200 ICE_LED1_SB_DFFESR_Q_D
.sym 72202 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 72203 sys1.divider_LORA[6]
.sym 72204 sys1.cpu.IR[15]
.sym 72207 sys1.divider_LORA[3]
.sym 72209 sys1.divider_LORA[2]
.sym 72213 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 72215 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 72217 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 72218 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 72221 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 72229 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 72233 sys1.cpu.regs[11][10]
.sym 72239 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 72243 sys1.cpu.IR[15]
.sym 72248 sys1.cpu.regsD[10]
.sym 72256 sys1.cpu.regs[10][10]
.sym 72257 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 72259 sys1.cpu.opvalid
.sym 72273 sys1.cpu.regsD[10]
.sym 72291 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 72292 sys1.cpu.opvalid
.sym 72293 sys1.cpu.regs[10][10]
.sym 72294 sys1.cpu.IR[15]
.sym 72297 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 72298 sys1.cpu.regs[10][10]
.sym 72299 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 72300 sys1.cpu.regs[11][10]
.sym 72307 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 72308 clk_$glb_clk
.sym 72312 sys1.uart2.rxst_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 72314 sys1.cpu.regs[10][10]
.sym 72318 LORA_BUSY$SB_IO_IN
.sym 72323 ICE_LED2$SB_IO_OUT
.sym 72325 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 72330 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 72338 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 72341 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 72344 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 72359 sys1.cpu.regsD[14]
.sym 72372 sys1.cpu.regsD[10]
.sym 72378 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 72390 sys1.cpu.regsD[14]
.sym 72416 sys1.cpu.regsD[10]
.sym 72430 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 72431 clk_$glb_clk
.sym 72439 sys1.cpu.regs[9][14]
.sym 72457 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 72465 sys1.cpu.regs[13][10]
.sym 72477 sys1.cpu.regsD[15]
.sym 72478 sys1.cpu.regsD[17]
.sym 72479 sys1.cpu.regsD[14]
.sym 72480 sys1.cpu.regsD[19]
.sym 72486 sys1.cpu.regsD[2]
.sym 72508 sys1.cpu.regsD[14]
.sym 72519 sys1.cpu.regsD[17]
.sym 72527 sys1.cpu.regsD[15]
.sym 72539 sys1.cpu.regsD[2]
.sym 72552 sys1.cpu.regsD[19]
.sym 72553 sys1.cpu.regs[10]_SB_DFFE_Q_E_$glb_ce
.sym 72554 clk_$glb_clk
.sym 72558 sys1.cpu.regs[13][10]
.sym 72575 sys1.cpu.regsD[14]
.sym 72576 sys1.cpu.regs[10][15]
.sym 72598 sys1.uart2.cntbit_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 72599 sys1.uart2.cntbit_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 72600 sys1.uart2.cntbit[3]
.sym 72603 sys1.uart2.cntbit[0]
.sym 72609 sys1.uart2.cntbit[2]
.sym 72611 sys1.uart2.cntbit[0]
.sym 72616 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 72617 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 72620 sys1.uart2.cntbit[1]
.sym 72628 sys1.uart2.cntbit[1]
.sym 72629 $nextpnr_ICESTORM_LC_68$O
.sym 72631 sys1.uart2.cntbit[0]
.sym 72635 sys1.uart2.cntbit_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 72638 sys1.uart2.cntbit[1]
.sym 72639 sys1.uart2.cntbit[0]
.sym 72641 sys1.uart2.cntbit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 72643 sys1.uart2.cntbit[2]
.sym 72645 sys1.uart2.cntbit_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 72648 sys1.uart2.cntbit[3]
.sym 72649 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 72650 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 72651 sys1.uart2.cntbit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 72654 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 72655 sys1.uart2.cntbit[2]
.sym 72656 sys1.uart2.cntbit_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 72657 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 72661 sys1.uart2.cntbit[0]
.sym 72662 sys1.uart2.cntbit[3]
.sym 72663 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 72666 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 72668 sys1.uart2.cntbit[0]
.sym 72669 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 72672 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 72673 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 72674 sys1.uart2.cntbit_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 72675 sys1.uart2.cntbit[1]
.sym 72677 clk_$glb_clk
.sym 72723 sys1.cpu.regs[12]_SB_DFFE_Q_E
.sym 72724 L_RX$SB_IO_OUT
.sym 72733 L_RX$SB_IO_OUT
.sym 72738 sys1.cpu.regs[12]_SB_DFFE_Q_E
.sym 72779 sys1.uart1.rxst_SB_LUT4_O_I3
.sym 72780 sys1.uart1.rxst_SB_LUT4_O_I2
.sym 72781 sys1.uart1.rxst_SB_LUT4_O_I0
.sym 72782 sys1.uart1.cbrx[0]
.sym 72783 sys1.uart1.cbrx_SB_LUT4_O_I3
.sym 72784 sys1.uart1.rxst
.sym 72785 sys1.uart1.cbrx[2]
.sym 72800 sys1.cpu.IR[15]
.sym 72802 sys1.cpu.regsD[5]
.sym 72811 ICE_SCK$SB_IO_OUT
.sym 72820 sys1.uart0.cntbit_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 72823 sys1.uart1.rrxd_SB_LUT4_I1_I3
.sym 72825 sys1.uart1.rrxd[1]
.sym 72827 sys1.uart0.cntbit[1]
.sym 72828 sys1.uart1.divider[6]
.sym 72833 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 72838 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 72839 sys1.uart1.rrxd[0]
.sym 72840 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 72841 RXD1$SB_IO_IN
.sym 72842 sys1.uart1.rxst
.sym 72843 sys1.uart1.divider[2]
.sym 72844 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 72846 sys1.uart1.divrx_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 72849 sys1.uart1.rrxd[1]
.sym 72850 sys1.uart1.divrx_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 72853 sys1.uart1.rxst
.sym 72854 sys1.uart1.rrxd[0]
.sym 72855 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 72856 sys1.uart1.rrxd[1]
.sym 72859 sys1.uart1.divider[2]
.sym 72861 sys1.uart1.divrx_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 72862 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 72866 sys1.uart1.rrxd_SB_LUT4_I1_I3
.sym 72867 sys1.uart1.rrxd[1]
.sym 72868 sys1.uart1.rrxd[0]
.sym 72871 RXD1$SB_IO_IN
.sym 72885 sys1.uart1.rrxd[0]
.sym 72889 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 72890 sys1.uart1.divider[6]
.sym 72892 sys1.uart1.divrx_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 72895 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 72896 sys1.uart0.cntbit_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 72897 sys1.uart0.cntbit[1]
.sym 72898 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 72900 clk_$glb_clk
.sym 72907 sys1.uart1.divrx_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 72908 sys1.uart1.divrx_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 72909 sys1.uart1.divrx_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 72910 sys1.uart1.divrx_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 72911 sys1.uart1.divrx_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 72912 sys1.uart1.divrx_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 72913 sys1.uart1.divrx_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 72916 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 72917 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 72919 sys1.irqvect[2][8]
.sym 72928 sys1.uart1.divider[6]
.sym 72934 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 72935 RXD1$SB_IO_IN
.sym 72936 $PACKER_VCC_NET
.sym 72937 sys1.uart1.divider[2]
.sym 72949 sys1.uart1.divider[11]
.sym 72952 sys1.uart1.divrx[6]
.sym 72953 sys1.uart1.divrx[2]
.sym 72955 sys1.cpu.regsD[24]
.sym 72959 sys1.uart1.divrx[2]
.sym 72961 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 72965 sys1.uart1.divider[9]
.sym 72966 sys1.uart1.divrx[4]
.sym 72967 sys1.uart1.divider[3]
.sym 72969 sys1.uart1.rxst
.sym 72970 sys1.uart1.divrx[3]
.sym 72972 sys1.uart1.divrx[1]
.sym 72973 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 72984 sys1.cpu.regsD[13]
.sym 72985 sys1.uart1.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 72989 sys1.uart1.divrx[6]
.sym 72991 sys1.uart1.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 72995 sys1.uart1.divrx[4]
.sym 72997 sys1.uart1.divrx[5]
.sym 72999 sys1.uart1.divrx[3]
.sym 73009 sys1.cpu.regsD[24]
.sym 73010 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 73013 sys1.uart1.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 73022 sys1.cpu.regsD[13]
.sym 73028 sys1.uart1.divrx[6]
.sym 73029 sys1.uart1.divrx[4]
.sym 73030 sys1.uart1.divrx[3]
.sym 73031 sys1.uart1.divrx[5]
.sym 73034 sys1.uart1.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 73036 sys1.uart1.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 73037 sys1.uart1.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 73053 sys1.cpu.regsD[24]
.sym 73062 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 73063 clk_$glb_clk
.sym 73065 sys1.uart1.divrx_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 73066 sys1.uart1.divrx_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 73067 sys1.uart1.divrx_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 73068 sys1.uart1.divrx[11]
.sym 73069 sys1.uart1.divrx[8]
.sym 73070 sys1.uart1.divrx[9]
.sym 73071 sys1.uart1.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 73072 sys1.uart1.divrx[7]
.sym 73077 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 73082 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 73085 sys1.cdo[10]
.sym 73086 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 73089 sys1.uart1.divrx[0]
.sym 73090 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 73091 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 73092 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 73095 sys1.cpu.regsD[7]
.sym 73096 sys1.uart1.divrx[2]
.sym 73100 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 73108 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 73111 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 73113 sys1.irqvect[4][31]
.sym 73115 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 73117 sys1.irqvect[6][31]
.sym 73125 sys1.uart1.divrx[2]
.sym 73127 sys1.uart1.divrx[1]
.sym 73128 sys1.uart1.divrx[0]
.sym 73129 sys1.uart1.divrx[5]
.sym 73133 sys1.uart1.divrx[11]
.sym 73137 sys1.cdo[31]
.sym 73139 sys1.uart1.divrx[11]
.sym 73140 sys1.uart1.divrx[2]
.sym 73141 sys1.uart1.divrx[0]
.sym 73142 sys1.uart1.divrx[1]
.sym 73160 sys1.cdo[31]
.sym 73163 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 73164 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 73165 sys1.irqvect[6][31]
.sym 73166 sys1.irqvect[4][31]
.sym 73171 sys1.uart1.divrx[5]
.sym 73176 sys1.uart1.divrx[5]
.sym 73185 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 73186 clk_$glb_clk
.sym 73187 reset_$glb_sr
.sym 73188 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 73189 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 73190 sys1.uart1.divrx[4]
.sym 73191 sys1.uart1.divrx[10]
.sym 73192 sys1.uart1.divrx[3]
.sym 73193 sys1.uart1.divrx[1]
.sym 73194 sys1.uart1.divrx[0]
.sym 73195 sys1.uart1.divrx[5]
.sym 73198 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 73200 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 73202 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 73204 sys1.uwrtx1
.sym 73206 sys1.uart1.divider[7]
.sym 73208 sys1.spi0.sck_SB_DFFESR_Q_E
.sym 73212 sys1.cdo[13]
.sym 73213 sys1.uart1.divider[1]
.sym 73217 sys1.uart1.divider[4]
.sym 73218 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 73219 sys1.uart1.divider[2]
.sym 73222 $PACKER_VCC_NET
.sym 73223 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 73229 sys1.uart1.divider[1]
.sym 73231 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 73232 sys1.uart1.divider[6]
.sym 73235 sys1.uart1.divider[2]
.sym 73237 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 73240 sys1.uart1.divrx[11]
.sym 73241 sys1.uart1.divider[4]
.sym 73243 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 73246 sys1.uart1.rxst
.sym 73249 sys1.uart1.divrx[3]
.sym 73250 sys1.uart1.divrx[1]
.sym 73251 sys1.uart1.divrx[0]
.sym 73257 sys1.cdo[25]
.sym 73258 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 73259 sys1.uart1.rxst_SB_LUT4_I3_O
.sym 73260 sys1.uart1.divrx[5]
.sym 73262 sys1.uart1.divrx[3]
.sym 73263 sys1.uart1.divider[6]
.sym 73264 sys1.uart1.divrx[5]
.sym 73265 sys1.uart1.divider[4]
.sym 73287 sys1.cdo[25]
.sym 73293 sys1.uart1.divider[1]
.sym 73294 sys1.uart1.rxst_SB_LUT4_I3_O
.sym 73295 sys1.uart1.divrx[0]
.sym 73299 sys1.uart1.divrx[1]
.sym 73300 sys1.uart1.divider[2]
.sym 73301 sys1.uart1.rxst
.sym 73304 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 73305 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 73306 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 73307 sys1.uart1.divrx[11]
.sym 73308 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 73309 clk_$glb_clk
.sym 73310 reset_$glb_sr
.sym 73311 sys1.irqvect[6][27]
.sym 73318 sys1.irqvect[6][13]
.sym 73319 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 73322 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 73324 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 73325 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 73326 sys1.uart1.divider[6]
.sym 73327 sys1.wr_spi_ICE
.sym 73328 ICE_SCK$SB_IO_OUT
.sym 73329 sys1.cpu.regsD[5]
.sym 73332 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 73335 sys1.uart1.divider[3]
.sym 73337 sys1.uwrbaud1
.sym 73339 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 73340 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 73341 sys1.uwrbaud1
.sym 73342 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 73343 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 73344 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 73345 sys1.uart1.divider[11]
.sym 73354 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 73358 sys1.irqvect[7][27]
.sym 73359 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 73363 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 73368 sys1.cdo[27]
.sym 73371 sys1.irqvect[7][13]
.sym 73372 sys1.cdo[13]
.sym 73374 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 73375 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 73376 sys1.irqvect[6][27]
.sym 73378 sys1.cdo[31]
.sym 73382 sys1.wr_spi_ICE
.sym 73383 sys1.irqvect[6][13]
.sym 73386 sys1.cdo[31]
.sym 73391 sys1.irqvect[7][13]
.sym 73392 sys1.irqvect[6][13]
.sym 73393 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 73394 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 73404 sys1.cdo[13]
.sym 73415 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 73416 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 73417 sys1.irqvect[6][27]
.sym 73418 sys1.irqvect[7][27]
.sym 73421 sys1.cdo[27]
.sym 73427 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 73428 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 73429 sys1.wr_spi_ICE
.sym 73431 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 73432 clk_$glb_clk
.sym 73433 reset_$glb_sr
.sym 73434 sys1.uart1.divider[1]
.sym 73436 sys1.uart1.divider[4]
.sym 73437 sys1.uart1.divider[2]
.sym 73440 sys1.uart1.divider[3]
.sym 73443 sys1.uart0.divider[8]
.sym 73446 sys1.spi0.bitcnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 73447 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 73448 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 73450 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 73452 sys1.cpu.regs[13][28]
.sym 73457 sys1.cpu.regsD[28]
.sym 73459 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 73461 sys1.uart1.divider[9]
.sym 73462 sys1.cdo[11]
.sym 73463 sys1.uart1.divider[3]
.sym 73465 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 73466 sys1.uart1.rxst
.sym 73467 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 73478 sys1.cdo[25]
.sym 73486 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 73501 sys1.cdo[13]
.sym 73535 sys1.cdo[13]
.sym 73552 sys1.cdo[25]
.sym 73554 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 73555 clk_$glb_clk
.sym 73556 reset_$glb_sr
.sym 73557 sys1.cpu.regs[8][29]
.sym 73569 sys1.uart0.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 73572 sys1.wr_spi_ICE
.sym 73574 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 73575 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 73576 sys1.uart0.divtx_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 73577 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 73578 sys1.uart0.divtx[7]
.sym 73582 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 73583 sys1.cpu.rdata_SB_LUT4_O_28_I1
.sym 73585 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 73587 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 73590 sys1.cpu.PC[8]
.sym 73592 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 73598 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 73599 sys1.cdo[9]
.sym 73600 sys1.irqvect[1][13]
.sym 73602 sys1.irqvect[2][13]
.sym 73607 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73608 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 73609 sys1.uwrbaud1
.sym 73610 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 73611 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 73612 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 73616 sys1.irqvect[5][13]
.sym 73621 sys1.irqvect[3][13]
.sym 73622 sys1.cdo[11]
.sym 73626 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 73628 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 73631 sys1.irqvect[2][13]
.sym 73632 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 73633 sys1.irqvect[5][13]
.sym 73634 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 73637 sys1.irqvect[3][13]
.sym 73638 sys1.irqvect[1][13]
.sym 73639 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 73640 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 73663 sys1.cdo[11]
.sym 73667 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73668 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 73669 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 73670 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 73675 sys1.cdo[9]
.sym 73677 sys1.uwrbaud1
.sym 73678 clk_$glb_clk
.sym 73680 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 73681 sys1.cpu.PCci[8]
.sym 73682 sys1.cpu.PCci[28]
.sym 73683 sys1.uart1.rxst0
.sym 73684 sys1.cpu.IR[3]
.sym 73685 sys1.cpu.PCci[3]
.sym 73687 sys1.cpu.PCci[30]
.sym 73691 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 73694 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 73695 sys1.cdo[24]
.sym 73703 sys1.cpu.regsD[28]
.sym 73705 sys1.cpu.IR[3]
.sym 73706 $PACKER_VCC_NET
.sym 73707 sys1.irqvect[3][13]
.sym 73709 $PACKER_VCC_NET
.sym 73710 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 73712 sys1.cpu.regs[13][13]
.sym 73715 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 73723 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I3
.sym 73725 sys1.cpu.regsD[29]
.sym 73731 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 73734 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I2
.sym 73747 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 73760 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 73761 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I3
.sym 73762 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 73763 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I2
.sym 73797 sys1.cpu.regsD[29]
.sym 73801 clk_$glb_clk
.sym 73802 reset_$glb_sr
.sym 73803 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 73805 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 73806 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73808 sys1.irqvect[3][30]
.sym 73809 sys1.irqvect[3][12]
.sym 73814 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 73815 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 73819 sys1.cpu.PC1[11]
.sym 73820 sys1.cpu.regsD[13]
.sym 73821 sys1.cpu.rdata_SB_LUT4_O_28_I2
.sym 73824 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 73827 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 73828 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 73829 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73830 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 73831 sys1.cpu.PC[3]
.sym 73832 sys1.cdo[28]
.sym 73833 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 73836 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 73837 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 73838 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 73855 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 73856 sys1.cdo[28]
.sym 73860 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 73863 sys1.cdo[15]
.sym 73864 sys1.irqvect[3][28]
.sym 73865 sys1.cdo[13]
.sym 73867 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 73868 sys1.irqvect[1][28]
.sym 73885 sys1.cdo[15]
.sym 73902 sys1.cdo[28]
.sym 73907 sys1.irqvect[1][28]
.sym 73908 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 73909 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 73910 sys1.irqvect[3][28]
.sym 73919 sys1.cdo[13]
.sym 73923 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 73924 clk_$glb_clk
.sym 73925 reset_$glb_sr
.sym 73926 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 73927 sys1.irqvect[6][30]
.sym 73929 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73930 sys1.irqvect[6][12]
.sym 73932 sys1.irqvect[6][15]
.sym 73935 sys1.control_ICE[9]
.sym 73947 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 73949 sys1.cpu.regs[11][29]
.sym 73951 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 73952 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 73955 sys1.cpu.regsD[11]
.sym 73956 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 73957 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 73958 sys1.irqvect[7][28]
.sym 73959 sys1.irqvect[1][12]
.sym 73960 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 73967 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 73968 sys1.irqvect[3][15]
.sym 73969 sys1.irqvect[4][15]
.sym 73970 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73973 sys1.irqvect[5][30]
.sym 73976 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 73977 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 73978 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 73979 sys1.irqvect[4][30]
.sym 73980 sys1.irqvect[5][15]
.sym 73981 sys1.irqvect[2][15]
.sym 73982 sys1.cdo[30]
.sym 73985 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 73988 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 73989 sys1.irqvect[6][15]
.sym 73993 sys1.cdo[12]
.sym 73994 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 73995 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 73997 sys1.cdo[15]
.sym 74000 sys1.irqvect[6][15]
.sym 74001 sys1.irqvect[3][15]
.sym 74002 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74003 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 74006 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74007 sys1.irqvect[4][15]
.sym 74008 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74009 sys1.irqvect[5][15]
.sym 74012 sys1.irqvect[5][30]
.sym 74013 sys1.irqvect[4][30]
.sym 74014 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74015 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74020 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 74027 sys1.cdo[12]
.sym 74030 sys1.cdo[15]
.sym 74038 sys1.cdo[30]
.sym 74042 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74043 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74044 sys1.irqvect[2][15]
.sym 74045 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 74046 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 74047 clk_$glb_clk
.sym 74048 reset_$glb_sr
.sym 74049 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 74050 sys1.irqvect[2][12]
.sym 74051 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 74052 sys1.cpu.rdata_SB_LUT4_O_I0
.sym 74053 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74054 sys1.irqvect[2][24]
.sym 74055 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0
.sym 74056 sys1.irqvect[2][30]
.sym 74060 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 74064 sys1.cpu.regsQ1[30]
.sym 74065 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 74073 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 74074 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 74075 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74076 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74077 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74078 sys1.cdo[29]
.sym 74080 sys1.cpu.PC0[13]
.sym 74081 sys1.dout_spi_LORA[29]
.sym 74082 sys1.cpu.PC[8]
.sym 74083 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 74084 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 74090 sys1.irqvect[4][24]
.sym 74092 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 74094 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74095 sys1.irqvect[5][24]
.sym 74096 sys1.irqvect[2][28]
.sym 74097 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74098 sys1.cdo[24]
.sym 74099 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74100 sys1.irqvect[6][28]
.sym 74101 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74102 sys1.cdo[28]
.sym 74104 sys1.irqvect[1][15]
.sym 74105 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74107 sys1.irqvect[5][28]
.sym 74109 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74112 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 74114 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74118 sys1.irqvect[7][28]
.sym 74120 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 74123 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 74124 sys1.irqvect[7][28]
.sym 74125 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74126 sys1.irqvect[5][28]
.sym 74129 sys1.cdo[28]
.sym 74138 sys1.irqvect[1][15]
.sym 74141 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 74142 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74143 sys1.irqvect[6][28]
.sym 74144 sys1.irqvect[2][28]
.sym 74147 sys1.irqvect[4][24]
.sym 74148 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74149 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74150 sys1.irqvect[5][24]
.sym 74153 sys1.cdo[24]
.sym 74159 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74160 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74161 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74162 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74169 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 74170 clk_$glb_clk
.sym 74171 reset_$glb_sr
.sym 74173 sys1.cpu.PC1[12]
.sym 74174 sys1.cpu.PC1[19]
.sym 74175 sys1.cpu.PC1[13]
.sym 74177 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I2
.sym 74178 sys1.cpu.PC[13]
.sym 74182 sys1.cpu.IR[15]
.sym 74185 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74187 sys1.cpu.rdata_SB_LUT4_O_I0
.sym 74188 sys1.cdo[24]
.sym 74190 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74192 sys1.ram0.ram_array.15.0.0_RDATA
.sym 74198 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 74200 sys1.cpu.rdata_SB_LUT4_O_6_I1
.sym 74201 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 74203 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 74206 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 74207 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74213 sys1.irqvect[3][24]
.sym 74215 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74216 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 74218 sys1.cdo[28]
.sym 74219 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74222 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74224 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 74225 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74226 sys1.irqvect[2][24]
.sym 74229 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74232 sys1.irqvect[6][24]
.sym 74234 sys1.irqvect[7][24]
.sym 74237 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 74241 sys1.cdo[24]
.sym 74243 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74246 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74247 sys1.irqvect[6][24]
.sym 74248 sys1.irqvect[2][24]
.sym 74249 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 74259 sys1.cdo[28]
.sym 74266 sys1.cdo[24]
.sym 74282 sys1.irqvect[3][24]
.sym 74283 sys1.irqvect[7][24]
.sym 74284 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 74285 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 74288 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74289 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74290 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74291 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74292 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74293 clk_$glb_clk
.sym 74294 reset_$glb_sr
.sym 74295 sys1.cdo[20]
.sym 74296 sys1.irqvect[7][21]
.sym 74297 sys1.cpu.PC[12]
.sym 74298 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 74299 sys1.cdo[24]
.sym 74300 sys1.irqvect[7][24]
.sym 74301 sys1.irqvect[7][28]
.sym 74302 sys1.irqvect[7][20]
.sym 74306 sys1.cdo[19]
.sym 74309 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 74313 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I3
.sym 74314 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 74315 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 74316 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 74318 sys1.cpu.PC1[19]
.sym 74319 sys1.cpu.Bimm[12]
.sym 74320 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74321 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74322 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 74324 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 74325 sys1.cdo[28]
.sym 74326 sys1.cpu.PC[25]
.sym 74327 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 74330 sys1.irqvect[0][28]
.sym 74336 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74337 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74338 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74339 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 74341 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74343 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74345 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 74347 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74350 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 74353 sys1.irqvect[7][21]
.sym 74354 sys1.irqvect[2][21]
.sym 74358 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 74359 sys1.cdo[21]
.sym 74360 sys1.cdo[20]
.sym 74361 sys1.irqvect[0][21]
.sym 74362 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74365 sys1.irqvect[6][21]
.sym 74367 sys1.cdo[19]
.sym 74371 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 74372 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74375 sys1.irqvect[7][21]
.sym 74376 sys1.irqvect[2][21]
.sym 74377 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 74378 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 74381 sys1.irqvect[6][21]
.sym 74382 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 74383 sys1.irqvect[0][21]
.sym 74384 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74390 sys1.cdo[19]
.sym 74394 sys1.cdo[20]
.sym 74401 sys1.cdo[21]
.sym 74405 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74406 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74407 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 74408 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74415 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74416 clk_$glb_clk
.sym 74417 reset_$glb_sr
.sym 74419 sys1.cpu.PC1[25]
.sym 74421 sys1.cpu.PC1[26]
.sym 74422 sys1.cpu.PC[16]
.sym 74425 sys1.cpu.PC1[16]
.sym 74428 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 74430 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 74433 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 74434 sys1.cpu.PC0[28]
.sym 74435 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I3
.sym 74437 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74438 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I2
.sym 74439 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 74440 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 74441 sys1.cpu.regsQ1[13]
.sym 74442 sys1.cpu.PC[12]
.sym 74443 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 74444 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 74445 sys1.irqvect[6][19]
.sym 74446 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I2
.sym 74447 sys1.cpu.regsD[11]
.sym 74448 sys1.cpu.PC[26]
.sym 74449 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I2
.sym 74450 sys1.irqvect[7][28]
.sym 74451 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 74452 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 74461 sys1.irqvect[4][21]
.sym 74464 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74465 sys1.cpu.mmode
.sym 74466 sys1.cpu.PC0[26]
.sym 74467 sys1.cdo[20]
.sym 74469 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74470 sys1.irqvect[5][20]
.sym 74471 sys1.irqvect[3][21]
.sym 74472 sys1.cdo[28]
.sym 74473 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 74474 sys1.irqvect[7][20]
.sym 74476 sys1.cpu.PC1[25]
.sym 74477 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74478 sys1.cpu.PC1[26]
.sym 74479 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 74481 sys1.cpu.PC0[25]
.sym 74485 sys1.cdo[21]
.sym 74488 sys1.irqvect[4][28]
.sym 74489 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 74490 sys1.irqvect[0][28]
.sym 74492 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 74493 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74494 sys1.irqvect[4][21]
.sym 74495 sys1.irqvect[3][21]
.sym 74499 sys1.cpu.mmode
.sym 74500 sys1.cpu.PC1[25]
.sym 74501 sys1.cpu.PC0[25]
.sym 74505 sys1.cdo[21]
.sym 74510 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 74511 sys1.irqvect[7][20]
.sym 74512 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74513 sys1.irqvect[5][20]
.sym 74519 sys1.cdo[20]
.sym 74525 sys1.cdo[28]
.sym 74528 sys1.irqvect[4][28]
.sym 74529 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74530 sys1.irqvect[0][28]
.sym 74531 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 74534 sys1.cpu.PC1[26]
.sym 74535 sys1.cpu.mmode
.sym 74536 sys1.cpu.PC0[26]
.sym 74538 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74539 clk_$glb_clk
.sym 74540 reset_$glb_sr
.sym 74543 sys1.irqvect[5][19]
.sym 74544 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 74545 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 74546 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 74547 sys1.irqvect[5][16]
.sym 74548 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 74551 sys1.spi1.sck_SB_LUT4_I3_O
.sym 74552 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 74555 sys1.cdo[17]
.sym 74556 sys1.cdo[19]
.sym 74560 sys1.ram0.ram_array.4.1.0_WCLKE
.sym 74561 sys1.cpu.PCci[25]
.sym 74563 sys1.cpu.regsD[3]
.sym 74566 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 74567 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 74569 sys1.cpu.PC[16]
.sym 74571 sys1.cdo[29]
.sym 74572 sys1.dout_spi_LORA[29]
.sym 74573 sys1.cpu.PC[30]
.sym 74574 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74576 sys1.cpu.rdata_SB_LUT4_O_21_I1_SB_LUT4_O_I1
.sym 74585 sys1.cdo[18]
.sym 74593 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 74598 sys1.cdo[17]
.sym 74603 sys1.cdo[20]
.sym 74604 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I2
.sym 74616 sys1.cdo[18]
.sym 74629 sys1.cdo[17]
.sym 74635 sys1.cdo[20]
.sym 74642 sys1.cdo[18]
.sym 74648 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I2
.sym 74661 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 74662 clk_$glb_clk
.sym 74663 reset_$glb_sr
.sym 74664 sys1.irqvect[4][19]
.sym 74665 sys1.irqvect[4][18]
.sym 74666 sys1.cpu.PC[30]
.sym 74668 sys1.irqvect[4][16]
.sym 74669 sys1.cdo[20]
.sym 74670 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 74674 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 74678 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 74679 sys1.cdo[18]
.sym 74680 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 74682 sys1.ca[9]
.sym 74684 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74685 sys1.irqvect[2][19]
.sym 74686 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 74688 sys1.dout_spi_LORA[28]
.sym 74689 sys1.cpu.regs[13][25]
.sym 74690 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 74691 EN_5V_UP_SB_DFFESR_Q_D
.sym 74692 sys1.ram0.ram_array.6.0.0_RDATA_1
.sym 74693 sys1.cpu.PC[26]
.sym 74694 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 74695 sys1.wr_LORA
.sym 74697 sys1.cpu.rdata_SB_LUT4_O_6_I1
.sym 74698 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 74699 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 74706 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 74707 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 74710 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 74711 sys1.cpu.opvalid
.sym 74713 sys1.cpu.regs[13][25]
.sym 74715 sys1.cpu.PC0[14]
.sym 74716 sys1.cpu.regs[12][25]
.sym 74717 sys1.cpu.IR[15]
.sym 74720 sys1.cpu.regsD[25]
.sym 74729 sys1.cdo[19]
.sym 74735 sys1.cpu.PC1[14]
.sym 74736 sys1.cpu.mmode
.sym 74741 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 74744 sys1.cpu.IR[15]
.sym 74745 sys1.cpu.regs[12][25]
.sym 74746 sys1.cpu.regs[13][25]
.sym 74747 sys1.cpu.opvalid
.sym 74750 sys1.cpu.regsD[25]
.sym 74756 sys1.cpu.PC1[14]
.sym 74757 sys1.cpu.mmode
.sym 74758 sys1.cpu.PC0[14]
.sym 74763 sys1.cdo[19]
.sym 74775 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 74776 sys1.cpu.regs[12][25]
.sym 74777 sys1.cpu.regs[13][25]
.sym 74780 sys1.cdo[19]
.sym 74784 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 74785 clk_$glb_clk
.sym 74787 sys1.din_spi_LORA[7]
.sym 74788 sys1.cpu.rdata_SB_LUT4_O_19_I1
.sym 74791 sys1.cpu.rdata_SB_LUT4_O_18_I1
.sym 74798 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 74799 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 74800 sys1.ca[8]
.sym 74801 sys1.cpu.PC0[14]
.sym 74802 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I3
.sym 74804 sys1.cpu.regs[12][25]
.sym 74805 sys1.cpu.regsQ1[2]
.sym 74807 sys1.cpu.PC0[2]
.sym 74808 sys1.cpu.regsD[25]
.sym 74809 sys1.dout_spi_LORA[4]
.sym 74810 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 74811 sys1.cpu.Bimm[12]
.sym 74813 sys1.spi1.sck_SB_LUT4_I3_O
.sym 74814 $PACKER_VCC_NET
.sym 74816 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 74817 sys1.spi1.sck_SB_LUT4_I3_O
.sym 74818 sys1.spi1.sck_SB_LUT4_I3_O
.sym 74819 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 74820 $PACKER_VCC_NET
.sym 74821 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 74822 sys1.cdo[28]
.sym 74829 sys1.cdo[28]
.sym 74835 sys1.cpu.opvalid
.sym 74837 sys1.cdo[27]
.sym 74843 sys1.cdo[29]
.sym 74846 sys1.wr_LORA
.sym 74851 sys1.cdo[24]
.sym 74859 sys1.cdo[19]
.sym 74869 sys1.cdo[24]
.sym 74874 sys1.cdo[28]
.sym 74882 sys1.cdo[27]
.sym 74885 sys1.cdo[29]
.sym 74898 sys1.cpu.opvalid
.sym 74904 sys1.cdo[19]
.sym 74907 sys1.wr_LORA
.sym 74908 clk_$glb_clk
.sym 74915 sys1.dout_spi_LORA[21]
.sym 74916 sys1.dout_spi_LORA[31]
.sym 74917 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 74918 sys1.ca[5]
.sym 74920 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 74921 sys1.ca[5]
.sym 74922 sys1.ca[2]
.sym 74923 sys1.ram0.ram_array.6.0.0_RDATA
.sym 74924 sys1.wr_LORA
.sym 74925 sys1.dout_spi_LORA[6]
.sym 74928 sys1.din_spi_LORA[28]
.sym 74931 sys1.cpu.rdata_SB_LUT4_O_19_I1
.sym 74933 sys1.ram0.ram_array.6.1.0_RDATA
.sym 74934 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 74935 sys1.ram0.ram_array.6.1.0_RDATA_1
.sym 74936 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 74937 sys1.cpu.regsQ1[14]
.sym 74938 sys1.din_spi_LORA[26]
.sym 74939 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 74940 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 74941 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I2
.sym 74942 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 74943 sys1.dout_spi_LORA[23]
.sym 74945 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 74955 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 74956 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 74958 sys1.wr_LORA
.sym 74960 sys1.dout_spi_LORA[28]
.sym 74961 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 74963 sys1.din_spi_LORA[29]
.sym 74964 sys1.cdo[22]
.sym 74967 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 74974 $PACKER_VCC_NET
.sym 74978 sys1.spi1.sck_SB_LUT4_I3_O
.sym 74979 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 74980 $PACKER_VCC_NET
.sym 74983 $nextpnr_ICESTORM_LC_51$O
.sym 74986 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 74989 sys1.spi1.shreg_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 74991 $PACKER_VCC_NET
.sym 74992 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 74995 sys1.spi1.shreg_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 74997 $PACKER_VCC_NET
.sym 74998 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 75001 sys1.spi1.shreg_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 75003 $PACKER_VCC_NET
.sym 75004 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 75007 sys1.spi1.shreg_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 75009 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 75014 sys1.wr_LORA
.sym 75015 sys1.dout_spi_LORA[28]
.sym 75016 sys1.din_spi_LORA[29]
.sym 75017 sys1.spi1.shreg_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 75020 sys1.cdo[22]
.sym 75030 sys1.spi1.sck_SB_LUT4_I3_O
.sym 75031 clk_$glb_clk
.sym 75033 sys1.din_spi_LORA[22]
.sym 75035 sys1.din_spi_LORA[31]
.sym 75036 sys1.din_spi_LORA[25]
.sym 75037 sys1.din_spi_LORA[18]
.sym 75038 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 75039 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 75040 sys1.din_spi_LORA[21]
.sym 75042 sys1.dout_spi_LORA[20]
.sym 75047 sys1.ca[10]
.sym 75053 sys1.cdo[22]
.sym 75054 sys1.cdo[23]
.sym 75057 sys1.dout_spi_LORA[30]
.sym 75058 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 75060 sys1.cpu.regsD[27]
.sym 75062 sys1.cpu.rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I1
.sym 75064 sys1.dout_spi_LORA[29]
.sym 75078 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 75079 sys1.dout_spi_LORA[21]
.sym 75082 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 75084 sys1.din_spi_LORA[24]
.sym 75085 sys1.spi1.sck_SB_LUT4_I3_O
.sym 75090 $PACKER_VCC_NET
.sym 75091 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 75094 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 75096 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 75102 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 75103 sys1.dout_spi_LORA[23]
.sym 75105 sys1.wr_LORA
.sym 75106 $nextpnr_ICESTORM_LC_56$O
.sym 75109 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 75112 sys1.spi1.shreg_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 75114 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 75118 sys1.spi1.shreg_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 75121 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 75124 sys1.spi1.shreg_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 75126 $PACKER_VCC_NET
.sym 75127 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 75130 sys1.spi1.shreg_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 75132 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 75133 $PACKER_VCC_NET
.sym 75136 sys1.spi1.shreg_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 75139 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 75143 sys1.wr_LORA
.sym 75144 sys1.din_spi_LORA[24]
.sym 75145 sys1.dout_spi_LORA[23]
.sym 75146 sys1.spi1.shreg_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 75151 sys1.dout_spi_LORA[21]
.sym 75153 sys1.spi1.sck_SB_LUT4_I3_O
.sym 75154 clk_$glb_clk
.sym 75162 sys1.dout_spi_LORA[30]
.sym 75163 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 75166 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 75167 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 75169 sys1.dout_spi_LORA[27]
.sym 75171 sys1.cdo[18]
.sym 75172 sys1.wr_LORA
.sym 75173 sys1.din_spi_LORA[20]
.sym 75174 sys1.ca[9]
.sym 75175 sys1.cdo[26]
.sym 75177 sys1.cpu.PC0[14]
.sym 75178 sys1.wr_LORA
.sym 75179 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I2
.sym 75180 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 75181 sys1.cpu.regs[10][27]
.sym 75182 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 75183 sys1.spi1.sck_SB_LUT4_I3_O
.sym 75184 sys1.owr[0]
.sym 75185 sys1.dout_spi_LORA[30]
.sym 75186 sys1.spi1.sck_SB_LUT4_I3_O
.sym 75187 sys1.wr_LORA
.sym 75188 sys1.wr_LORA
.sym 75189 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 75190 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 75191 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 75200 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 75208 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 75209 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 75210 sys1.din_spi_LORA[26]
.sym 75212 sys1.wr_LORA
.sym 75215 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 75218 sys1.dout_spi_LORA[25]
.sym 75219 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 75220 $PACKER_VCC_NET
.sym 75222 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 75224 sys1.spi1.sck_SB_LUT4_I3_O
.sym 75229 $nextpnr_ICESTORM_LC_54$O
.sym 75231 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 75235 sys1.spi1.shreg_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 75237 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 75238 $PACKER_VCC_NET
.sym 75241 sys1.spi1.shreg_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 75244 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 75247 sys1.spi1.shreg_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 75249 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 75250 $PACKER_VCC_NET
.sym 75253 sys1.spi1.shreg_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 75255 $PACKER_VCC_NET
.sym 75256 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 75259 sys1.spi1.shreg_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 75262 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 75266 sys1.din_spi_LORA[26]
.sym 75267 sys1.dout_spi_LORA[25]
.sym 75268 sys1.wr_LORA
.sym 75269 sys1.spi1.shreg_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 75276 sys1.spi1.sck_SB_LUT4_I3_O
.sym 75277 clk_$glb_clk
.sym 75284 sys1.dout_spi_LORA[17]
.sym 75286 sys1.dout_spi_LORA[1]
.sym 75287 sys1.dout_spi_LORA[16]
.sym 75290 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 75291 sys1.dout_spi_LORA[10]
.sym 75295 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 75296 sys1.dout_spi_LORA[13]
.sym 75298 sys1.cpu.regs[12][25]
.sym 75299 sys1.dout_spi_LORA[10]
.sym 75300 sys1.dout_spi_LORA[12]
.sym 75302 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 75303 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 75304 sys1.din_spi_LORA[30]
.sym 75305 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 75306 $PACKER_VCC_NET
.sym 75309 sys1.spi1.sck_SB_LUT4_I3_O
.sym 75310 sys1.spi1.sck_SB_LUT4_I3_O
.sym 75314 sys1.cpu.Bimm[12]
.sym 75321 sys1.cpu.regs[11][27]
.sym 75323 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 75324 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 75326 sys1.cpu.IR[15]
.sym 75327 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 75329 sys1.cpu.regs[11][27]
.sym 75331 sys1.ram0.ram_array.7.1.0_RDATA
.sym 75332 sys1.cpu.rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I1
.sym 75333 sys1.ram0.ram_array.7.1.0_RDATA_1
.sym 75338 sys1.ram0.ram_array.7.0.0_RDATA
.sym 75340 sys1.ram0.ram_array.7.0.0_RDATA_1
.sym 75341 sys1.cpu.regs[10][27]
.sym 75351 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 75353 sys1.ram0.ram_array.7.0.0_RDATA
.sym 75354 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 75355 sys1.ram0.ram_array.7.1.0_RDATA
.sym 75356 sys1.cpu.rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I1
.sym 75359 sys1.cpu.regs[10][27]
.sym 75360 sys1.cpu.IR[15]
.sym 75361 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 75362 sys1.cpu.regs[11][27]
.sym 75377 sys1.ram0.ram_array.7.0.0_RDATA_1
.sym 75379 sys1.ram0.ram_array.7.1.0_RDATA_1
.sym 75380 sys1.cpu.rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I1
.sym 75395 sys1.cpu.regs[10][27]
.sym 75396 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 75397 sys1.cpu.regs[11][27]
.sym 75398 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 75408 sys1.dout_spi_LORA[14]
.sym 75415 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 75416 sys1.wr_LORA
.sym 75418 sys1.cdo[14]
.sym 75422 sys1.cpu.IR[15]
.sym 75425 sys1.cpu.regs[11][27]
.sym 75426 sys1.cdo[11]
.sym 75427 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 75430 sys1.din_spi_LORA[11]
.sym 75431 sys1.dout_spi_LORA[14]
.sym 75433 sys1.cpu.regsQ1[14]
.sym 75434 sys1.din_spi_LORA[26]
.sym 75435 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 75436 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 75447 sys1.cpu.regsD[9]
.sym 75448 sys1.cdo[15]
.sym 75455 sys1.cpu.regsD[26]
.sym 75458 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 75463 sys1.cpu.regsD[22]
.sym 75485 sys1.cpu.regsD[9]
.sym 75495 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 75508 sys1.cdo[15]
.sym 75514 sys1.cpu.regsD[22]
.sym 75518 sys1.cpu.regsD[26]
.sym 75522 sys1.cpu.regs[10]_SB_DFFE_Q_E_$glb_ce
.sym 75523 clk_$glb_clk
.sym 75525 sys1.din_spi_LORA[11]
.sym 75527 sys1.din_spi_LORA[26]
.sym 75529 sys1.din_spi_LORA[15]
.sym 75531 sys1.din_spi_LORA[14]
.sym 75536 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 75538 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 75541 sys1.cpu.regs[10][9]
.sym 75542 sys1.cdo[17]
.sym 75545 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 75546 sys1.dout_spi_LORA[13]
.sym 75547 sys1.ram0.ram_array.7.1.0_RDATA_1
.sym 75549 sys1.cpu.regs[10]_SB_DFFE_Q_E
.sym 75551 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 75553 sys1.cpu.IR[15]
.sym 75557 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 75558 sys1.cpu.regsD[26]
.sym 75559 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 75566 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 75568 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 75573 sys1.cpu.regs[10][26]
.sym 75575 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 75579 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 75580 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 75582 sys1.cpu.regsD[26]
.sym 75584 sys1.cpu.regs[11][26]
.sym 75588 sys1.cpu.IR[15]
.sym 75589 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 75592 sys1.cpu.regs[14][26]
.sym 75599 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 75600 sys1.cpu.regs[10][26]
.sym 75601 sys1.cpu.regs[11][26]
.sym 75602 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 75605 sys1.cpu.regs[14][26]
.sym 75606 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 75607 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 75608 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 75611 sys1.cpu.regsD[26]
.sym 75629 sys1.cpu.regs[10][26]
.sym 75630 sys1.cpu.regs[11][26]
.sym 75632 sys1.cpu.IR[15]
.sym 75645 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 75646 clk_$glb_clk
.sym 75648 sys1.cpu.regs[8][26]
.sym 75650 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 75654 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 75658 sys1.cpu.IR[15]
.sym 75663 sys1.cdo[9]
.sym 75666 sys1.cpu.regs[2][31]
.sym 75667 sys1.ram0.ram_array.7.0.0_RDATA
.sym 75668 sys1.wr_LORA
.sym 75670 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 75672 sys1.owr[0]
.sym 75673 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 75676 sys1.uart2.divider[8]
.sym 75682 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 75689 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 75691 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 75692 sys1.cpu.IR[15]
.sym 75693 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 75694 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 75696 sys1.cpu.regs[14][26]
.sym 75699 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 75700 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 75701 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 75704 sys1.cpu.regs[9][26]
.sym 75707 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 75711 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 75712 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 75713 sys1.cpu.regs[8][26]
.sym 75715 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 75718 sys1.cpu.regsD[26]
.sym 75719 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 75722 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 75723 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 75724 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 75725 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 75731 sys1.cpu.regsD[26]
.sym 75740 sys1.cpu.regs[8][26]
.sym 75742 sys1.cpu.IR[15]
.sym 75743 sys1.cpu.regs[9][26]
.sym 75746 sys1.cpu.regs[9][26]
.sym 75747 sys1.cpu.regs[8][26]
.sym 75748 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 75749 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 75752 sys1.cpu.regs[14][26]
.sym 75753 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 75754 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 75764 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 75765 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 75766 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 75767 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 75768 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 75769 clk_$glb_clk
.sym 75771 sys1.uart2.divider[8]
.sym 75773 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 75774 sys1.uart2.divider[9]
.sym 75778 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 75784 sys1.ram0.ram_array.7.0.0_RDATA_1
.sym 75785 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 75795 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 75796 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 75797 sys1.uart2.rxst
.sym 75801 sys1.cpu.Bimm[12]
.sym 75802 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 75804 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 75806 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 75814 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 75815 sys1.cpu.rd_SB_LUT4_I3_2_I1
.sym 75817 sys1.cpu.rd_SB_LUT4_I2_I1
.sym 75818 sys1.cpu.rd_SB_LUT4_I3_6_O
.sym 75821 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 75822 sys1.cpu.rd_SB_LUT4_I1_1_O
.sym 75823 sys1.cpu.rd_SB_LUT4_I1_O
.sym 75833 sys1.cpu.rd[0]
.sym 75843 sys1.cpu.regsD[26]
.sym 75846 sys1.cpu.rd[0]
.sym 75847 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 75848 sys1.cpu.rd_SB_LUT4_I3_2_I1
.sym 75851 sys1.cpu.rd_SB_LUT4_I1_1_O
.sym 75852 sys1.cpu.rd_SB_LUT4_I1_O
.sym 75854 sys1.cpu.rd_SB_LUT4_I3_6_O
.sym 75857 sys1.cpu.rd_SB_LUT4_I1_O
.sym 75858 sys1.cpu.rd_SB_LUT4_I1_1_O
.sym 75859 sys1.cpu.rd_SB_LUT4_I3_6_O
.sym 75864 sys1.cpu.rd_SB_LUT4_I3_6_O
.sym 75865 sys1.cpu.rd_SB_LUT4_I1_1_O
.sym 75866 sys1.cpu.rd_SB_LUT4_I1_O
.sym 75870 sys1.cpu.rd_SB_LUT4_I3_2_I1
.sym 75871 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 75872 sys1.cpu.rd[0]
.sym 75875 sys1.cpu.rd_SB_LUT4_I1_1_O
.sym 75876 sys1.cpu.rd_SB_LUT4_I3_6_O
.sym 75878 sys1.cpu.rd_SB_LUT4_I1_O
.sym 75882 sys1.cpu.rd[0]
.sym 75883 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 75884 sys1.cpu.rd_SB_LUT4_I2_I1
.sym 75888 sys1.cpu.regsD[26]
.sym 75891 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 75892 clk_$glb_clk
.sym 75895 sys1.uart2.divrx_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 75896 sys1.uart2.divrx_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 75897 sys1.uart2.divrx_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 75898 sys1.uart2.divrx_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 75899 sys1.uart2.divrx_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 75900 sys1.uart2.divrx_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 75901 sys1.uart2.divrx_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 75904 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 75910 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 75914 sys1.cpu.rd_SB_LUT4_I3_6_O
.sym 75917 sys1.cpu.regs[14][26]
.sym 75919 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 75920 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 75922 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 75923 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 75926 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 75927 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 75937 sys1.cpu.rd_SB_LUT4_I2_6_I1
.sym 75938 sys1.cpu.rd_SB_LUT4_I3_2_I1
.sym 75939 sys1.cpu.rd[0]
.sym 75940 sys1.cpu.rd_SB_LUT4_I2_I1
.sym 75944 sys1.cpu.rd_SB_LUT4_I3_I1
.sym 75947 sys1.cpu.rd[0]
.sym 75948 sys1.cpu.regsD[31]
.sym 75953 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 75959 sys1.cpu.rd[0]
.sym 75960 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 75968 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 75970 sys1.cpu.rd_SB_LUT4_I3_I1
.sym 75971 sys1.cpu.rd[0]
.sym 75974 sys1.cpu.rd[0]
.sym 75975 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 75977 sys1.cpu.rd_SB_LUT4_I2_6_I1
.sym 75980 sys1.cpu.rd_SB_LUT4_I2_6_I1
.sym 75981 sys1.cpu.rd[0]
.sym 75982 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 75986 sys1.cpu.rd_SB_LUT4_I2_I1
.sym 75987 sys1.cpu.rd[0]
.sym 75989 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 75992 sys1.cpu.regsD[31]
.sym 75999 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 76000 sys1.cpu.rd_SB_LUT4_I3_2_I1
.sym 76001 sys1.cpu.rd[0]
.sym 76004 sys1.cpu.rd[0]
.sym 76005 sys1.cpu.rd_SB_LUT4_I3_2_I1
.sym 76006 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 76010 sys1.cpu.rd_SB_LUT4_I2_I1
.sym 76011 sys1.cpu.rd[0]
.sym 76013 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 76014 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 76015 clk_$glb_clk
.sym 76017 sys1.uart2.divrx_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 76018 sys1.uart2.divrx_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 76019 sys1.uart2.divrx_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 76020 sys1.uart2.divrx[11]
.sym 76021 sys1.uart2.divrx[8]
.sym 76022 sys1.uart2.divrx[9]
.sym 76023 sys1.uart2.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 76024 sys1.uart2.divrx[10]
.sym 76026 sys1.spi1.sck_SB_LUT4_I3_O
.sym 76030 ICE_LED1_SB_DFFESR_Q_D
.sym 76032 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 76034 ICE_LED4$SB_IO_OUT
.sym 76035 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 76036 ICE_LED4_SB_DFFESR_Q_D
.sym 76037 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 76042 sys1.cpu.regs[6]_SB_DFFE_Q_E
.sym 76044 sys1.cpu.IR[15]
.sym 76048 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 76050 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 76062 sys1.cpu.regsD[31]
.sym 76065 sys1.uwrbaud2
.sym 76069 sys1.uart2.rxst
.sym 76072 sys1.uart2.rxst0
.sym 76085 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 76106 sys1.uwrbaud2
.sym 76128 sys1.uart2.rxst0
.sym 76129 sys1.uart2.rxst
.sym 76136 sys1.cpu.regsD[31]
.sym 76137 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 76138 clk_$glb_clk
.sym 76141 sys1.uart2.divider[1]
.sym 76143 sys1.uart2.divider[2]
.sym 76144 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 76145 sys1.uart2.rrxd_SB_LUT4_I1_I3
.sym 76146 sys1.uart2.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 76152 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 76157 sys1.uart2.divider[11]
.sym 76160 sys1.uart2.divider[10]
.sym 76161 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 76162 sys1.uart2.rrxd[0]
.sym 76164 EN_1V4_M4_SB_DFFESR_Q_D
.sym 76170 sys1.cpu.IR[15]
.sym 76172 sys1.owr[0]
.sym 76174 $PACKER_GND_NET
.sym 76184 sys1.cdi[15]
.sym 76185 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 76194 sys1.cdi[31]
.sym 76195 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 76198 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 76203 sys1.uart2.rxst
.sym 76220 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 76221 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 76222 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 76238 sys1.cdi[31]
.sym 76250 sys1.uart2.rxst
.sym 76258 sys1.cdi[15]
.sym 76261 clk_$glb_clk
.sym 76263 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 76266 sys1.uart2.rrxd[1]
.sym 76267 sys1.uart2.rxst_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 76268 sys1.uart2.cbrx[1]
.sym 76269 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76276 sys1.uart2.rrxd[0]
.sym 76278 sys1.divider_LORA[1]
.sym 76281 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 76282 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 76286 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 76287 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 76289 sys1.uart2.rxst
.sym 76291 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 76292 sys1.cpu.Bimm[12]
.sym 76315 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76324 EN_1V4_M4_SB_DFFESR_Q_D
.sym 76325 EN_5V_UP_SB_DFFESR_Q_D
.sym 76350 EN_5V_UP_SB_DFFESR_Q_D
.sym 76375 EN_1V4_M4_SB_DFFESR_Q_D
.sym 76383 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76384 clk_$glb_clk
.sym 76385 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 76387 sys1.uart2.rxst_SB_LUT4_O_I3
.sym 76388 sys1.uart2.rxst_SB_LUT4_O_I2
.sym 76389 sys1.uart2.rxst_SB_LUT4_O_I0
.sym 76390 sys1.uart2.cbrx[2]
.sym 76391 sys1.uart2.cbrx[0]
.sym 76392 sys1.uart2.rxst_SB_LUT4_O_I1
.sym 76393 sys1.uart2.rxst
.sym 76394 sys1.ca[5]
.sym 76398 ICE_LED4_SB_DFFESR_Q_D
.sym 76399 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 76400 sys1.uart2.rrxd[0]
.sym 76403 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 76405 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 76407 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 76411 EN_5V_UP_SB_DFFESR_Q_D
.sym 76413 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 76416 sys1.owr[0]
.sym 76419 sys1.divider_LORA[5]
.sym 76431 sys1.uart2.rxst_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 76451 sys1.cpu.regsD[10]
.sym 76472 sys1.uart2.rxst_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 76487 sys1.cpu.regsD[10]
.sym 76506 sys1.cpu.regs[10]_SB_DFFE_Q_E_$glb_ce
.sym 76507 clk_$glb_clk
.sym 76509 cnt[14]
.sym 76511 cnt[12]
.sym 76515 ICE_LED3$SB_IO_OUT
.sym 76516 cnt[10]
.sym 76530 ICE_LED4_SB_DFFESR_Q_D
.sym 76550 sys1.cpu.regsD[14]
.sym 76577 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 76621 sys1.cpu.regsD[14]
.sym 76629 sys1.cpu.regs[9]_SB_DFFE_Q_E
.sym 76630 clk_$glb_clk
.sym 76633 cnt[18]
.sym 76634 sys1.cpu.regs[0][15]
.sym 76638 cnt[20]
.sym 76645 ICE_LED3$SB_IO_OUT
.sym 76659 $PACKER_GND_NET
.sym 76660 sys1.cpu.regsD[10]
.sym 76678 sys1.cpu.regsD[10]
.sym 76684 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 76721 sys1.cpu.regsD[10]
.sym 76752 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 76753 clk_$glb_clk
.sym 76766 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 76774 sys1.cpu.regs[0][15]
.sym 76857 sys1.cpu.regs[0][7]
.sym 76861 sys1.uart1.cbrx[1]
.sym 76868 sys1.uart1.divrx_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 76870 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 76872 sys1.cpu.PCci[8]
.sym 76886 sys1.uart1.divrx_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 76901 sys1.uart1.cbrx[0]
.sym 76903 $PACKER_VCC_NET
.sym 76904 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 76908 sys1.uart1.cbrx_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 76912 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 76918 sys1.uart1.cbrx_SB_LUT4_O_I3
.sym 76920 sys1.uart1.cbrx[2]
.sym 76922 sys1.uart1.rxst_SB_LUT4_O_I3
.sym 76923 sys1.uart1.rxst_SB_LUT4_O_I2
.sym 76924 sys1.uart1.rxst_SB_LUT4_O_I0
.sym 76927 sys1.uart1.cbrx[1]
.sym 76929 $nextpnr_ICESTORM_LC_67$O
.sym 76932 sys1.uart1.cbrx[0]
.sym 76935 sys1.uart1.rxst_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 76936 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 76937 $PACKER_VCC_NET
.sym 76938 sys1.uart1.cbrx[1]
.sym 76939 sys1.uart1.cbrx[0]
.sym 76941 sys1.uart1.rxst_SB_LUT4_O_I0_SB_LUT4_I1_I3[3]
.sym 76942 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 76943 sys1.uart1.cbrx[2]
.sym 76944 $PACKER_VCC_NET
.sym 76945 sys1.uart1.rxst_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 76948 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 76949 sys1.uart1.rxst_SB_LUT4_O_I0
.sym 76951 sys1.uart1.rxst_SB_LUT4_O_I0_SB_LUT4_I1_I3[3]
.sym 76955 sys1.uart1.cbrx_SB_LUT4_O_I3
.sym 76960 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 76962 sys1.uart1.cbrx_SB_LUT4_O_I3
.sym 76966 sys1.uart1.rxst_SB_LUT4_O_I0
.sym 76967 sys1.uart1.cbrx_SB_LUT4_O_I3
.sym 76968 sys1.uart1.rxst_SB_LUT4_O_I3
.sym 76969 sys1.uart1.rxst_SB_LUT4_O_I2
.sym 76974 sys1.uart1.rxst_SB_LUT4_O_I2
.sym 76976 sys1.uart1.cbrx_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 76977 clk_$glb_clk
.sym 76986 sys1.uart1.divider[8]
.sym 76990 sys1.uart1.divider[10]
.sym 76995 sys1.cpu.regsD[7]
.sym 77004 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 77008 TXD1$SB_IO_OUT
.sym 77020 sys1.cpu.regs[0][7]
.sym 77037 sys1.uart1.divrx_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 77042 sys1.uart1.divrx[4]
.sym 77044 sys1.uart1.divrx[10]
.sym 77045 sys1.uart1.divider[10]
.sym 77048 sys1.uart1.divrx_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 77062 $PACKER_VCC_NET
.sym 77067 sys1.uart1.divrx[7]
.sym 77070 $PACKER_VCC_NET
.sym 77073 sys1.uart1.divrx[4]
.sym 77080 sys1.uart1.divrx[0]
.sym 77081 sys1.uart1.divrx[5]
.sym 77084 sys1.uart1.divrx[3]
.sym 77085 sys1.uart1.divrx[2]
.sym 77086 sys1.uart1.divrx[1]
.sym 77088 sys1.uart1.divrx[0]
.sym 77090 sys1.uart1.divrx[6]
.sym 77092 $nextpnr_ICESTORM_LC_65$O
.sym 77094 sys1.uart1.divrx[0]
.sym 77098 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 77100 $PACKER_VCC_NET
.sym 77101 sys1.uart1.divrx[1]
.sym 77102 sys1.uart1.divrx[0]
.sym 77104 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 77106 $PACKER_VCC_NET
.sym 77107 sys1.uart1.divrx[2]
.sym 77108 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 77110 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 77112 $PACKER_VCC_NET
.sym 77113 sys1.uart1.divrx[3]
.sym 77114 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 77116 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 77118 $PACKER_VCC_NET
.sym 77119 sys1.uart1.divrx[4]
.sym 77120 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 77122 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 77124 $PACKER_VCC_NET
.sym 77125 sys1.uart1.divrx[5]
.sym 77126 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 77128 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 77130 sys1.uart1.divrx[6]
.sym 77131 $PACKER_VCC_NET
.sym 77132 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 77134 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 77136 $PACKER_VCC_NET
.sym 77137 sys1.uart1.divrx[7]
.sym 77138 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 77142 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 77143 sys1.uart1.divtx[6]
.sym 77144 sys1.uart1.divtx[2]
.sym 77145 sys1.uart1.divtx[5]
.sym 77146 sys1.uart1.divtx[8]
.sym 77147 sys1.uart1.divtx[7]
.sym 77148 sys1.uart1.divtx[3]
.sym 77149 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 77154 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 77156 $PACKER_VCC_NET
.sym 77169 sys1.uart1.divtx[7]
.sym 77170 sys1.cdo[8]
.sym 77171 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 77173 sys1.uart1.divtx_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 77176 sys1.cpu.regsD[24]
.sym 77177 sys1.uart1.divtx_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 77178 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 77183 sys1.uart1.divrx_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 77184 sys1.uart1.divider[7]
.sym 77186 sys1.uart1.divider[8]
.sym 77190 sys1.uart1.divrx_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 77191 sys1.uart1.divider[9]
.sym 77192 sys1.uart1.divrx_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 77193 sys1.uart1.divider[11]
.sym 77194 sys1.uart1.divrx[10]
.sym 77196 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 77198 sys1.uart1.divrx[7]
.sym 77202 sys1.uart1.divrx[11]
.sym 77205 $PACKER_VCC_NET
.sym 77209 sys1.uart1.divrx[10]
.sym 77211 sys1.uart1.divrx[8]
.sym 77212 sys1.uart1.divrx[9]
.sym 77213 $PACKER_VCC_NET
.sym 77215 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 77217 sys1.uart1.divrx[8]
.sym 77218 $PACKER_VCC_NET
.sym 77219 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 77221 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 77223 sys1.uart1.divrx[9]
.sym 77224 $PACKER_VCC_NET
.sym 77225 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 77227 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 77229 $PACKER_VCC_NET
.sym 77230 sys1.uart1.divrx[10]
.sym 77231 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 77234 sys1.uart1.divrx[11]
.sym 77235 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 77236 sys1.uart1.divider[11]
.sym 77237 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 77240 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 77241 sys1.uart1.divider[8]
.sym 77242 sys1.uart1.divrx_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 77246 sys1.uart1.divider[9]
.sym 77247 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 77249 sys1.uart1.divrx_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 77252 sys1.uart1.divrx[9]
.sym 77253 sys1.uart1.divrx[8]
.sym 77254 sys1.uart1.divrx[7]
.sym 77255 sys1.uart1.divrx[10]
.sym 77258 sys1.uart1.divider[7]
.sym 77260 sys1.uart1.divrx_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 77261 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 77263 clk_$glb_clk
.sym 77265 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 77266 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 77267 sys1.cpu.regs[0][28]
.sym 77268 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 77269 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 77270 sys1.cpu.regs[0][5]
.sym 77271 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 77272 sys1.cpu.regs[0][24]
.sym 77278 sys1.uwrbaud1
.sym 77280 sys1.cpu.regsD[28]
.sym 77283 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 77284 sys1.uart1.divrx[6]
.sym 77285 sys1.uart1.divider[3]
.sym 77288 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 77289 sys1.uart1.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 77290 sys1.uart1.divtx_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 77291 sys1.uart1.divtx[5]
.sym 77293 sys1.uart1.divtx[8]
.sym 77294 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 77295 sys1.uart1.divider[2]
.sym 77297 sys1.uart1.divtx[3]
.sym 77298 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77306 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 77308 sys1.uart1.divider[5]
.sym 77309 sys1.uart1.divrx[10]
.sym 77312 sys1.uart1.divrx[0]
.sym 77313 sys1.uart1.divider[3]
.sym 77314 sys1.uart1.divider[0]
.sym 77315 sys1.uart1.divrx_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 77316 sys1.uart1.divrx_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 77317 sys1.uart1.divrx[2]
.sym 77318 sys1.uart1.divrx[3]
.sym 77319 sys1.uart1.divrx[9]
.sym 77320 sys1.uart1.divider[10]
.sym 77322 sys1.uart1.divider[1]
.sym 77325 sys1.uart1.divrx_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 77326 sys1.uart1.divider[3]
.sym 77328 sys1.uart1.divider[11]
.sym 77332 sys1.uart1.divrx_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 77334 sys1.uart1.divider[4]
.sym 77335 sys1.uart1.divider[4]
.sym 77336 sys1.uart1.divrx_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 77339 sys1.uart1.divider[4]
.sym 77340 sys1.uart1.divrx[3]
.sym 77341 sys1.uart1.divrx[2]
.sym 77342 sys1.uart1.divider[3]
.sym 77345 sys1.uart1.divrx[10]
.sym 77346 sys1.uart1.divrx[9]
.sym 77347 sys1.uart1.divider[10]
.sym 77348 sys1.uart1.divider[11]
.sym 77351 sys1.uart1.divrx_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 77352 sys1.uart1.divider[4]
.sym 77353 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 77357 sys1.uart1.divrx_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 77358 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 77359 sys1.uart1.divider[10]
.sym 77363 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 77365 sys1.uart1.divider[3]
.sym 77366 sys1.uart1.divrx_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 77370 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 77371 sys1.uart1.divrx_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 77372 sys1.uart1.divider[1]
.sym 77375 sys1.uart1.divrx[0]
.sym 77377 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 77378 sys1.uart1.divider[0]
.sym 77382 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 77383 sys1.uart1.divrx_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 77384 sys1.uart1.divider[5]
.sym 77386 clk_$glb_clk
.sym 77389 sys1.uart1.divtx_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 77390 sys1.uart1.divtx_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 77391 sys1.uart1.divtx_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 77392 sys1.uart1.divtx_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 77393 sys1.uart1.divtx_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 77394 sys1.uart1.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 77395 sys1.uart1.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 77397 sys1.control_ICE[10]
.sym 77400 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 77401 sys1.uart1.divtx[0]
.sym 77402 sys1.uart1.divider[5]
.sym 77403 sys1.uwrbaud1
.sym 77404 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 77406 $PACKER_VCC_NET
.sym 77408 sys1.wr_spi_ICE
.sym 77410 sys1.uart1.divider[0]
.sym 77411 sys1.cpu.regs[0][28]
.sym 77412 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 77413 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 77414 sys1.uart1.divtx[4]
.sym 77415 sys1.uart1.divider[11]
.sym 77419 sys1.uart1.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 77421 sys1.uart1.divider[4]
.sym 77422 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 77423 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 77433 sys1.cdo[13]
.sym 77440 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 77450 sys1.cdo[27]
.sym 77465 sys1.cdo[27]
.sym 77507 sys1.cdo[13]
.sym 77508 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 77509 clk_$glb_clk
.sym 77510 reset_$glb_sr
.sym 77511 sys1.uart1.divtx_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 77512 sys1.uart1.divtx_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 77513 sys1.uart1.divtx_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 77514 sys1.uart1.divtx[11]
.sym 77515 sys1.uart1.divtx[9]
.sym 77516 sys1.uart1.divtx[1]
.sym 77517 sys1.uart1.divtx[10]
.sym 77518 sys1.uart1.divtx[4]
.sym 77526 sys1.spi0.bitcnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 77527 sys1.control_ICE[9]
.sym 77528 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 77529 sys1.uart1.divtx[0]
.sym 77530 sys1.spi0.bitcnt[3]
.sym 77533 sys1.cpu.regs[11][28]
.sym 77534 sys1.spi0.bitcnt[2]
.sym 77535 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 77539 sys1.cpu.PCci[28]
.sym 77540 sys1.cpu.regs[8][29]
.sym 77553 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 77554 sys1.uwrbaud1
.sym 77564 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 77573 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 77578 ICE_LED1_SB_DFFESR_Q_D
.sym 77586 ICE_LED1_SB_DFFESR_Q_D
.sym 77598 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 77603 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 77624 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 77631 sys1.uwrbaud1
.sym 77632 clk_$glb_clk
.sym 77633 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 77635 sys1.irqvect[0][12]
.sym 77636 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 77642 sys1.uart0.divtx[8]
.sym 77645 sys1.cpu.PC[30]
.sym 77646 sys1.cpu.regs[14][28]
.sym 77647 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 77648 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 77649 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 77650 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 77651 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 77652 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 77654 $PACKER_VCC_NET
.sym 77655 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 77657 sys1.uwrtx1
.sym 77659 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 77660 sys1.irqvect[1][28]
.sym 77662 sys1.control_ICE[11]
.sym 77663 sys1.cdo[8]
.sym 77665 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 77668 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 77669 sys1.irqvect[0][12]
.sym 77686 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 77698 sys1.cpu.regsD[29]
.sym 77709 sys1.cpu.regsD[29]
.sym 77754 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 77755 clk_$glb_clk
.sym 77759 sys1.irqvect[1][14]
.sym 77760 sys1.irqvect[1][9]
.sym 77764 sys1.irqvect[1][28]
.sym 77768 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 77779 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 77780 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 77784 sys1.cdo[12]
.sym 77787 sys1.cdo[12]
.sym 77788 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 77790 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 77791 sys1.cpu.PC[28]
.sym 77799 sys1.uart1.rxst
.sym 77803 sys1.cpu.PC[8]
.sym 77807 sys1.cpu.rdata_SB_LUT4_O_28_I2
.sym 77811 sys1.cpu.rdata_SB_LUT4_O_28_I3
.sym 77812 sys1.cpu.rdata_SB_LUT4_O_28_I1
.sym 77817 sys1.cpu.PC[28]
.sym 77818 sys1.cpu.PC[30]
.sym 77822 sys1.cpu.PC[3]
.sym 77825 sys1.uart1.rxst0
.sym 77832 sys1.uart1.rxst
.sym 77833 sys1.uart1.rxst0
.sym 77837 sys1.cpu.PC[8]
.sym 77844 sys1.cpu.PC[28]
.sym 77849 sys1.uart1.rxst
.sym 77855 sys1.cpu.rdata_SB_LUT4_O_28_I3
.sym 77857 sys1.cpu.rdata_SB_LUT4_O_28_I2
.sym 77858 sys1.cpu.rdata_SB_LUT4_O_28_I1
.sym 77863 sys1.cpu.PC[3]
.sym 77876 sys1.cpu.PC[30]
.sym 77878 clk_$glb_clk
.sym 77880 sys1.irqvect[7][15]
.sym 77881 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 77882 sys1.irqvect[7][12]
.sym 77883 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 77884 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 77886 sys1.irqvect[7][9]
.sym 77887 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 77892 sys1.cpu.regsD[29]
.sym 77895 $PACKER_VCC_NET
.sym 77903 sys1.cpu.regsD[11]
.sym 77904 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 77905 sys1.cpu.regs[11][30]
.sym 77908 sys1.irqvect[3][12]
.sym 77911 sys1.cdo[30]
.sym 77914 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 77915 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 77925 sys1.irqvect[4][12]
.sym 77928 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 77935 sys1.cdo[30]
.sym 77938 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 77939 sys1.irqvect[0][12]
.sym 77941 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 77944 sys1.cdo[12]
.sym 77947 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 77948 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 77952 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 77954 sys1.irqvect[0][12]
.sym 77955 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 77956 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 77957 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 77966 sys1.irqvect[4][12]
.sym 77969 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 77975 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 77984 sys1.cdo[30]
.sym 77993 sys1.cdo[12]
.sym 78000 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 78001 clk_$glb_clk
.sym 78002 reset_$glb_sr
.sym 78005 sys1.cpu.regs[13][13]
.sym 78020 EN_1V4_M4$SB_IO_OUT
.sym 78031 sys1.cpu.PCci[28]
.sym 78032 sys1.cpu.regsD[13]
.sym 78034 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78035 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 78036 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I2
.sym 78038 sys1.cpu.regsQ1[29]
.sym 78046 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 78047 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78048 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 78051 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 78053 sys1.irqvect[6][30]
.sym 78055 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 78057 sys1.irqvect[3][30]
.sym 78067 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 78070 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78071 sys1.cdo[30]
.sym 78074 sys1.cdo[15]
.sym 78075 sys1.cdo[12]
.sym 78077 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 78078 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78079 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 78080 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 78084 sys1.cdo[30]
.sym 78095 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 78096 sys1.irqvect[6][30]
.sym 78097 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78098 sys1.irqvect[3][30]
.sym 78101 sys1.cdo[12]
.sym 78116 sys1.cdo[15]
.sym 78123 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 78124 clk_$glb_clk
.sym 78125 reset_$glb_sr
.sym 78126 sys1.irqvect[7][30]
.sym 78127 sys1.cpu.rdata_SB_LUT4_O_1_I1
.sym 78138 sys1.cpu.regs[11][11]
.sym 78140 $PACKER_VCC_NET
.sym 78144 $PACKER_VCC_NET
.sym 78145 sys1.cpu.rdata_SB_LUT4_O_6_I1
.sym 78146 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 78149 sys1.cpu.regs[13][13]
.sym 78150 sys1.cpu.regsQ1[28]
.sym 78151 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78152 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 78154 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 78155 sys1.cdo[8]
.sym 78156 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78157 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 78158 sys1.control_ICE[11]
.sym 78159 sys1.cpu.mmode
.sym 78160 sys1.cdo[15]
.sym 78167 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 78168 sys1.cdo[12]
.sym 78170 sys1.ram0.ram_array.15.0.0_RDATA
.sym 78171 sys1.ram0.ram_array.15.1.0_RDATA
.sym 78172 sys1.irqvect[1][12]
.sym 78174 sys1.cdo[24]
.sym 78175 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78176 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78177 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 78178 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 78179 sys1.irqvect[6][12]
.sym 78180 sys1.irqvect[3][12]
.sym 78183 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 78184 sys1.irqvect[2][12]
.sym 78185 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 78186 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 78188 sys1.cdo[30]
.sym 78190 sys1.irqvect[2][30]
.sym 78191 sys1.irqvect[7][30]
.sym 78192 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 78193 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 78194 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78196 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 78200 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78201 sys1.irqvect[6][12]
.sym 78202 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78203 sys1.irqvect[2][12]
.sym 78206 sys1.cdo[12]
.sym 78212 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 78213 sys1.irqvect[1][12]
.sym 78214 sys1.irqvect[3][12]
.sym 78215 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 78218 sys1.ram0.ram_array.15.0.0_RDATA
.sym 78219 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 78220 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 78221 sys1.ram0.ram_array.15.1.0_RDATA
.sym 78224 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78225 sys1.irqvect[2][30]
.sym 78226 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 78227 sys1.irqvect[7][30]
.sym 78232 sys1.cdo[24]
.sym 78236 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 78237 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 78238 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 78239 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78242 sys1.cdo[30]
.sym 78246 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 78247 clk_$glb_clk
.sym 78248 reset_$glb_sr
.sym 78249 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 78253 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 78260 sys1.cpu.regsD[27]
.sym 78261 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 78266 sys1.cpu.regsD[27]
.sym 78268 $PACKER_VCC_NET
.sym 78269 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 78274 sys1.cdo[24]
.sym 78276 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3
.sym 78277 sys1.cpu.PC[13]
.sym 78280 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I2
.sym 78281 sys1.cpu.regsQ1[12]
.sym 78282 sys1.cpu.PC[12]
.sym 78283 sys1.cdo[12]
.sym 78293 sys1.cpu.PC1[13]
.sym 78296 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78298 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I3
.sym 78299 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I3
.sym 78301 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 78303 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I2
.sym 78304 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0
.sym 78306 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I2
.sym 78309 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I2
.sym 78311 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78312 sys1.cpu.PC0[13]
.sym 78313 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 78319 sys1.cpu.mmode
.sym 78320 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I3
.sym 78329 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0
.sym 78330 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I2
.sym 78331 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I3
.sym 78332 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78335 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I2
.sym 78336 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78337 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I3
.sym 78338 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 78341 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I3
.sym 78342 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78343 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I2
.sym 78344 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 78355 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I2
.sym 78359 sys1.cpu.mmode
.sym 78361 sys1.cpu.PC0[13]
.sym 78362 sys1.cpu.PC1[13]
.sym 78370 clk_$glb_clk
.sym 78371 reset_$glb_sr
.sym 78373 sys1.cpu.PC0[16]
.sym 78374 sys1.cpu.PC0[29]
.sym 78375 sys1.cpu.PC0[26]
.sym 78376 sys1.cpu.PC0[12]
.sym 78377 sys1.cpu.PC0[28]
.sym 78378 sys1.cpu.PC0[13]
.sym 78384 sys1.cpu.rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 78388 $PACKER_VCC_NET
.sym 78389 sys1.irqvect[1][12]
.sym 78390 sys1.cpu.regsD[11]
.sym 78391 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I2
.sym 78394 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I3
.sym 78396 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 78397 sys1.cdo[30]
.sym 78399 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 78400 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 78401 sys1.cdo_SB_LUT4_O_7_I3
.sym 78403 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 78404 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I3
.sym 78405 sys1.cdo[16]
.sym 78407 sys1.cdo[31]
.sym 78415 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 78422 sys1.cpu.PC1[12]
.sym 78433 sys1.cpu.PC0[12]
.sym 78434 sys1.cdo[24]
.sym 78436 sys1.cpu.mmode
.sym 78438 sys1.cdo[20]
.sym 78441 sys1.cdo[21]
.sym 78442 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78444 sys1.cdo[28]
.sym 78448 sys1.cdo[20]
.sym 78454 sys1.cdo[21]
.sym 78458 sys1.cpu.PC0[12]
.sym 78459 sys1.cpu.mmode
.sym 78460 sys1.cpu.PC1[12]
.sym 78467 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78473 sys1.cdo[24]
.sym 78476 sys1.cdo[24]
.sym 78484 sys1.cdo[28]
.sym 78489 sys1.cdo[20]
.sym 78492 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 78493 clk_$glb_clk
.sym 78494 reset_$glb_sr
.sym 78495 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 78497 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 78498 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 78500 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 78501 sys1.cpu.regsQ1[16]
.sym 78505 sys1.owr[0]
.sym 78506 sys1.cpu.rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I1
.sym 78507 sys1.cpu.rdata_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.sym 78508 sys1.cpu.PC0[13]
.sym 78510 sys1.owr[0]
.sym 78512 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 78515 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 78517 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78519 sys1.cpu.regsQ1[29]
.sym 78520 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 78521 sys1.cpu.PC0[26]
.sym 78522 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78523 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I2
.sym 78524 sys1.cdo[20]
.sym 78525 sys1.cpu.PC0[28]
.sym 78527 sys1.cdo[21]
.sym 78528 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 78529 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I3
.sym 78537 sys1.cpu.PC0[16]
.sym 78546 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I2
.sym 78547 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78548 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 78551 sys1.cpu.PC1[16]
.sym 78552 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 78553 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I3
.sym 78554 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0
.sym 78557 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I2
.sym 78560 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3
.sym 78561 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I3
.sym 78563 sys1.cpu.mmode
.sym 78566 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I2
.sym 78575 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I2
.sym 78576 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 78577 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I3
.sym 78578 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78587 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 78588 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I3
.sym 78589 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I2
.sym 78590 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78593 sys1.cpu.PC1[16]
.sym 78594 sys1.cpu.PC0[16]
.sym 78595 sys1.cpu.mmode
.sym 78611 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I2
.sym 78612 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78613 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3
.sym 78614 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0
.sym 78616 clk_$glb_clk
.sym 78617 reset_$glb_sr
.sym 78618 sys1.irqvect[7][16]
.sym 78619 sys1.irqvect[7][19]
.sym 78620 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0
.sym 78621 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 78622 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 78623 sys1.irqvect[7][18]
.sym 78625 sys1.cdo[18]
.sym 78631 sys1.cdo[25]
.sym 78632 $PACKER_VCC_NET
.sym 78634 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I2
.sym 78635 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I3
.sym 78637 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 78638 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 78640 EN_5V_UP_SB_DFFESR_Q_D
.sym 78641 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 78642 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 78643 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78644 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 78645 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 78646 sys1.irqvect[0][18]
.sym 78647 sys1.cdo[8]
.sym 78649 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 78652 sys1.cpu.rdata_SB_LUT4_O_18_I1_SB_LUT4_O_I1
.sym 78659 sys1.irqvect[4][19]
.sym 78661 sys1.irqvect[2][19]
.sym 78662 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78667 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78668 sys1.irqvect[0][19]
.sym 78669 sys1.irqvect[5][19]
.sym 78670 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 78673 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 78674 sys1.irqvect[6][19]
.sym 78675 sys1.cdo[16]
.sym 78676 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 78677 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 78678 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 78679 sys1.cdo[19]
.sym 78682 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78683 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 78684 sys1.irqvect[7][19]
.sym 78688 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 78690 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 78706 sys1.cdo[19]
.sym 78710 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78711 sys1.irqvect[7][19]
.sym 78712 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 78713 sys1.irqvect[6][19]
.sym 78716 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 78717 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 78718 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 78719 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 78722 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 78723 sys1.irqvect[4][19]
.sym 78724 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 78725 sys1.irqvect[0][19]
.sym 78728 sys1.cdo[16]
.sym 78734 sys1.irqvect[5][19]
.sym 78735 sys1.irqvect[2][19]
.sym 78736 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 78737 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 78738 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 78739 clk_$glb_clk
.sym 78740 reset_$glb_sr
.sym 78742 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 78743 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 78746 sys1.cpu.PC1[14]
.sym 78747 sys1.cpu.PC1[30]
.sym 78748 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 78753 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 78754 sys1.irqvect[0][19]
.sym 78759 sys1.dout_spi_LORA[28]
.sym 78760 $PACKER_VCC_NET
.sym 78762 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 78764 sys1.cpu.regs[0][25]
.sym 78765 $PACKER_VCC_NET
.sym 78767 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I2
.sym 78769 sys1.cpu.rdata_SB_LUT4_O_I3
.sym 78771 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 78772 sys1.cpu.regsQ1[12]
.sym 78774 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 78775 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 78776 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 78785 sys1.cpu.PC0[30]
.sym 78795 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 78797 sys1.cdo[19]
.sym 78800 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 78802 sys1.irqvect[4][16]
.sym 78804 sys1.cpu.PC1[30]
.sym 78806 sys1.cdo[16]
.sym 78810 sys1.cdo[18]
.sym 78812 sys1.cdo[20]
.sym 78813 sys1.cpu.mmode
.sym 78817 sys1.cdo[19]
.sym 78821 sys1.cdo[18]
.sym 78827 sys1.cpu.PC1[30]
.sym 78828 sys1.cpu.PC0[30]
.sym 78829 sys1.cpu.mmode
.sym 78842 sys1.cdo[16]
.sym 78845 sys1.cdo[20]
.sym 78851 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 78853 sys1.irqvect[4][16]
.sym 78861 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 78862 clk_$glb_clk
.sym 78863 reset_$glb_sr
.sym 78868 sys1.dout_spi_LORA[19]
.sym 78869 sys1.dout_spi_LORA[2]
.sym 78871 sys1.dout_spi_LORA[7]
.sym 78874 sys1.uart2.divider[9]
.sym 78877 $PACKER_VCC_NET
.sym 78879 sys1.cpu.PC0[30]
.sym 78883 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I2
.sym 78885 sys1.cpu.regsQ1[14]
.sym 78888 sys1.cdo_SB_LUT4_O_7_I3
.sym 78889 sys1.dout_spi_LORA[19]
.sym 78891 sys1.cdo[31]
.sym 78892 sys1.cdo[16]
.sym 78894 sys1.dout_spi_LORA[1]
.sym 78896 sys1.dout_spi_LORA[20]
.sym 78897 sys1.cdo[30]
.sym 78899 sys1.cdo[25]
.sym 78909 sys1.ram0.ram_array.6.1.0_RDATA
.sym 78913 sys1.ram0.ram_array.6.0.0_RDATA_1
.sym 78916 sys1.wr_LORA
.sym 78917 sys1.ram0.ram_array.6.0.0_RDATA
.sym 78920 EN_5V_UP_SB_DFFESR_Q_D
.sym 78921 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 78924 sys1.cpu.rdata_SB_LUT4_O_18_I1_SB_LUT4_O_I1
.sym 78934 sys1.ram0.ram_array.6.1.0_RDATA_1
.sym 78940 EN_5V_UP_SB_DFFESR_Q_D
.sym 78944 sys1.ram0.ram_array.6.0.0_RDATA_1
.sym 78945 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 78946 sys1.cpu.rdata_SB_LUT4_O_18_I1_SB_LUT4_O_I1
.sym 78947 sys1.ram0.ram_array.6.1.0_RDATA_1
.sym 78962 sys1.ram0.ram_array.6.1.0_RDATA
.sym 78963 sys1.ram0.ram_array.6.0.0_RDATA
.sym 78965 sys1.cpu.rdata_SB_LUT4_O_18_I1_SB_LUT4_O_I1
.sym 78984 sys1.wr_LORA
.sym 78985 clk_$glb_clk
.sym 78986 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 78993 sys1.dout_spi_LORA[18]
.sym 78994 sys1.dout_spi_LORA[3]
.sym 79001 sys1.cpu.rdata_SB_LUT4_O_21_I1_SB_LUT4_O_I1
.sym 79002 EN_5V_UP$SB_IO_OUT
.sym 79003 $PACKER_VCC_NET
.sym 79004 sys1.dout_spi_LORA[7]
.sym 79005 sys1.cpu.regsD[30]
.sym 79007 sys1.dout_spi_LORA[5]
.sym 79009 sys1.cpu.rdata_SB_LUT4_O_18_I1
.sym 79010 sys1.ca[9]
.sym 79011 sys1.cdo[21]
.sym 79013 sys1.dout_spi_LORA[21]
.sym 79015 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I2
.sym 79018 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 79020 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 79029 sys1.dout_spi_LORA[28]
.sym 79030 sys1.spi1.sck_SB_LUT4_I3_O
.sym 79031 sys1.control_LORA[5]
.sym 79033 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 79034 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 79035 sys1.din_spi_LORA[21]
.sym 79036 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 79037 sys1.wr_LORA
.sym 79038 sys1.din_spi_LORA[31]
.sym 79043 $PACKER_VCC_NET
.sym 79044 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 79045 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 79046 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 79047 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 79048 sys1.dout_spi_LORA[30]
.sym 79056 sys1.dout_spi_LORA[20]
.sym 79058 sys1.dout_spi_LORA[24]
.sym 79060 $nextpnr_ICESTORM_LC_36$O
.sym 79062 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 79066 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 79068 $PACKER_VCC_NET
.sym 79069 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 79072 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 79075 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 79078 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 79080 $PACKER_VCC_NET
.sym 79081 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 79084 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 79086 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 79091 sys1.din_spi_LORA[21]
.sym 79092 sys1.wr_LORA
.sym 79093 sys1.dout_spi_LORA[20]
.sym 79094 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 79097 sys1.wr_LORA
.sym 79098 sys1.control_LORA[5]
.sym 79099 sys1.dout_spi_LORA[30]
.sym 79100 sys1.din_spi_LORA[31]
.sym 79103 sys1.dout_spi_LORA[24]
.sym 79104 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 79105 sys1.dout_spi_LORA[28]
.sym 79106 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 79107 sys1.spi1.sck_SB_LUT4_I3_O
.sym 79108 clk_$glb_clk
.sym 79116 sys1.dout_spi_LORA[22]
.sym 79122 sys1.ram0.ram_array.6.0.0_RDATA_1
.sym 79123 sys1.dout_spi_LORA[28]
.sym 79124 sys1.owr[0]
.sym 79125 sys1.cpu.PC1[10]
.sym 79126 sys1.wr_LORA
.sym 79127 sys1.control_LORA[5]
.sym 79129 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 79130 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 79131 sys1.cpu.regs[13][25]
.sym 79132 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 79133 sys1.wr_LORA
.sym 79134 sys1.dout_spi_LORA[8]
.sym 79135 sys1.cdo[8]
.sym 79136 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 79137 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 79139 sys1.din_spi_LORA[2]
.sym 79140 sys1.cpu.regsD[25]
.sym 79141 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 79144 sys1.dout_spi_LORA[17]
.sym 79145 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 79151 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 79157 sys1.cdo[18]
.sym 79165 sys1.dout_spi_LORA[30]
.sym 79169 sys1.cdo[25]
.sym 79171 sys1.cdo[21]
.sym 79172 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 79173 sys1.dout_spi_LORA[26]
.sym 79177 sys1.dout_spi_LORA[25]
.sym 79178 sys1.wr_LORA
.sym 79180 sys1.dout_spi_LORA[29]
.sym 79181 sys1.cdo[22]
.sym 79182 sys1.cdo[31]
.sym 79187 sys1.cdo[22]
.sym 79196 sys1.cdo[31]
.sym 79205 sys1.cdo[25]
.sym 79208 sys1.cdo[18]
.sym 79214 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 79215 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 79216 sys1.dout_spi_LORA[25]
.sym 79217 sys1.dout_spi_LORA[29]
.sym 79220 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 79221 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 79222 sys1.dout_spi_LORA[26]
.sym 79223 sys1.dout_spi_LORA[30]
.sym 79229 sys1.cdo[21]
.sym 79230 sys1.wr_LORA
.sym 79231 clk_$glb_clk
.sym 79239 sys1.dout_spi_LORA[16]
.sym 79240 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 79245 sys1.din_spi_LORA[30]
.sym 79246 sys1.spi1.sck_SB_LUT4_I3_O
.sym 79249 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 79250 $PACKER_VCC_NET
.sym 79253 sys1.cpu.regs[0][27]
.sym 79254 sys1.spi1.sck_SB_LUT4_I3_O
.sym 79255 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 79256 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 79258 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 79260 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 79261 $PACKER_VCC_NET
.sym 79265 sys1.dout_spi_LORA[22]
.sym 79266 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 79267 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 79268 sys1.cpu.regsQ1[12]
.sym 79274 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 79276 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 79279 $PACKER_VCC_NET
.sym 79280 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79282 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 79284 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 79285 sys1.dout_spi_LORA[29]
.sym 79287 sys1.dout_spi_LORA[10]
.sym 79288 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 79289 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 79292 sys1.spi1.sck_SB_LUT4_I3_O
.sym 79293 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 79295 sys1.dout_spi_LORA[14]
.sym 79303 sys1.din_spi_LORA[30]
.sym 79304 sys1.wr_LORA
.sym 79305 $PACKER_VCC_NET
.sym 79306 $nextpnr_ICESTORM_LC_46$O
.sym 79308 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 79312 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 79314 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 79315 $PACKER_VCC_NET
.sym 79318 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 79320 $PACKER_VCC_NET
.sym 79321 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 79324 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 79326 $PACKER_VCC_NET
.sym 79327 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 79330 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 79332 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 79333 $PACKER_VCC_NET
.sym 79336 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 79338 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 79343 sys1.din_spi_LORA[30]
.sym 79344 sys1.wr_LORA
.sym 79345 sys1.dout_spi_LORA[29]
.sym 79346 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 79349 sys1.dout_spi_LORA[14]
.sym 79350 sys1.dout_spi_LORA[10]
.sym 79351 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 79352 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79353 sys1.spi1.sck_SB_LUT4_I3_O
.sym 79354 clk_$glb_clk
.sym 79356 sys1.din_spi_LORA[17]
.sym 79358 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 79360 sys1.din_spi_LORA[13]
.sym 79361 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 79362 sys1.din_spi_LORA[16]
.sym 79363 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 79368 sys1.ram0.ram_array.6.1.0_RDATA_1
.sym 79369 $PACKER_VCC_NET
.sym 79370 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 79373 sys1.dout_spi_LORA[23]
.sym 79374 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 79377 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I2
.sym 79378 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 79379 sys1.cdo[11]
.sym 79381 sys1.dout_spi_LORA[14]
.sym 79382 sys1.dout_spi_LORA[20]
.sym 79384 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 79386 sys1.dout_spi_LORA[1]
.sym 79391 sys1.cdo[26]
.sym 79399 sys1.spi1.sck_SB_LUT4_I3_O
.sym 79400 sys1.din_spi_LORA[1]
.sym 79402 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 79403 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 79404 sys1.dout_spi_LORA[0]
.sym 79411 sys1.dout_spi_LORA[16]
.sym 79412 sys1.wr_LORA
.sym 79415 $PACKER_VCC_NET
.sym 79420 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 79421 sys1.din_spi_LORA[17]
.sym 79426 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 79427 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 79429 $nextpnr_ICESTORM_LC_40$O
.sym 79432 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 79435 sys1.spi1.shreg_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 79437 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 79441 sys1.spi1.shreg_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 79443 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 79447 sys1.spi1.shreg_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 79449 $PACKER_VCC_NET
.sym 79450 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 79453 sys1.spi1.shreg_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 79455 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 79460 sys1.dout_spi_LORA[16]
.sym 79461 sys1.wr_LORA
.sym 79462 sys1.din_spi_LORA[17]
.sym 79463 sys1.spi1.shreg_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 79472 sys1.dout_spi_LORA[0]
.sym 79473 sys1.wr_LORA
.sym 79474 sys1.din_spi_LORA[1]
.sym 79476 sys1.spi1.sck_SB_LUT4_I3_O
.sym 79477 clk_$glb_clk
.sym 79481 sys1.dout_spi_LORA[15]
.sym 79483 sys1.cdo[17]
.sym 79491 $PACKER_VCC_NET
.sym 79492 sys1.cpu.regs[10]_SB_DFFE_Q_E
.sym 79494 sys1.din_spi_LORA[1]
.sym 79495 sys1.cpu.regsD[27]
.sym 79498 sys1.dout_spi_LORA[5]
.sym 79499 sys1.cdo[13]
.sym 79500 sys1.dout_spi_LORA[0]
.sym 79501 sys1.ca[9]
.sym 79502 $PACKER_VCC_NET
.sym 79508 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 79514 sys1.cdo[21]
.sym 79520 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 79522 sys1.spi1.sck_SB_LUT4_I3_O
.sym 79524 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 79526 sys1.din_spi_LORA[14]
.sym 79527 $PACKER_VCC_NET
.sym 79528 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 79529 sys1.wr_LORA
.sym 79530 sys1.dout_spi_LORA[13]
.sym 79531 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 79533 $PACKER_VCC_NET
.sym 79544 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 79550 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 79552 $nextpnr_ICESTORM_LC_43$O
.sym 79554 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 79558 sys1.spi1.shreg_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 79560 $PACKER_VCC_NET
.sym 79561 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 79564 sys1.spi1.shreg_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 79566 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 79567 $PACKER_VCC_NET
.sym 79570 sys1.spi1.shreg_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 79572 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 79573 $PACKER_VCC_NET
.sym 79576 sys1.spi1.shreg_SB_DFFE_Q_17_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 79579 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 79582 sys1.spi1.shreg_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 79584 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 79589 sys1.wr_LORA
.sym 79590 sys1.dout_spi_LORA[13]
.sym 79591 sys1.din_spi_LORA[14]
.sym 79592 sys1.spi1.shreg_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 79599 sys1.spi1.sck_SB_LUT4_I3_O
.sym 79600 clk_$glb_clk
.sym 79607 sys1.dout_spi_LORA[9]
.sym 79610 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 79614 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 79615 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 79616 sys1.cdo[12]
.sym 79618 sys1.spi1.sck_SB_LUT4_I3_O
.sym 79619 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 79621 sys1.cdo[12]
.sym 79622 LORA_RESET_SB_LUT4_I0_I3
.sym 79623 sys1.cpu.regs[10][27]
.sym 79627 sys1.cdo[8]
.sym 79633 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 79637 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 79646 sys1.cdo[14]
.sym 79654 sys1.wr_LORA
.sym 79655 sys1.cdo[11]
.sym 79661 sys1.cdo[26]
.sym 79664 sys1.cdo[15]
.sym 79679 sys1.cdo[11]
.sym 79688 sys1.cdo[26]
.sym 79703 sys1.cdo[15]
.sym 79715 sys1.cdo[14]
.sym 79722 sys1.wr_LORA
.sym 79723 clk_$glb_clk
.sym 79727 sys1.cpu.regs[12][26]
.sym 79737 sys1.cdo[10]
.sym 79738 sys1.spi1.sck_SB_LUT4_I3_O
.sym 79739 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 79740 sys1.cdo[14]
.sym 79742 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 79746 sys1.spi1.sck_SB_LUT4_I3_O
.sym 79748 $PACKER_VCC_NET
.sym 79751 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 79752 $PACKER_VCC_NET
.sym 79753 $PACKER_VCC_NET
.sym 79760 sys1.uart2.divider[9]
.sym 79773 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 79774 sys1.cpu.IR[15]
.sym 79779 sys1.cpu.regsD[26]
.sym 79784 sys1.cpu.regs[12][26]
.sym 79786 sys1.cpu.regs[13][26]
.sym 79793 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 79799 sys1.cpu.regsD[26]
.sym 79811 sys1.cpu.regs[12][26]
.sym 79812 sys1.cpu.IR[15]
.sym 79813 sys1.cpu.regs[13][26]
.sym 79835 sys1.cpu.regs[13][26]
.sym 79836 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 79837 sys1.cpu.regs[12][26]
.sym 79845 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 79846 clk_$glb_clk
.sym 79852 sys1.cpu.regs[13][26]
.sym 79866 $PACKER_VCC_NET
.sym 79867 sys1.din_spi_LORA[11]
.sym 79875 sys1.cdo[9]
.sym 79880 sys1.uart2.divider[8]
.sym 79891 sys1.cdo[9]
.sym 79897 sys1.cdo[8]
.sym 79900 sys1.uwrbaud2
.sym 79913 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 79925 sys1.cdo[8]
.sym 79937 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 79941 sys1.cdo[9]
.sym 79966 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 79968 sys1.uwrbaud2
.sym 79969 clk_$glb_clk
.sym 79971 sys1.uart2.divrx[4]
.sym 79972 sys1.uart2.divrx[5]
.sym 79973 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 79974 sys1.uart2.divrx[7]
.sym 79975 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 79976 sys1.uart2.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 79977 sys1.uart2.divrx[6]
.sym 79978 sys1.uart2.divrx[3]
.sym 79981 sys1.owr[0]
.sym 79986 sys1.uwrbaud2
.sym 79988 $PACKER_VCC_NET
.sym 79990 sys1.cpu.regsD[26]
.sym 79995 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 79998 sys1.uart2.divrx[1]
.sym 80002 sys1.uart2.divrx[2]
.sym 80003 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 80004 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 80005 sys1.uart2.divrx_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 80006 sys1.uart2.divrx[0]
.sym 80013 sys1.uart2.divrx[0]
.sym 80018 sys1.uart2.divrx[2]
.sym 80022 sys1.uart2.divrx[1]
.sym 80025 $PACKER_VCC_NET
.sym 80028 sys1.uart2.divrx[4]
.sym 80030 sys1.uart2.divrx[0]
.sym 80031 sys1.uart2.divrx[7]
.sym 80033 $PACKER_VCC_NET
.sym 80037 sys1.uart2.divrx[5]
.sym 80042 sys1.uart2.divrx[6]
.sym 80043 sys1.uart2.divrx[3]
.sym 80044 $nextpnr_ICESTORM_LC_69$O
.sym 80046 sys1.uart2.divrx[0]
.sym 80050 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 80052 $PACKER_VCC_NET
.sym 80053 sys1.uart2.divrx[1]
.sym 80054 sys1.uart2.divrx[0]
.sym 80056 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 80058 $PACKER_VCC_NET
.sym 80059 sys1.uart2.divrx[2]
.sym 80060 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 80062 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 80064 sys1.uart2.divrx[3]
.sym 80065 $PACKER_VCC_NET
.sym 80066 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 80068 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 80070 $PACKER_VCC_NET
.sym 80071 sys1.uart2.divrx[4]
.sym 80072 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 80074 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 80076 sys1.uart2.divrx[5]
.sym 80077 $PACKER_VCC_NET
.sym 80078 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 80080 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 80082 sys1.uart2.divrx[6]
.sym 80083 $PACKER_VCC_NET
.sym 80084 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 80086 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 80088 $PACKER_VCC_NET
.sym 80089 sys1.uart2.divrx[7]
.sym 80090 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 80094 sys1.uart2.rxst_SB_LUT4_I3_I2
.sym 80095 sys1.uart2.shrx[8]
.sym 80096 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 80097 sys1.uart2.rxst_SB_LUT4_I3_O
.sym 80098 sys1.uart2.rxst_SB_LUT4_I3_I0
.sym 80099 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1
.sym 80100 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 80101 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 80102 sys1.spi1.sck_SB_DFFESR_Q_E
.sym 80109 $PACKER_GND_NET
.sym 80110 sys1.owr[0]
.sym 80113 sys1.uart2.divider[8]
.sym 80119 sys1.uart2.divrx_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 80120 sys1.uart2.divider[9]
.sym 80123 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 80124 sys1.uart2.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 80125 sys1.uart2.divider[1]
.sym 80129 sys1.uart2.divider[2]
.sym 80130 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 80135 sys1.uart2.divrx_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 80136 sys1.uart2.divrx_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 80138 sys1.uart2.divrx[7]
.sym 80139 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 80145 sys1.uart2.divrx_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 80146 sys1.uart2.divider[10]
.sym 80149 sys1.uart2.divider[11]
.sym 80150 $PACKER_VCC_NET
.sym 80152 sys1.uart2.divider[8]
.sym 80153 sys1.uart2.divider[9]
.sym 80154 sys1.uart2.divrx[11]
.sym 80155 sys1.uart2.divrx[8]
.sym 80156 sys1.uart2.divrx[9]
.sym 80158 $PACKER_VCC_NET
.sym 80166 sys1.uart2.divrx[10]
.sym 80167 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 80169 $PACKER_VCC_NET
.sym 80170 sys1.uart2.divrx[8]
.sym 80171 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 80173 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 80175 $PACKER_VCC_NET
.sym 80176 sys1.uart2.divrx[9]
.sym 80177 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 80179 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 80181 $PACKER_VCC_NET
.sym 80182 sys1.uart2.divrx[10]
.sym 80183 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 80186 sys1.uart2.divrx[11]
.sym 80187 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 80188 sys1.uart2.divider[11]
.sym 80189 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 80192 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 80193 sys1.uart2.divider[8]
.sym 80194 sys1.uart2.divrx_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 80198 sys1.uart2.divrx_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 80199 sys1.uart2.divider[9]
.sym 80201 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 80204 sys1.uart2.divrx[8]
.sym 80205 sys1.uart2.divrx[7]
.sym 80206 sys1.uart2.divrx[10]
.sym 80207 sys1.uart2.divrx[9]
.sym 80210 sys1.uart2.divrx_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 80211 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 80213 sys1.uart2.divider[10]
.sym 80215 clk_$glb_clk
.sym 80217 sys1.uart2.rxst_SB_LUT4_I3_I1
.sym 80218 sys1.uart2.divrx[1]
.sym 80220 sys1.uart2.divrx[2]
.sym 80221 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 80222 sys1.uart2.divrx[0]
.sym 80230 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 80233 ICE_LED4_SB_DFFESR_Q_D
.sym 80234 sys1.uart2.rxst
.sym 80235 sys1.cdo[10]
.sym 80238 $PACKER_VCC_NET
.sym 80244 $PACKER_VCC_NET
.sym 80248 sys1.uwrtx2
.sym 80249 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 80252 sys1.uart2.divider[9]
.sym 80261 sys1.uart2.rrxd[1]
.sym 80264 sys1.uart2.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 80269 sys1.uart2.divrx[11]
.sym 80270 sys1.uart2.rrxd[0]
.sym 80272 sys1.uart2.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 80274 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 80275 sys1.uart2.divrx[1]
.sym 80276 sys1.uwrbaud2
.sym 80279 sys1.uart2.divrx[0]
.sym 80283 ICE_LED1_SB_DFFESR_Q_D
.sym 80284 sys1.uart2.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 80285 sys1.uart2.divrx[2]
.sym 80287 sys1.uart2.rrxd_SB_LUT4_I1_I3
.sym 80298 ICE_LED1_SB_DFFESR_Q_D
.sym 80312 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 80316 sys1.uart2.rrxd[0]
.sym 80317 sys1.uart2.rrxd_SB_LUT4_I1_I3
.sym 80318 sys1.uart2.rrxd[1]
.sym 80321 sys1.uart2.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 80322 sys1.uart2.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 80323 sys1.uart2.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 80327 sys1.uart2.divrx[2]
.sym 80328 sys1.uart2.divrx[0]
.sym 80329 sys1.uart2.divrx[11]
.sym 80330 sys1.uart2.divrx[1]
.sym 80337 sys1.uwrbaud2
.sym 80338 clk_$glb_clk
.sym 80339 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 80343 cnt[1]
.sym 80347 sys1.uart2.thr[5]
.sym 80353 sys1.divider_LORA[5]
.sym 80358 $PACKER_VCC_NET
.sym 80360 EN_5V_UP_SB_DFFESR_Q_D
.sym 80366 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 80382 sys1.uart2.rxst_SB_LUT4_O_I3
.sym 80388 sys1.uart2.rrxd[0]
.sym 80389 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 80391 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 80392 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 80393 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 80395 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 80396 sys1.uart2.rxst
.sym 80405 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 80408 sys1.uart2.rrxd[1]
.sym 80412 sys1.uart2.thr[5]
.sym 80415 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 80416 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 80417 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 80434 sys1.uart2.rrxd[0]
.sym 80438 sys1.uart2.rrxd[1]
.sym 80439 sys1.uart2.rrxd[0]
.sym 80440 sys1.uart2.rxst
.sym 80441 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 80444 sys1.uart2.rxst_SB_LUT4_O_I3
.sym 80451 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 80452 sys1.uart2.thr[5]
.sym 80453 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 80461 clk_$glb_clk
.sym 80464 reset_SB_LUT4_O_I0
.sym 80465 cnt_SB_LUT4_O_18_I3
.sym 80466 cnt_SB_LUT4_O_17_I3
.sym 80467 cnt_SB_LUT4_O_16_I3
.sym 80468 cnt_SB_LUT4_O_15_I3
.sym 80469 cnt_SB_LUT4_O_14_I3
.sym 80470 cnt_SB_LUT4_O_13_I3
.sym 80475 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 80481 sys1.divider_LORA[7]
.sym 80505 sys1.uart2.rxst_SB_LUT4_O_I3
.sym 80506 sys1.uart2.rxst_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 80508 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 80514 $PACKER_VCC_NET
.sym 80517 sys1.uart2.cbrx[1]
.sym 80521 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 80522 sys1.uart2.rxst_SB_LUT4_O_I2
.sym 80524 sys1.uart2.cbrx[2]
.sym 80525 sys1.uart2.cbrx[0]
.sym 80531 sys1.uart2.rxst_SB_LUT4_O_I0
.sym 80533 sys1.uart2.cbrx[0]
.sym 80534 sys1.uart2.rxst_SB_LUT4_O_I1
.sym 80536 $nextpnr_ICESTORM_LC_71$O
.sym 80538 sys1.uart2.cbrx[0]
.sym 80542 sys1.uart2.rxst_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 80543 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 80544 sys1.uart2.cbrx[1]
.sym 80545 $PACKER_VCC_NET
.sym 80546 sys1.uart2.cbrx[0]
.sym 80548 sys1.uart2.rxst_SB_LUT4_O_I0_SB_LUT4_I1_I3[3]
.sym 80549 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 80550 $PACKER_VCC_NET
.sym 80551 sys1.uart2.cbrx[2]
.sym 80552 sys1.uart2.rxst_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 80555 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 80556 sys1.uart2.rxst_SB_LUT4_O_I0
.sym 80558 sys1.uart2.rxst_SB_LUT4_O_I0_SB_LUT4_I1_I3[3]
.sym 80563 sys1.uart2.rxst_SB_LUT4_O_I2
.sym 80569 sys1.uart2.rxst_SB_LUT4_O_I1
.sym 80574 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 80576 sys1.uart2.rxst_SB_LUT4_O_I1
.sym 80579 sys1.uart2.rxst_SB_LUT4_O_I1
.sym 80580 sys1.uart2.rxst_SB_LUT4_O_I0
.sym 80581 sys1.uart2.rxst_SB_LUT4_O_I3
.sym 80582 sys1.uart2.rxst_SB_LUT4_O_I2
.sym 80583 sys1.uart2.rxst_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 80584 clk_$glb_clk
.sym 80586 cnt_SB_LUT4_O_12_I3
.sym 80587 cnt_SB_LUT4_O_11_I3
.sym 80588 cnt_SB_LUT4_O_10_I3
.sym 80589 cnt_SB_LUT4_O_9_I3
.sym 80590 cnt_SB_LUT4_O_8_I3
.sym 80591 cnt_SB_LUT4_O_7_I3
.sym 80592 cnt_SB_LUT4_O_6_I3
.sym 80593 cnt_SB_LUT4_O_5_I3
.sym 80600 ICE_LED1$SB_IO_OUT
.sym 80603 sys1.owr[0]
.sym 80629 sys1.owr[0]
.sym 80642 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 80645 cnt_SB_LUT4_O_10_I3
.sym 80647 cnt_SB_LUT4_O_8_I3
.sym 80657 cnt_SB_LUT4_O_6_I3
.sym 80663 cnt_SB_LUT4_O_6_I3
.sym 80672 cnt_SB_LUT4_O_8_I3
.sym 80698 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 80705 cnt_SB_LUT4_O_10_I3
.sym 80706 sys1.owr[0]
.sym 80707 clk_$glb_clk
.sym 80708 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 80709 cnt_SB_LUT4_O_4_I3
.sym 80710 cnt_SB_LUT4_O_3_I3
.sym 80711 cnt_SB_LUT4_O_2_I3
.sym 80712 cnt_SB_LUT4_O_1_I3
.sym 80713 cnt_SB_LUT4_O_I3
.sym 80714 reset_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 80715 reset_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 80716 cnt[19]
.sym 80722 $PACKER_VCC_NET
.sym 80729 $PACKER_VCC_NET
.sym 80735 $PACKER_VCC_NET
.sym 80741 $PACKER_VCC_NET
.sym 80768 cnt_SB_LUT4_O_2_I3
.sym 80770 cnt_SB_LUT4_O_I3
.sym 80777 sys1.cpu.regsD[15]
.sym 80790 cnt_SB_LUT4_O_2_I3
.sym 80797 sys1.cpu.regsD[15]
.sym 80821 cnt_SB_LUT4_O_I3
.sym 80829 sys1.cpu.regs[0]_SB_DFFE_Q_E_$glb_ce
.sym 80830 clk_$glb_clk
.sym 80859 sys1.cpu.regsD[15]
.sym 80876 $PACKER_GND_NET
.sym 80893 $PACKER_GND_NET
.sym 80934 sys1.irqvect[2][8]
.sym 80944 sys1.uart1.divtx[8]
.sym 80949 sys1.uart1.divider[10]
.sym 80950 sys1.cdo[15]
.sym 80979 sys1.cpu.regsD[7]
.sym 80983 sys1.uart1.rxst_SB_LUT4_O_I3
.sym 81020 sys1.cpu.regsD[7]
.sym 81043 sys1.uart1.rxst_SB_LUT4_O_I3
.sym 81053 sys1.cpu.regs[0]_SB_DFFE_Q_E_$glb_ce
.sym 81054 clk_$glb_clk
.sym 81060 sys1.irqvect[4][29]
.sym 81069 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 81070 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 81075 sys1.cdo[8]
.sym 81078 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 81082 TXD1$SB_IO_OUT
.sym 81105 sys1.cdo[29]
.sym 81106 sys1.uart1.divider[9]
.sym 81108 sys1.uwrbaud1
.sym 81124 sys1.irqvect[4][29]
.sym 81153 sys1.cdo[8]
.sym 81164 sys1.uwrbaud1
.sym 81167 sys1.cdo[10]
.sym 81189 sys1.cdo[8]
.sym 81214 sys1.cdo[10]
.sym 81216 sys1.uwrbaud1
.sym 81217 clk_$glb_clk
.sym 81221 sys1.cpu.regsD[28]
.sym 81222 ICE_SCK$SB_IO_OUT
.sym 81225 EN_5V_UP_SB_DFFESR_Q_D
.sym 81241 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 81242 EN_5V_M4_SB_DFFESR_Q_D
.sym 81244 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 81245 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 81247 sys1.uart1.divtx_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 81252 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81253 sys1.uart1.divtx[6]
.sym 81260 sys1.uart1.divrx[4]
.sym 81263 sys1.uart1.divider[3]
.sym 81265 sys1.uart1.divtx_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 81266 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 81267 sys1.uart1.divrx[7]
.sym 81268 sys1.uart1.divrx[6]
.sym 81271 sys1.uart1.divider[8]
.sym 81272 sys1.uart1.divrx[8]
.sym 81273 sys1.uart1.divider[9]
.sym 81274 sys1.uart1.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 81278 sys1.uart1.divider[2]
.sym 81280 sys1.uart1.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 81281 sys1.uart1.divtx_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 81283 sys1.uart1.divider[6]
.sym 81285 sys1.uart1.divider[5]
.sym 81286 sys1.uart1.divtx_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 81288 sys1.uart1.divider[7]
.sym 81289 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 81290 sys1.uart1.divtx_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 81293 sys1.uart1.divider[5]
.sym 81294 sys1.uart1.divider[7]
.sym 81295 sys1.uart1.divrx[4]
.sym 81296 sys1.uart1.divrx[6]
.sym 81300 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 81301 sys1.uart1.divider[6]
.sym 81302 sys1.uart1.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 81305 sys1.uart1.divider[2]
.sym 81307 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 81308 sys1.uart1.divtx_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 81312 sys1.uart1.divider[5]
.sym 81313 sys1.uart1.divtx_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 81314 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 81317 sys1.uart1.divider[8]
.sym 81318 sys1.uart1.divtx_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 81319 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 81323 sys1.uart1.divider[7]
.sym 81324 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 81325 sys1.uart1.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 81330 sys1.uart1.divider[3]
.sym 81331 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 81332 sys1.uart1.divtx_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 81335 sys1.uart1.divrx[7]
.sym 81336 sys1.uart1.divider[8]
.sym 81337 sys1.uart1.divrx[8]
.sym 81338 sys1.uart1.divider[9]
.sym 81340 clk_$glb_clk
.sym 81341 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 81342 sys1.uart1.divider[0]
.sym 81343 sys1.uart1.divider[5]
.sym 81346 sys1.uart1.divider[7]
.sym 81349 sys1.uart1.divider[6]
.sym 81362 sys1.uart1.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 81363 sys1.cpu.regs[12][24]
.sym 81367 sys1.uart1.divtx[2]
.sym 81368 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 81369 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 81370 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 81371 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 81372 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 81375 sys1.uart0.divider[7]
.sym 81376 sys1.uart1.divtx[1]
.sym 81377 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 81383 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 81384 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 81385 sys1.uart1.divtx[2]
.sym 81388 sys1.uart1.divtx[7]
.sym 81389 sys1.uart1.divtx[3]
.sym 81390 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 81391 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 81392 sys1.uart1.divtx[6]
.sym 81393 sys1.cpu.regsD[28]
.sym 81394 sys1.uart1.divtx[5]
.sym 81395 sys1.uart1.divtx[0]
.sym 81397 sys1.cpu.regsD[24]
.sym 81398 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 81399 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 81400 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81402 sys1.uart1.divtx[1]
.sym 81407 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 81408 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81409 sys1.irqvect[2][31]
.sym 81411 sys1.cpu.regsD[5]
.sym 81412 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 81413 sys1.uart1.divtx[4]
.sym 81416 sys1.uart1.divtx[5]
.sym 81417 sys1.uart1.divtx[4]
.sym 81418 sys1.uart1.divtx[6]
.sym 81419 sys1.uart1.divtx[7]
.sym 81422 sys1.uart1.divtx[0]
.sym 81423 sys1.uart1.divtx[3]
.sym 81424 sys1.uart1.divtx[1]
.sym 81425 sys1.uart1.divtx[2]
.sym 81429 sys1.cpu.regsD[28]
.sym 81434 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 81435 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 81436 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 81437 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 81440 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 81441 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 81442 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81443 sys1.irqvect[2][31]
.sym 81446 sys1.cpu.regsD[5]
.sym 81452 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 81453 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81455 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 81458 sys1.cpu.regsD[24]
.sym 81462 sys1.cpu.regs[0]_SB_DFFE_Q_E_$glb_ce
.sym 81463 clk_$glb_clk
.sym 81465 sys1.cpu.regs[11][28]
.sym 81466 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 81467 sys1.cpu.regs[11][24]
.sym 81468 sys1.cpu.regs[11][13]
.sym 81469 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 81472 sys1.uart0.divider[8]
.sym 81476 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 81480 EN_5V_M4_SB_DFFESR_Q_D
.sym 81484 sys1.uart1.divider[0]
.sym 81490 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 81492 sys1.cpu.rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 81493 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 81494 sys1.cdo[9]
.sym 81495 sys1.irqvect[2][31]
.sym 81496 sys1.uwrbaud1
.sym 81497 sys1.uart1.divider[9]
.sym 81499 sys1.uart0.divider[6]
.sym 81511 sys1.uart1.divtx[1]
.sym 81513 sys1.uart1.divtx[4]
.sym 81515 sys1.uart1.divtx[0]
.sym 81516 sys1.uart1.divtx[7]
.sym 81518 sys1.uart1.divtx[3]
.sym 81520 sys1.uart1.divtx[5]
.sym 81525 sys1.uart1.divtx[6]
.sym 81527 sys1.uart1.divtx[2]
.sym 81537 $PACKER_VCC_NET
.sym 81538 $nextpnr_ICESTORM_LC_66$O
.sym 81541 sys1.uart1.divtx[0]
.sym 81544 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 81546 $PACKER_VCC_NET
.sym 81547 sys1.uart1.divtx[1]
.sym 81548 sys1.uart1.divtx[0]
.sym 81550 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 81552 sys1.uart1.divtx[2]
.sym 81553 $PACKER_VCC_NET
.sym 81554 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 81556 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 81558 $PACKER_VCC_NET
.sym 81559 sys1.uart1.divtx[3]
.sym 81560 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 81562 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 81564 sys1.uart1.divtx[4]
.sym 81565 $PACKER_VCC_NET
.sym 81566 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 81568 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 81570 $PACKER_VCC_NET
.sym 81571 sys1.uart1.divtx[5]
.sym 81572 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 81574 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 81576 sys1.uart1.divtx[6]
.sym 81577 $PACKER_VCC_NET
.sym 81578 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 81580 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 81582 $PACKER_VCC_NET
.sym 81583 sys1.uart1.divtx[7]
.sym 81584 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 81589 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 81592 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 81593 sys1.uart0.divtx[7]
.sym 81594 sys1.uart0.divtx[8]
.sym 81595 sys1.uart0.divtx[6]
.sym 81600 sys1.cdo[8]
.sym 81601 sys1.cpu.regsD[24]
.sym 81602 sys1.control_ICE[11]
.sym 81605 sys1.control_ICE[12]
.sym 81609 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 81611 sys1.cpu.regs[11][24]
.sym 81613 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 81614 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 81618 sys1.cpu.regsD[29]
.sym 81619 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 81623 $PACKER_VCC_NET
.sym 81624 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 81630 sys1.uart1.divtx_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 81632 $PACKER_VCC_NET
.sym 81633 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 81634 sys1.uart1.divtx[8]
.sym 81636 sys1.uart1.divider[11]
.sym 81637 sys1.uart1.divider[1]
.sym 81639 sys1.uart1.divider[4]
.sym 81640 $PACKER_VCC_NET
.sym 81641 sys1.uart1.divtx_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 81642 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 81648 sys1.uart1.divtx[11]
.sym 81649 sys1.uart1.divtx[9]
.sym 81651 sys1.uart1.divtx[10]
.sym 81654 sys1.uart1.divtx_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 81655 sys1.uart1.divtx_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 81657 sys1.uart1.divider[9]
.sym 81659 sys1.uart1.divider[10]
.sym 81661 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 81663 sys1.uart1.divtx[8]
.sym 81664 $PACKER_VCC_NET
.sym 81665 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 81667 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 81669 sys1.uart1.divtx[9]
.sym 81670 $PACKER_VCC_NET
.sym 81671 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 81673 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 81675 $PACKER_VCC_NET
.sym 81676 sys1.uart1.divtx[10]
.sym 81677 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 81680 sys1.uart1.divtx[11]
.sym 81681 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 81682 sys1.uart1.divider[11]
.sym 81683 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 81686 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 81688 sys1.uart1.divtx_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 81689 sys1.uart1.divider[9]
.sym 81692 sys1.uart1.divider[1]
.sym 81693 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 81694 sys1.uart1.divtx_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 81699 sys1.uart1.divider[10]
.sym 81700 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 81701 sys1.uart1.divtx_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 81704 sys1.uart1.divtx_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 81706 sys1.uart1.divider[4]
.sym 81707 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 81709 clk_$glb_clk
.sym 81710 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 81712 sys1.uart1.cntbit_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 81713 sys1.uart1.cntbit_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 81714 sys1.uart1.cntbit[3]
.sym 81715 sys1.uart1.cntbit[2]
.sym 81716 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 81717 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 81718 sys1.uart1.cntbit[1]
.sym 81722 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I2
.sym 81729 sys1.uwrtx1
.sym 81730 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 81735 sys1.cdo[9]
.sym 81736 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 81737 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 81738 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 81740 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 81741 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 81742 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 81744 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81745 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81755 sys1.uart1.divtx[11]
.sym 81756 sys1.uart1.divtx[9]
.sym 81758 sys1.uart1.divtx[10]
.sym 81776 sys1.uart1.divtx[8]
.sym 81778 sys1.cdo[12]
.sym 81779 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 81793 sys1.cdo[12]
.sym 81797 sys1.uart1.divtx[9]
.sym 81798 sys1.uart1.divtx[8]
.sym 81799 sys1.uart1.divtx[10]
.sym 81800 sys1.uart1.divtx[11]
.sym 81831 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 81832 clk_$glb_clk
.sym 81833 reset_$glb_sr
.sym 81834 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 81835 sys1.irqvect[2][15]
.sym 81838 sys1.irqvect[2][9]
.sym 81840 sys1.cdo[9]
.sym 81841 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81844 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 81846 sys1.cpu.regs[11][30]
.sym 81849 sys1.control_ICE[9]
.sym 81850 sys1.cpu.regs[14][29]
.sym 81852 sys1.cpu.regs[11][29]
.sym 81855 sys1.cdo[31]
.sym 81856 sys1.uart1.cntbit[0]
.sym 81859 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 81860 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 81861 sys1.uart0.thr[3]
.sym 81864 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 81865 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 81868 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 81869 sys1.irqvect[2][15]
.sym 81886 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 81891 sys1.cdo[14]
.sym 81895 sys1.cdo[9]
.sym 81906 sys1.cdo[28]
.sym 81922 sys1.cdo[14]
.sym 81927 sys1.cdo[9]
.sym 81951 sys1.cdo[28]
.sym 81954 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 81955 clk_$glb_clk
.sym 81956 reset_$glb_sr
.sym 81957 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 81959 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 81961 sys1.irqvect[6][9]
.sym 81964 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81968 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 81991 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 81992 sys1.cdo[15]
.sym 81998 sys1.irqvect[7][15]
.sym 82000 sys1.cdo[12]
.sym 82003 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 82007 sys1.cdo[9]
.sym 82009 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 82014 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 82016 sys1.irqvect[7][12]
.sym 82019 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 82024 sys1.cdo[15]
.sym 82025 sys1.irqvect[5][12]
.sym 82034 sys1.cdo[15]
.sym 82037 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 82045 sys1.cdo[12]
.sym 82052 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 82055 sys1.irqvect[7][15]
.sym 82056 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 82069 sys1.cdo[9]
.sym 82073 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 82074 sys1.irqvect[7][12]
.sym 82075 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 82076 sys1.irqvect[5][12]
.sym 82077 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 82078 clk_$glb_clk
.sym 82079 reset_$glb_sr
.sym 82083 sys1.irqvect[5][12]
.sym 82086 sys1.irqvect[5][9]
.sym 82087 sys1.irqvect[5][14]
.sym 82090 sys1.cpu.rdata_SB_LUT4_O_I3
.sym 82099 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 82100 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 82103 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 82105 sys1.ram0.ram_array.15.0.0_RDATA_1
.sym 82106 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 82109 sys1.ram0.ram_array.15.1.0_RDATA_1
.sym 82111 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 82114 sys1.cdo[14]
.sym 82115 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 82141 sys1.cpu.regsD[13]
.sym 82148 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 82168 sys1.cpu.regsD[13]
.sym 82200 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 82201 clk_$glb_clk
.sym 82203 sys1.irqvect[7][17]
.sym 82205 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82206 sys1.cdo[9]
.sym 82208 sys1.irqvect[7][10]
.sym 82209 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 82210 sys1.irqvect[7][14]
.sym 82213 sys1.cdo[15]
.sym 82221 sys1.cdo[12]
.sym 82227 sys1.cdo[14]
.sym 82228 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 82229 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 82230 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 82231 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 82232 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 82233 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 82234 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 82235 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 82237 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 82238 sys1.cdo[9]
.sym 82258 sys1.cdo[30]
.sym 82265 sys1.ram0.ram_array.15.0.0_RDATA_1
.sym 82269 sys1.ram0.ram_array.15.1.0_RDATA_1
.sym 82271 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 82275 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 82278 sys1.cdo[30]
.sym 82283 sys1.ram0.ram_array.15.0.0_RDATA_1
.sym 82284 sys1.ram0.ram_array.15.1.0_RDATA_1
.sym 82286 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 82323 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 82324 clk_$glb_clk
.sym 82325 reset_$glb_sr
.sym 82332 sys1.cpu.regs[0][4]
.sym 82339 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 82341 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 82342 sys1.cpu.rdata_SB_LUT4_O_1_I1
.sym 82343 sys1.cdo[17]
.sym 82344 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 82352 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 82356 sys1.cpu.PC[25]
.sym 82358 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 82359 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 82361 sys1.cpu.PC0[26]
.sym 82383 sys1.cdo[24]
.sym 82391 sys1.cdo[4]
.sym 82401 sys1.cdo[4]
.sym 82426 sys1.cdo[24]
.sym 82446 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 82447 clk_$glb_clk
.sym 82449 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 82450 sys1.cpu.PCci[25]
.sym 82451 TXD_SB_LUT4_O_I3
.sym 82454 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 82460 sys1.dout_spi_LORA[18]
.sym 82464 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I3
.sym 82467 sys1.cpu.rdata_SB_LUT4_O_7_I1
.sym 82471 sys1.cpu.PC0[26]
.sym 82473 sys1.cpu.PC0[12]
.sym 82477 sys1.cdo[4]
.sym 82479 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 82480 sys1.cdo_SB_LUT4_O_I3
.sym 82482 sys1.cpu.regsQ1[26]
.sym 82483 sys1.cpu.PC0[16]
.sym 82484 sys1.cpu.PCci[25]
.sym 82493 sys1.cpu.regsQ1[26]
.sym 82494 sys1.cpu.regsQ1[12]
.sym 82496 sys1.cpu.regsQ1[16]
.sym 82497 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3
.sym 82499 sys1.cpu.regsQ1[28]
.sym 82501 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I2
.sym 82505 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I3
.sym 82506 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I2
.sym 82507 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I3
.sym 82508 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 82509 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I2
.sym 82510 sys1.cpu.regsQ1[29]
.sym 82512 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I2
.sym 82515 sys1.cpu.regsQ1[13]
.sym 82516 sys1.cpu.mmode
.sym 82517 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I3
.sym 82518 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I2
.sym 82519 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I2
.sym 82520 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I3
.sym 82521 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I3
.sym 82529 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3
.sym 82530 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I2
.sym 82531 sys1.cpu.mmode
.sym 82532 sys1.cpu.regsQ1[16]
.sym 82535 sys1.cpu.regsQ1[29]
.sym 82536 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I2
.sym 82537 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I3
.sym 82538 sys1.cpu.mmode
.sym 82541 sys1.cpu.regsQ1[26]
.sym 82542 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I3
.sym 82543 sys1.cpu.mmode
.sym 82544 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I2
.sym 82547 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I2
.sym 82548 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I3
.sym 82549 sys1.cpu.regsQ1[12]
.sym 82550 sys1.cpu.mmode
.sym 82553 sys1.cpu.mmode
.sym 82554 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I3
.sym 82555 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I2
.sym 82556 sys1.cpu.regsQ1[28]
.sym 82559 sys1.cpu.regsQ1[13]
.sym 82560 sys1.cpu.mmode
.sym 82561 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I2
.sym 82562 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I3
.sym 82569 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 82570 clk_$glb_clk
.sym 82571 reset_$glb_sr
.sym 82572 sys1.irqvect[2][18]
.sym 82576 sys1.irqvect[2][22]
.sym 82578 sys1.irqvect[2][16]
.sym 82579 sys1.irqvect[2][19]
.sym 82582 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 82584 sys1.cdo[27]
.sym 82587 sys1.cpu.rdata_SB_LUT4_O_18_I1_SB_LUT4_O_I1
.sym 82589 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 82590 sys1.cpu.PC0[29]
.sym 82591 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 82593 sys1.cdo[17]
.sym 82594 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 82595 $PACKER_VCC_NET
.sym 82596 TXD_SB_LUT4_O_I3
.sym 82598 sys1.cdo[19]
.sym 82603 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 82604 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I2
.sym 82620 sys1.cdo[31]
.sym 82622 sys1.cdo_SB_LUT4_O_7_I3
.sym 82625 sys1.cdo[25]
.sym 82627 sys1.cpu.regsQ1[16]
.sym 82640 sys1.cdo_SB_LUT4_O_I3
.sym 82647 sys1.cdo[25]
.sym 82660 sys1.cdo_SB_LUT4_O_I3
.sym 82665 sys1.cdo_SB_LUT4_O_7_I3
.sym 82678 sys1.cdo[31]
.sym 82685 sys1.cpu.regsQ1[16]
.sym 82692 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 82693 clk_$glb_clk
.sym 82695 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 82696 sys1.irqvect[7][22]
.sym 82697 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 82698 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 82699 sys1.irqvect[7][23]
.sym 82700 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 82701 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 82702 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 82705 sys1.cpu.regsD[25]
.sym 82707 sys1.cpu.regs[10][25]
.sym 82710 sys1.cdo[12]
.sym 82718 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3
.sym 82719 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I2
.sym 82720 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 82721 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 82724 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 82725 sys1.irqvect[0][16]
.sym 82728 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 82730 sys1.cdo[14]
.sym 82738 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 82741 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 82742 sys1.irqvect[5][16]
.sym 82743 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 82744 sys1.irqvect[7][16]
.sym 82745 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 82746 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 82751 sys1.cdo[18]
.sym 82754 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 82757 sys1.irqvect[7][18]
.sym 82758 sys1.cdo[19]
.sym 82759 sys1.cdo[16]
.sym 82760 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 82763 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 82767 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 82772 sys1.cdo[16]
.sym 82778 sys1.cdo[19]
.sym 82781 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 82782 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 82783 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 82784 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 82787 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 82788 sys1.irqvect[5][16]
.sym 82789 sys1.irqvect[7][16]
.sym 82790 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 82793 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 82794 sys1.irqvect[7][18]
.sym 82795 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 82796 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 82800 sys1.cdo[18]
.sym 82812 sys1.cdo[18]
.sym 82815 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 82816 clk_$glb_clk
.sym 82817 reset_$glb_sr
.sym 82818 sys1.irqvect[6][18]
.sym 82821 sys1.irqvect[6][22]
.sym 82825 sys1.irqvect[6][16]
.sym 82832 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 82834 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 82839 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 82840 sys1.irqvect[5][22]
.sym 82842 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 82844 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 82845 sys1.cdo[16]
.sym 82848 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 82849 sys1.spi1.sck_SB_LUT4_I3_O
.sym 82852 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 82853 sys1.spi1.sck_SB_LUT4_I3_O
.sym 82860 sys1.irqvect[4][18]
.sym 82862 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 82864 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I3
.sym 82865 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 82867 sys1.irqvect[0][18]
.sym 82872 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 82873 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 82878 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I3
.sym 82879 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I2
.sym 82881 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 82882 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I2
.sym 82884 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 82885 sys1.irqvect[0][16]
.sym 82888 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 82901 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 82904 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 82905 sys1.irqvect[0][16]
.sym 82906 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 82907 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 82922 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I2
.sym 82923 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 82924 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I3
.sym 82925 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 82928 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 82929 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I3
.sym 82930 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I2
.sym 82931 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 82934 sys1.irqvect[4][18]
.sym 82935 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 82936 sys1.irqvect[0][18]
.sym 82937 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 82939 clk_$glb_clk
.sym 82940 reset_$glb_sr
.sym 82947 sys1.dout_spi_LORA[8]
.sym 82948 sys1.dout_spi_LORA[6]
.sym 82955 sys1.cpu.PC1[14]
.sym 82956 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 82957 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 82959 sys1.cpu.rdata_SB_LUT4_O_5_I1
.sym 82960 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I3
.sym 82961 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 82964 sys1.ca[6]
.sym 82965 sys1.dout_spi_LORA[19]
.sym 82967 sys1.dout_spi_LORA[2]
.sym 82968 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3
.sym 82969 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 82971 sys1.dout_spi_LORA[7]
.sym 82972 sys1.cdo_SB_LUT4_O_I3
.sym 82974 sys1.cpu.regsQ1[26]
.sym 82986 sys1.din_spi_LORA[2]
.sym 82988 sys1.dout_spi_LORA[18]
.sym 82989 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 82990 sys1.din_spi_LORA[7]
.sym 82996 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 82997 $PACKER_VCC_NET
.sym 82998 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 83002 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 83004 sys1.din_spi_LORA[19]
.sym 83005 sys1.dout_spi_LORA[1]
.sym 83008 sys1.wr_LORA
.sym 83009 sys1.spi1.sck_SB_LUT4_I3_O
.sym 83013 sys1.dout_spi_LORA[6]
.sym 83014 $nextpnr_ICESTORM_LC_38$O
.sym 83017 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 83020 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 83023 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 83026 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 83028 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 83029 $PACKER_VCC_NET
.sym 83032 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 83034 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 83039 sys1.dout_spi_LORA[18]
.sym 83040 sys1.wr_LORA
.sym 83041 sys1.din_spi_LORA[19]
.sym 83042 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 83045 sys1.wr_LORA
.sym 83047 sys1.dout_spi_LORA[1]
.sym 83048 sys1.din_spi_LORA[2]
.sym 83057 sys1.wr_LORA
.sym 83059 sys1.din_spi_LORA[7]
.sym 83060 sys1.dout_spi_LORA[6]
.sym 83061 sys1.spi1.sck_SB_LUT4_I3_O
.sym 83062 clk_$glb_clk
.sym 83064 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 83066 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83067 sys1.din_spi_LORA[3]
.sym 83068 sys1.din_spi_LORA[6]
.sym 83070 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 83072 sys1.ca[7]
.sym 83076 sys1.irqvect[0][18]
.sym 83077 sys1.dout_spi_LORA[8]
.sym 83078 sys1.ca[8]
.sym 83079 sys1.ca[11]
.sym 83082 sys1.din_spi_LORA[2]
.sym 83084 sys1.ca[8]
.sym 83086 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 83088 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 83089 sys1.dout_spi_LORA[22]
.sym 83093 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 83094 sys1.dout_spi_LORA[3]
.sym 83095 sys1.wr_LORA
.sym 83096 sys1.dout_spi_LORA[8]
.sym 83097 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 83098 sys1.dout_spi_LORA[11]
.sym 83107 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 83113 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 83114 $PACKER_VCC_NET
.sym 83115 $PACKER_VCC_NET
.sym 83117 sys1.wr_LORA
.sym 83118 sys1.dout_spi_LORA[2]
.sym 83120 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 83123 sys1.spi1.sck_SB_LUT4_I3_O
.sym 83124 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 83125 sys1.din_spi_LORA[18]
.sym 83127 sys1.dout_spi_LORA[17]
.sym 83129 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 83132 sys1.din_spi_LORA[3]
.sym 83135 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 83137 $nextpnr_ICESTORM_LC_39$O
.sym 83139 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 83143 sys1.spi1.shreg_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 83145 $PACKER_VCC_NET
.sym 83146 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 83149 sys1.spi1.shreg_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 83151 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 83155 sys1.spi1.shreg_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 83157 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 83161 sys1.spi1.shreg_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 83163 $PACKER_VCC_NET
.sym 83164 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 83167 sys1.spi1.shreg_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 83170 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 83174 sys1.din_spi_LORA[18]
.sym 83175 sys1.wr_LORA
.sym 83176 sys1.dout_spi_LORA[17]
.sym 83177 sys1.spi1.shreg_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 83180 sys1.wr_LORA
.sym 83181 sys1.din_spi_LORA[3]
.sym 83183 sys1.dout_spi_LORA[2]
.sym 83184 sys1.spi1.sck_SB_LUT4_I3_O
.sym 83185 clk_$glb_clk
.sym 83187 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83188 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 83190 sys1.din_spi_LORA[20]
.sym 83191 sys1.din_spi_LORA[30]
.sym 83194 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3
.sym 83199 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 83201 $PACKER_VCC_NET
.sym 83203 EN_5V_M4_SB_DFFESR_Q_D
.sym 83205 sys1.cdo[22]
.sym 83206 EN_5V_UP$SB_IO_OUT
.sym 83208 sys1.ca[9]
.sym 83212 sys1.cpu.regs[11][25]
.sym 83217 sys1.cdo[14]
.sym 83219 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 83220 sys1.dout_spi_LORA[18]
.sym 83222 sys1.cpu.rdata_SB_LUT4_O_23_I1
.sym 83228 sys1.din_spi_LORA[22]
.sym 83230 sys1.spi1.sck_SB_LUT4_I3_O
.sym 83231 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 83236 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 83244 $PACKER_VCC_NET
.sym 83246 sys1.wr_LORA
.sym 83248 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 83249 sys1.dout_spi_LORA[21]
.sym 83250 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 83252 $PACKER_VCC_NET
.sym 83258 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 83259 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 83260 $nextpnr_ICESTORM_LC_58$O
.sym 83262 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 83266 sys1.spi1.shreg_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 83268 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 83269 $PACKER_VCC_NET
.sym 83272 sys1.spi1.shreg_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 83274 $PACKER_VCC_NET
.sym 83275 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 83278 sys1.spi1.shreg_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 83280 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 83284 sys1.spi1.shreg_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 83286 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 83287 $PACKER_VCC_NET
.sym 83290 sys1.spi1.shreg_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 83293 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 83297 sys1.wr_LORA
.sym 83298 sys1.dout_spi_LORA[21]
.sym 83299 sys1.din_spi_LORA[22]
.sym 83300 sys1.spi1.shreg_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 83307 sys1.spi1.sck_SB_LUT4_I3_O
.sym 83308 clk_$glb_clk
.sym 83310 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 83311 sys1.cdo[20]
.sym 83312 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 83313 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 83314 sys1.cpu.regs[12][25]
.sym 83315 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 83316 LORA_MOSI_SB_LUT4_O_I1
.sym 83317 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 83324 sys1.cdo[31]
.sym 83326 sys1.cdo[30]
.sym 83327 sys1.spi1.sck_SB_LUT4_I3_O
.sym 83328 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 83329 sys1.cdo[16]
.sym 83332 sys1.cpu.regs[0][27]
.sym 83333 sys1.dout_spi_LORA[20]
.sym 83334 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 83336 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 83338 sys1.dout_spi_LORA[15]
.sym 83339 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 83342 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 83344 sys1.cdo[16]
.sym 83345 sys1.spi1.sck_SB_LUT4_I3_O
.sym 83352 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 83353 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 83354 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 83355 $PACKER_VCC_NET
.sym 83360 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 83362 sys1.dout_spi_LORA[21]
.sym 83364 sys1.dout_spi_LORA[15]
.sym 83365 sys1.din_spi_LORA[16]
.sym 83367 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 83369 sys1.spi1.sck_SB_LUT4_I3_O
.sym 83370 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 83372 sys1.dout_spi_LORA[17]
.sym 83375 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 83377 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 83380 sys1.wr_LORA
.sym 83383 $nextpnr_ICESTORM_LC_41$O
.sym 83386 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 83389 sys1.spi1.shreg_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 83392 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 83395 sys1.spi1.shreg_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 83397 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 83401 sys1.spi1.shreg_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 83404 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 83407 sys1.spi1.shreg_SB_DFFE_Q_15_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 83409 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 83410 $PACKER_VCC_NET
.sym 83413 sys1.spi1.shreg_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 83415 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 83420 sys1.dout_spi_LORA[15]
.sym 83421 sys1.din_spi_LORA[16]
.sym 83422 sys1.wr_LORA
.sym 83423 sys1.spi1.shreg_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 83426 sys1.dout_spi_LORA[17]
.sym 83427 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 83428 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 83429 sys1.dout_spi_LORA[21]
.sym 83430 sys1.spi1.sck_SB_LUT4_I3_O
.sym 83431 clk_$glb_clk
.sym 83433 sys1.cpu.regs[11][25]
.sym 83434 LORA_MOSI_SB_LUT4_O_I2
.sym 83435 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 83436 LORA_MOSI_SB_LUT4_O_I3
.sym 83437 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 83438 LORA_MOSI$SB_IO_OUT
.sym 83439 sys1.cpu.regs[11][27]
.sym 83440 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 83446 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 83447 sys1.cdo[20]
.sym 83454 sys1.cdo[12]
.sym 83466 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 83467 sys1.dout_spi_LORA[9]
.sym 83474 sys1.dout_spi_LORA[5]
.sym 83478 sys1.cdo[17]
.sym 83479 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 83480 sys1.dout_spi_LORA[16]
.sym 83483 sys1.dout_spi_LORA[8]
.sym 83485 sys1.cdo[13]
.sym 83489 sys1.dout_spi_LORA[1]
.sym 83492 sys1.wr_LORA
.sym 83496 sys1.dout_spi_LORA[12]
.sym 83501 sys1.dout_spi_LORA[20]
.sym 83502 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 83504 sys1.cdo[16]
.sym 83507 sys1.cdo[17]
.sym 83519 sys1.dout_spi_LORA[1]
.sym 83520 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 83521 sys1.dout_spi_LORA[5]
.sym 83522 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 83531 sys1.cdo[13]
.sym 83537 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 83538 sys1.dout_spi_LORA[20]
.sym 83539 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 83540 sys1.dout_spi_LORA[16]
.sym 83546 sys1.cdo[16]
.sym 83549 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 83550 sys1.dout_spi_LORA[12]
.sym 83551 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 83552 sys1.dout_spi_LORA[8]
.sym 83553 sys1.wr_LORA
.sym 83554 clk_$glb_clk
.sym 83561 sys1.dout_spi_LORA[13]
.sym 83562 sys1.dout_spi_LORA[12]
.sym 83565 LORA_MOSI$SB_IO_OUT
.sym 83568 sys1.cpu.rdata_SB_LUT4_O_22_I1
.sym 83569 sys1.cpu.regsD[25]
.sym 83570 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 83572 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 83574 sys1.din_spi_LORA[2]
.sym 83575 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 83576 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 83579 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 83581 sys1.wr_LORA
.sym 83588 sys1.dout_spi_LORA[8]
.sym 83589 sys1.dout_spi_LORA[11]
.sym 83591 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 83597 sys1.wr_LORA
.sym 83600 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 83611 sys1.dout_spi_LORA[14]
.sym 83615 sys1.spi1.sck_SB_LUT4_I3_O
.sym 83616 sys1.cdo[17]
.sym 83617 sys1.din_spi_LORA[15]
.sym 83626 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 83629 $nextpnr_ICESTORM_LC_42$O
.sym 83631 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 83635 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 83637 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 83642 sys1.wr_LORA
.sym 83643 sys1.dout_spi_LORA[14]
.sym 83644 sys1.din_spi_LORA[15]
.sym 83645 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 83657 sys1.cdo[17]
.sym 83676 sys1.spi1.sck_SB_LUT4_I3_O
.sym 83677 clk_$glb_clk
.sym 83685 sys1.dout_spi_LORA[10]
.sym 83691 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 83694 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 83696 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 83700 $PACKER_VCC_NET
.sym 83702 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 83704 sys1.dout_spi_LORA[15]
.sym 83714 sys1.cpu.rdata_SB_LUT4_O_23_I1
.sym 83722 sys1.spi1.sck_SB_LUT4_I3_O
.sym 83724 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 83729 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 83731 sys1.din_spi_LORA[9]
.sym 83734 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 83736 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 83741 sys1.wr_LORA
.sym 83748 sys1.dout_spi_LORA[8]
.sym 83750 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 83751 $PACKER_VCC_NET
.sym 83752 $nextpnr_ICESTORM_LC_49$O
.sym 83755 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 83758 sys1.spi1.shreg_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 83760 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 83764 sys1.spi1.shreg_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 83766 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 83767 $PACKER_VCC_NET
.sym 83770 sys1.spi1.shreg_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 83773 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 83776 sys1.spi1.shreg_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 83779 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 83783 sys1.wr_LORA
.sym 83784 sys1.din_spi_LORA[9]
.sym 83785 sys1.dout_spi_LORA[8]
.sym 83786 sys1.spi1.shreg_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 83799 sys1.spi1.sck_SB_LUT4_I3_O
.sym 83800 clk_$glb_clk
.sym 83806 sys1.dout_spi_LORA[11]
.sym 83817 sys1.din_spi_LORA[9]
.sym 83820 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 83821 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 83822 sys1.spi1.sck_SB_LUT4_I3_O
.sym 83823 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 83825 sys1.cdo[9]
.sym 83829 sys1.uart2.divider[6]
.sym 83831 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 83834 sys1.cpu.regsD[26]
.sym 83837 sys1.spi1.sck_SB_LUT4_I3_O
.sym 83860 sys1.cpu.regsD[26]
.sym 83891 sys1.cpu.regsD[26]
.sym 83922 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 83923 clk_$glb_clk
.sym 83931 sys1.cpu.regs[14][26]
.sym 83939 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 83940 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 83946 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 83948 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 83951 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 83956 sys1.uart2.divrx[5]
.sym 83960 sys1.uart2.divrx[7]
.sym 83966 sys1.cpu.regsD[26]
.sym 83968 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 84023 sys1.cpu.regsD[26]
.sym 84045 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 84046 clk_$glb_clk
.sym 84050 ICE_LED2$SB_IO_OUT
.sym 84051 ICE_LED4$SB_IO_OUT
.sym 84057 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 84072 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 84073 sys1.uart2.divider[7]
.sym 84077 sys1.uart2.divider[4]
.sym 84079 sys1.uart2.divider[5]
.sym 84082 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 84093 sys1.uart2.divider[4]
.sym 84094 sys1.uart2.divrx_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 84095 sys1.uart2.divrx_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 84096 sys1.uart2.divrx_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 84097 sys1.uart2.divider[7]
.sym 84098 sys1.uart2.divrx[5]
.sym 84099 sys1.uart2.divider[6]
.sym 84100 sys1.uart2.divrx_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 84101 sys1.uart2.divrx_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 84103 sys1.uart2.divider[5]
.sym 84104 sys1.uart2.divrx[3]
.sym 84105 sys1.uart2.divider[8]
.sym 84108 sys1.uart2.divrx[7]
.sym 84111 sys1.uart2.divrx[6]
.sym 84113 sys1.uart2.divrx[4]
.sym 84114 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 84115 sys1.uart2.divider[3]
.sym 84119 sys1.uart2.divrx[6]
.sym 84122 sys1.uart2.divider[4]
.sym 84123 sys1.uart2.divrx_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 84124 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 84128 sys1.uart2.divrx_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 84129 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 84130 sys1.uart2.divider[5]
.sym 84134 sys1.uart2.divider[4]
.sym 84135 sys1.uart2.divrx[4]
.sym 84136 sys1.uart2.divrx[3]
.sym 84137 sys1.uart2.divider[5]
.sym 84140 sys1.uart2.divider[7]
.sym 84141 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 84142 sys1.uart2.divrx_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 84146 sys1.uart2.divrx[6]
.sym 84147 sys1.uart2.divrx[7]
.sym 84148 sys1.uart2.divider[8]
.sym 84149 sys1.uart2.divider[7]
.sym 84152 sys1.uart2.divrx[4]
.sym 84153 sys1.uart2.divrx[3]
.sym 84154 sys1.uart2.divrx[6]
.sym 84155 sys1.uart2.divrx[5]
.sym 84158 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 84160 sys1.uart2.divrx_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 84161 sys1.uart2.divider[6]
.sym 84164 sys1.uart2.divider[3]
.sym 84165 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 84167 sys1.uart2.divrx_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 84169 clk_$glb_clk
.sym 84172 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 84174 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 84191 sys1.uwrtx2
.sym 84195 ICE_LED2$SB_IO_OUT
.sym 84201 sys1.uart2.divider[3]
.sym 84212 sys1.uart2.rxst_SB_LUT4_I3_I1
.sym 84214 sys1.uart2.divider[10]
.sym 84215 sys1.uart2.divrx[11]
.sym 84216 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 84217 sys1.uart2.divrx[9]
.sym 84218 sys1.uart2.rxst
.sym 84219 sys1.uart2.divrx[3]
.sym 84220 sys1.uart2.divider[11]
.sym 84221 sys1.uart2.divider[8]
.sym 84222 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 84223 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 84224 sys1.uart2.divrx[8]
.sym 84225 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 84226 sys1.uart2.divrx[5]
.sym 84227 sys1.uart2.divrx[10]
.sym 84228 sys1.uart2.rrxd[0]
.sym 84230 sys1.uart2.divrx[7]
.sym 84231 sys1.uart2.divider[9]
.sym 84233 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1
.sym 84234 sys1.uart2.divider[10]
.sym 84235 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 84236 sys1.uart2.rxst_SB_LUT4_I3_I2
.sym 84237 sys1.uart2.divider[4]
.sym 84238 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 84239 sys1.uart2.rxst_SB_LUT4_I3_O
.sym 84240 sys1.uart2.rxst_SB_LUT4_I3_I0
.sym 84243 sys1.uart2.divider[6]
.sym 84245 sys1.uart2.divider[10]
.sym 84246 sys1.uart2.divrx[9]
.sym 84247 sys1.uart2.divider[4]
.sym 84248 sys1.uart2.divrx[3]
.sym 84252 sys1.uart2.rrxd[0]
.sym 84257 sys1.uart2.divider[6]
.sym 84258 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1
.sym 84259 sys1.uart2.rxst_SB_LUT4_I3_O
.sym 84260 sys1.uart2.divrx[5]
.sym 84263 sys1.uart2.rxst_SB_LUT4_I3_I0
.sym 84264 sys1.uart2.rxst_SB_LUT4_I3_I1
.sym 84265 sys1.uart2.rxst_SB_LUT4_I3_I2
.sym 84266 sys1.uart2.rxst
.sym 84269 sys1.uart2.divider[8]
.sym 84270 sys1.uart2.divrx[8]
.sym 84271 sys1.uart2.divrx[7]
.sym 84272 sys1.uart2.divider[9]
.sym 84275 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 84276 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 84277 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 84278 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 84282 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 84284 sys1.uart2.divrx[11]
.sym 84287 sys1.uart2.divider[11]
.sym 84288 sys1.uart2.divider[10]
.sym 84289 sys1.uart2.divrx[9]
.sym 84290 sys1.uart2.divrx[10]
.sym 84291 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 84292 clk_$glb_clk
.sym 84294 sys1.uart2.divider[7]
.sym 84295 sys1.uart2.divider[3]
.sym 84296 sys1.uart2.divider[4]
.sym 84297 sys1.uart2.divider[5]
.sym 84299 sys1.uart2.divider[0]
.sym 84301 sys1.uart2.divider[6]
.sym 84306 $PACKER_VCC_NET
.sym 84307 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 84309 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 84310 sys1.uart2.divider[10]
.sym 84316 sys1.uart2.divider[11]
.sym 84318 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 84321 EN_1V4_M4_SB_DFFESR_Q_D
.sym 84325 sys1.uart2.divider[6]
.sym 84338 sys1.uart2.divider[2]
.sym 84340 sys1.uart2.divrx[0]
.sym 84344 sys1.uart2.divider[1]
.sym 84346 sys1.uart2.divrx_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 84347 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 84348 sys1.uart2.divrx_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 84352 sys1.uart2.divider[3]
.sym 84360 sys1.uart2.divrx[1]
.sym 84362 sys1.uart2.divrx[2]
.sym 84364 sys1.uart2.divider[0]
.sym 84368 sys1.uart2.divrx[2]
.sym 84369 sys1.uart2.divider[2]
.sym 84370 sys1.uart2.divrx[1]
.sym 84371 sys1.uart2.divider[3]
.sym 84374 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 84375 sys1.uart2.divrx_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 84377 sys1.uart2.divider[1]
.sym 84386 sys1.uart2.divider[2]
.sym 84387 sys1.uart2.divrx_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 84388 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 84392 sys1.uart2.divrx[1]
.sym 84393 sys1.uart2.divider[2]
.sym 84394 sys1.uart2.divider[1]
.sym 84395 sys1.uart2.divrx[0]
.sym 84398 sys1.uart2.divrx[0]
.sym 84399 sys1.uart2.divider[0]
.sym 84400 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 84415 clk_$glb_clk
.sym 84417 sys1.uart2.divtx[5]
.sym 84418 sys1.uart2.divtx[0]
.sym 84419 sys1.uart2.divtx[4]
.sym 84420 sys1.uart2.divtx[1]
.sym 84421 sys1.uart2.divtx[2]
.sym 84422 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 84423 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 84424 sys1.uart2.divtx[3]
.sym 84432 EN_5V_M4_SB_DFFESR_Q_D
.sym 84443 reset
.sym 84467 reset_SB_LUT4_O_I0
.sym 84469 sys1.uwrtx2
.sym 84481 EN_1V4_M4_SB_DFFESR_Q_D
.sym 84512 reset_SB_LUT4_O_I0
.sym 84533 EN_1V4_M4_SB_DFFESR_Q_D
.sym 84537 sys1.uwrtx2
.sym 84538 clk_$glb_clk
.sym 84539 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 84540 cnt[3]
.sym 84541 ICE_LED1$SB_IO_OUT
.sym 84542 reset_SB_LUT4_O_I2
.sym 84543 cnt[4]
.sym 84544 cnt[2]
.sym 84545 cnt[6]
.sym 84546 cnt[7]
.sym 84547 cnt[5]
.sym 84552 sys1.uart2.divider[1]
.sym 84553 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 84554 sys1.uart2.divider[2]
.sym 84557 sys1.uart2.divtx[3]
.sym 84569 cnt[0]
.sym 84571 ICE_LED1_SB_DFFESR_Q_D
.sym 84574 reset_SB_LUT4_O_I0
.sym 84575 reset
.sym 84582 $PACKER_VCC_NET
.sym 84584 cnt[1]
.sym 84585 cnt[0]
.sym 84590 $PACKER_VCC_NET
.sym 84593 cnt[0]
.sym 84597 cnt[3]
.sym 84599 reset
.sym 84601 cnt[2]
.sym 84602 cnt[6]
.sym 84604 cnt[5]
.sym 84608 cnt[4]
.sym 84611 cnt[7]
.sym 84613 $nextpnr_ICESTORM_LC_4$O
.sym 84615 cnt[0]
.sym 84619 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 84621 $PACKER_VCC_NET
.sym 84622 cnt[1]
.sym 84623 cnt[0]
.sym 84625 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 84627 $PACKER_VCC_NET
.sym 84628 cnt[2]
.sym 84629 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 84631 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 84633 cnt[3]
.sym 84634 $PACKER_VCC_NET
.sym 84635 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 84637 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 84639 $PACKER_VCC_NET
.sym 84640 cnt[4]
.sym 84641 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 84643 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 84645 $PACKER_VCC_NET
.sym 84646 cnt[5]
.sym 84647 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 84649 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 84651 cnt[6]
.sym 84652 $PACKER_VCC_NET
.sym 84653 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 84655 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 84657 $PACKER_VCC_NET
.sym 84658 cnt[7]
.sym 84659 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 84660 reset
.sym 84661 clk_$glb_clk
.sym 84663 cnt[13]
.sym 84664 cnt[8]
.sym 84665 cnt[15]
.sym 84666 cnt[11]
.sym 84667 reset_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 84668 cnt[9]
.sym 84669 reset_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 84681 sys1.uart2.divider[9]
.sym 84686 $PACKER_VCC_NET
.sym 84687 reset_SB_LUT4_O_I2
.sym 84699 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 84706 cnt[12]
.sym 84707 $PACKER_VCC_NET
.sym 84708 $PACKER_VCC_NET
.sym 84712 cnt[14]
.sym 84715 reset
.sym 84719 cnt[10]
.sym 84722 cnt[15]
.sym 84723 cnt[11]
.sym 84725 cnt[9]
.sym 84728 cnt[13]
.sym 84729 cnt[8]
.sym 84736 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 84738 $PACKER_VCC_NET
.sym 84739 cnt[8]
.sym 84740 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 84742 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 84744 $PACKER_VCC_NET
.sym 84745 cnt[9]
.sym 84746 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 84748 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 84750 $PACKER_VCC_NET
.sym 84751 cnt[10]
.sym 84752 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 84754 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 84756 $PACKER_VCC_NET
.sym 84757 cnt[11]
.sym 84758 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 84760 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 84762 $PACKER_VCC_NET
.sym 84763 cnt[12]
.sym 84764 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 84766 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 84768 $PACKER_VCC_NET
.sym 84769 cnt[13]
.sym 84770 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 84772 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 84774 cnt[14]
.sym 84775 $PACKER_VCC_NET
.sym 84776 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 84778 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 84780 cnt[15]
.sym 84781 $PACKER_VCC_NET
.sym 84782 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 84783 reset
.sym 84784 clk_$glb_clk
.sym 84786 cnt[16]
.sym 84788 cnt[0]
.sym 84789 reset_SB_LUT4_O_I1[0]
.sym 84790 cnt[17]
.sym 84791 reset
.sym 84792 reset_SB_LUT4_O_I3
.sym 84793 reset_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 84803 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 84813 reset
.sym 84822 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 84828 cnt[18]
.sym 84829 reset
.sym 84832 reset_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 84833 cnt[20]
.sym 84839 cnt_SB_LUT4_O_I3
.sym 84845 cnt_SB_LUT4_O_2_I3
.sym 84846 $PACKER_VCC_NET
.sym 84850 cnt[19]
.sym 84851 cnt[16]
.sym 84852 $PACKER_VCC_NET
.sym 84854 cnt_SB_LUT4_O_1_I3
.sym 84855 cnt[17]
.sym 84859 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 84861 cnt[16]
.sym 84862 $PACKER_VCC_NET
.sym 84863 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 84865 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 84867 $PACKER_VCC_NET
.sym 84868 cnt[17]
.sym 84869 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 84871 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 84873 cnt[18]
.sym 84874 $PACKER_VCC_NET
.sym 84875 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 84877 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 84879 $PACKER_VCC_NET
.sym 84880 cnt[19]
.sym 84881 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 84883 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 84885 $PACKER_VCC_NET
.sym 84886 cnt[20]
.sym 84887 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 84890 reset_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 84893 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 84896 cnt_SB_LUT4_O_2_I3
.sym 84897 cnt_SB_LUT4_O_I3
.sym 84898 cnt_SB_LUT4_O_1_I3
.sym 84899 reset_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 84903 cnt_SB_LUT4_O_1_I3
.sym 84906 reset
.sym 84907 clk_$glb_clk
.sym 84914 reset
.sym 84922 TXD2$SB_IO_OUT
.sym 84935 reset
.sym 84943 TXD2$SB_IO_OUT
.sym 84953 $PACKER_VCC_NET
.sym 84954 TXD2$SB_IO_OUT
.sym 84969 TXD2$SB_IO_OUT
.sym 84977 $PACKER_VCC_NET
.sym 85009 TXD1$SB_IO_OUT
.sym 85015 TXD1_SB_LUT4_O_I3
.sym 85019 ICE_SCK$SB_IO_OUT
.sym 85020 sys1.uart0.thr[4]
.sym 85030 sys1.cdo[9]
.sym 85057 sys1.cdo[8]
.sym 85078 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 85096 sys1.cdo[8]
.sym 85130 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 85131 clk_$glb_clk
.sym 85132 reset_$glb_sr
.sym 85140 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 85142 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 85144 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 85150 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 85172 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 85186 ICE_SCK$SB_IO_OUT
.sym 85189 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 85196 EN_1V4_M4_SB_DFFESR_Q_D
.sym 85201 sys1.wr_spi_ICE
.sym 85203 ICE_SCK$SB_IO_OUT
.sym 85216 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 85223 sys1.cdo[29]
.sym 85249 sys1.cdo[29]
.sym 85293 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 85294 clk_$glb_clk
.sym 85295 reset_$glb_sr
.sym 85296 sys1.uart1.thr[5]
.sym 85301 sys1.uart1.thr[7]
.sym 85312 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 85323 sys1.uart1.divider[6]
.sym 85329 ICE_LED4_SB_DFFESR_Q_D
.sym 85330 sys1.cpu.regs[13][28]
.sym 85342 EN_5V_UP_SB_DFFESR_Q_D
.sym 85344 sys1.cpu.regsD[28]
.sym 85348 ICE_SCK$SB_IO_OUT
.sym 85364 sys1.spi0.sck_SB_DFFESR_Q_E
.sym 85366 sys1.wr_spi_ICE
.sym 85383 sys1.cpu.regsD[28]
.sym 85391 ICE_SCK$SB_IO_OUT
.sym 85407 EN_5V_UP_SB_DFFESR_Q_D
.sym 85416 sys1.spi0.sck_SB_DFFESR_Q_E
.sym 85417 clk_$glb_clk
.sym 85418 sys1.wr_spi_ICE
.sym 85421 sys1.cpu.regs[13][29]
.sym 85422 sys1.cpu.regs[13][28]
.sym 85425 sys1.cpu.regs[13][24]
.sym 85430 sys1.cdo[18]
.sym 85432 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 85433 sys1.cdo[28]
.sym 85435 sys1.cpu.rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 85439 ICE_SCK$SB_IO_OUT
.sym 85440 sys1.irqvect[2][31]
.sym 85443 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 85444 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 85445 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 85450 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 85453 sys1.wr_spi_ICE
.sym 85466 EN_5V_M4_SB_DFFESR_Q_D
.sym 85473 EN_1V4_M4_SB_DFFESR_Q_D
.sym 85474 EN_5V_UP_SB_DFFESR_Q_D
.sym 85487 sys1.uwrbaud1
.sym 85489 ICE_LED4_SB_DFFESR_Q_D
.sym 85495 ICE_LED4_SB_DFFESR_Q_D
.sym 85502 EN_1V4_M4_SB_DFFESR_Q_D
.sym 85520 EN_5V_UP_SB_DFFESR_Q_D
.sym 85538 EN_5V_M4_SB_DFFESR_Q_D
.sym 85539 sys1.uwrbaud1
.sym 85540 clk_$glb_clk
.sym 85541 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 85545 sys1.uart0.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 85546 sys1.spi0.bitcnt[3]
.sym 85548 sys1.spi0.bitcnt[2]
.sym 85549 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 85554 sys1.cpu.regsD[29]
.sym 85555 sys1.cpu.regs[13][24]
.sym 85556 sys1.cpu.regs[14][30]
.sym 85563 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 85565 sys1.cpu.regs[13][29]
.sym 85570 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 85571 sys1.uart1.divider[7]
.sym 85572 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 85574 sys1.cpu.regsD[28]
.sym 85577 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 85585 sys1.cpu.regsD[28]
.sym 85587 sys1.cpu.regsD[24]
.sym 85588 sys1.spi0.sck_SB_DFFESR_Q_E
.sym 85589 sys1.uart0.divider[8]
.sym 85601 ICE_SCK$SB_IO_OUT
.sym 85603 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 85610 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 85611 sys1.cpu.regsD[13]
.sym 85613 sys1.wr_spi_ICE
.sym 85618 sys1.cpu.regsD[28]
.sym 85625 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 85630 sys1.cpu.regsD[24]
.sym 85634 sys1.cpu.regsD[13]
.sym 85640 ICE_SCK$SB_IO_OUT
.sym 85641 sys1.wr_spi_ICE
.sym 85643 sys1.spi0.sck_SB_DFFESR_Q_E
.sym 85659 sys1.uart0.divider[8]
.sym 85662 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 85663 clk_$glb_clk
.sym 85669 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 85670 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 85672 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 85673 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 85678 sys1.spi0.bitcnt[2]
.sym 85686 sys1.cpu.regs[12][28]
.sym 85688 sys1.ca[2]
.sym 85692 sys1.wr_spi_ICE
.sym 85695 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 85696 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 85697 sys1.cpu.regsD[13]
.sym 85699 sys1.ca[8]
.sym 85700 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 85710 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 85714 sys1.uart0.divider[7]
.sym 85717 sys1.uart0.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 85720 sys1.uart0.divider[6]
.sym 85721 sys1.uart0.divider[8]
.sym 85722 sys1.uart0.thr[4]
.sym 85726 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 85727 sys1.uart0.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 85730 sys1.uart0.divtx_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 85732 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 85735 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 85747 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 85763 sys1.uart0.thr[4]
.sym 85765 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 85766 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 85769 sys1.uart0.divider[7]
.sym 85770 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 85771 sys1.uart0.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 85775 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 85777 sys1.uart0.divider[8]
.sym 85778 sys1.uart0.divtx_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 85782 sys1.uart0.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 85783 sys1.uart0.divider[6]
.sym 85784 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 85786 clk_$glb_clk
.sym 85787 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 85790 sys1.cpu.regs[11][11]
.sym 85792 sys1.cpu.regs[11][30]
.sym 85794 sys1.cpu.regs[11][29]
.sym 85798 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85799 $PACKER_VCC_NET
.sym 85803 sys1.uwrtx1
.sym 85804 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 85807 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 85808 sys1.cdo[25]
.sym 85812 sys1.cdo[14]
.sym 85814 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 85817 sys1.cpu.regs[11][29]
.sym 85819 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 85831 sys1.uart1.cntbit_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 85832 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 85834 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 85836 sys1.uart1.cntbit[1]
.sym 85838 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 85841 sys1.uart1.cntbit[2]
.sym 85842 sys1.uart1.cntbit[0]
.sym 85844 sys1.uart1.cntbit[1]
.sym 85847 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 85848 sys1.uart1.cntbit[3]
.sym 85851 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 85852 sys1.uart0.thr[3]
.sym 85853 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 85854 sys1.uart1.cntbit_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 85858 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 85861 $nextpnr_ICESTORM_LC_64$O
.sym 85864 sys1.uart1.cntbit[0]
.sym 85867 sys1.uart1.cntbit_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 85869 sys1.uart1.cntbit[1]
.sym 85871 sys1.uart1.cntbit[0]
.sym 85873 sys1.uart1.cntbit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 85875 sys1.uart1.cntbit[2]
.sym 85877 sys1.uart1.cntbit_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 85880 sys1.uart1.cntbit[3]
.sym 85881 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 85882 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 85883 sys1.uart1.cntbit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 85886 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 85887 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 85888 sys1.uart1.cntbit_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 85889 sys1.uart1.cntbit[2]
.sym 85892 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 85894 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 85895 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 85898 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 85900 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 85901 sys1.uart0.thr[3]
.sym 85904 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 85905 sys1.uart1.cntbit_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 85906 sys1.uart1.cntbit[1]
.sym 85907 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 85909 clk_$glb_clk
.sym 85913 sys1.irqvect[3][9]
.sym 85916 sys1.irqvect[3][14]
.sym 85917 sys1.irqvect[3][31]
.sym 85918 sys1.irqvect[3][10]
.sym 85921 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 85922 LORA_CS$SB_IO_OUT
.sym 85931 sys1.uart1.cntbit[3]
.sym 85934 sys1.cdo[28]
.sym 85937 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 85942 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 85943 sys1.ca[8]
.sym 85945 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 85946 sys1.cdo[10]
.sym 85954 sys1.irqvect[1][14]
.sym 85955 sys1.irqvect[1][9]
.sym 85962 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 85963 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 85970 sys1.irqvect[3][9]
.sym 85973 sys1.irqvect[3][14]
.sym 85975 sys1.cdo[9]
.sym 85981 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 85983 sys1.cdo[15]
.sym 85985 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 85986 sys1.irqvect[1][9]
.sym 85987 sys1.irqvect[3][9]
.sym 85988 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 85992 sys1.cdo[15]
.sym 86012 sys1.cdo[9]
.sym 86022 sys1.cdo[9]
.sym 86027 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 86028 sys1.irqvect[1][14]
.sym 86029 sys1.irqvect[3][14]
.sym 86030 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 86031 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 86032 clk_$glb_clk
.sym 86033 reset_$glb_sr
.sym 86034 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86035 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 86037 sys1.irqvect[4][14]
.sym 86039 sys1.irqvect[4][10]
.sym 86041 sys1.irqvect[4][9]
.sym 86045 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86058 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 86063 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 86069 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 86075 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 86076 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 86078 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 86079 sys1.irqvect[2][9]
.sym 86080 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 86081 sys1.irqvect[5][9]
.sym 86083 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86086 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 86089 sys1.irqvect[7][9]
.sym 86090 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86095 sys1.irqvect[6][9]
.sym 86100 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 86101 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 86103 sys1.cdo[9]
.sym 86108 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86109 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 86110 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 86111 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86120 sys1.irqvect[6][9]
.sym 86121 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 86122 sys1.irqvect[5][9]
.sym 86123 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 86135 sys1.cdo[9]
.sym 86150 sys1.irqvect[7][9]
.sym 86151 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 86152 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 86153 sys1.irqvect[2][9]
.sym 86154 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 86155 clk_$glb_clk
.sym 86156 reset_$glb_sr
.sym 86158 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 86159 sys1.irqvect[0][14]
.sym 86162 sys1.irqvect[0][17]
.sym 86163 sys1.irqvect[0][9]
.sym 86164 sys1.irqvect[0][10]
.sym 86167 sys1.cdo[14]
.sym 86169 sys1.control_ICE[12]
.sym 86171 sys1.cdo[9]
.sym 86174 sys1.cdo[9]
.sym 86175 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 86176 sys1.cpu.rdata_SB_LUT4_O_2_I1
.sym 86178 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 86180 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 86181 sys1.cdo[10]
.sym 86182 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 86184 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 86185 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 86187 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 86188 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 86189 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 86192 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 86207 sys1.cdo[12]
.sym 86209 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 86226 sys1.cdo[14]
.sym 86229 sys1.cdo[9]
.sym 86252 sys1.cdo[12]
.sym 86269 sys1.cdo[9]
.sym 86273 sys1.cdo[14]
.sym 86277 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 86278 clk_$glb_clk
.sym 86279 reset_$glb_sr
.sym 86281 sys1.irqvect[6][10]
.sym 86283 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 86284 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 86285 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 86286 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86296 sys1.cpu.regs[10][30]
.sym 86298 sys1.cdo[25]
.sym 86301 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 86302 sys1.cpu.regs[10][11]
.sym 86304 sys1.cdo[14]
.sym 86308 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 86311 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 86312 sys1.irqvect[7][17]
.sym 86314 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 86322 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 86324 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86328 sys1.irqvect[7][14]
.sym 86330 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 86335 sys1.cdo[17]
.sym 86336 sys1.irqvect[5][14]
.sym 86338 sys1.cdo[14]
.sym 86339 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86341 sys1.cdo[10]
.sym 86343 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 86347 sys1.cdo[9]
.sym 86348 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 86349 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 86355 sys1.cdo[17]
.sym 86366 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 86367 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 86368 sys1.irqvect[5][14]
.sym 86369 sys1.irqvect[7][14]
.sym 86374 sys1.cdo[9]
.sym 86387 sys1.cdo[10]
.sym 86390 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 86391 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86392 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86393 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 86398 sys1.cdo[14]
.sym 86400 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 86401 clk_$glb_clk
.sym 86402 reset_$glb_sr
.sym 86404 sys1.irqvect[6][17]
.sym 86405 sys1.cdo[21]
.sym 86406 sys1.irqvect[6][14]
.sym 86407 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 86408 sys1.irqvect[6][23]
.sym 86414 sys1.cdo[9]
.sym 86418 sys1.irqvect[2][10]
.sym 86421 sys1.ca[11]
.sym 86427 sys1.cdo[23]
.sym 86429 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 86430 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 86432 sys1.cpu.regsQ1[30]
.sym 86434 sys1.cpu.PCci[25]
.sym 86435 sys1.cdo[22]
.sym 86457 sys1.cpu.regsD[4]
.sym 86515 sys1.cpu.regsD[4]
.sym 86523 sys1.cpu.regs[0]_SB_DFFE_Q_E_$glb_ce
.sym 86524 clk_$glb_clk
.sym 86526 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 86527 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 86528 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 86531 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 86532 sys1.irqvect[2][17]
.sym 86533 sys1.irqvect[2][14]
.sym 86538 sys1.ram0.ram_array.15.0.0_RDATA_1
.sym 86544 sys1.ram0.ram_array.15.1.0_RDATA_1
.sym 86545 sys1.cpu.regs[12][30]
.sym 86547 sys1.cdo[30]
.sym 86550 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 86553 sys1.irqvect[2][19]
.sym 86556 sys1.irqvect[6][23]
.sym 86558 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 86559 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 86561 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 86567 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 86569 sys1.cpu.PC[25]
.sym 86572 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 86573 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 86580 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 86581 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 86583 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 86584 sys1.irqvect[7][17]
.sym 86593 TXD_SB_LUT4_O_I3
.sym 86596 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 86598 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 86600 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 86602 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 86603 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 86607 sys1.cpu.PC[25]
.sym 86612 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 86613 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 86614 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 86615 TXD_SB_LUT4_O_I3
.sym 86630 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 86631 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 86632 sys1.irqvect[7][17]
.sym 86633 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 86647 clk_$glb_clk
.sym 86651 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 86653 sys1.irqvect[4][23]
.sym 86654 sys1.irqvect[4][22]
.sym 86656 sys1.irqvect[4][17]
.sym 86657 sys1.cpu.rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 86661 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 86662 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 86663 sys1.cdo[14]
.sym 86664 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 86665 sys1.ca[6]
.sym 86667 sys1.ca[5]
.sym 86668 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 86669 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 86670 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 86671 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 86672 sys1.ca[5]
.sym 86673 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 86674 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 86675 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 86676 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 86684 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 86700 sys1.cdo[16]
.sym 86701 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 86707 sys1.cdo[22]
.sym 86717 sys1.cdo[18]
.sym 86720 sys1.cdo[19]
.sym 86723 sys1.cdo[18]
.sym 86748 sys1.cdo[22]
.sym 86762 sys1.cdo[16]
.sym 86767 sys1.cdo[19]
.sym 86769 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 86770 clk_$glb_clk
.sym 86771 reset_$glb_sr
.sym 86772 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 86773 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 86774 sys1.irqvect[0][19]
.sym 86776 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86777 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 86778 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86779 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86783 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 86788 sys1.cdo[16]
.sym 86789 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 86794 sys1.cpu.regsD[25]
.sym 86796 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 86799 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 86800 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 86803 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 86806 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 86807 sys1.cdo[14]
.sym 86813 sys1.irqvect[6][18]
.sym 86815 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 86816 sys1.irqvect[6][22]
.sym 86818 sys1.irqvect[5][22]
.sym 86819 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86820 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 86821 sys1.irqvect[2][18]
.sym 86822 sys1.irqvect[7][22]
.sym 86824 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 86825 sys1.irqvect[2][22]
.sym 86827 sys1.irqvect[2][16]
.sym 86828 sys1.irqvect[6][16]
.sym 86829 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 86832 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 86833 sys1.cdo[23]
.sym 86834 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 86837 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 86838 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 86840 sys1.cdo[22]
.sym 86843 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86844 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 86846 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86847 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86848 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 86849 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 86853 sys1.cdo[22]
.sym 86858 sys1.irqvect[6][18]
.sym 86859 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 86860 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 86861 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 86864 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 86866 sys1.irqvect[2][18]
.sym 86872 sys1.cdo[23]
.sym 86876 sys1.irqvect[5][22]
.sym 86877 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 86878 sys1.irqvect[6][22]
.sym 86879 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 86882 sys1.irqvect[7][22]
.sym 86883 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 86884 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 86885 sys1.irqvect[2][22]
.sym 86888 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 86889 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 86890 sys1.irqvect[2][16]
.sym 86891 sys1.irqvect[6][16]
.sym 86892 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 86893 clk_$glb_clk
.sym 86894 reset_$glb_sr
.sym 86898 sys1.cpu.PC0[2]
.sym 86900 sys1.cpu.PC0[14]
.sym 86902 sys1.cpu.PC0[30]
.sym 86907 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 86911 sys1.ca[4]
.sym 86912 sys1.irqvect[2][23]
.sym 86916 sys1.cpu.rdata_SB_LUT4_O_4_I1
.sym 86919 sys1.cdo[23]
.sym 86924 sys1.cdo[19]
.sym 86925 sys1.cpu.regsQ1[30]
.sym 86926 sys1.cdo[22]
.sym 86928 sys1.cpu.regsD[3]
.sym 86929 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 86930 sys1.ram0.ram_array.4.1.0_WCLKE
.sym 86942 sys1.cdo[22]
.sym 86947 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 86954 sys1.cdo[16]
.sym 86959 sys1.cdo[18]
.sym 86972 sys1.cdo[18]
.sym 86988 sys1.cdo[22]
.sym 87014 sys1.cdo[16]
.sym 87015 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 87016 clk_$glb_clk
.sym 87017 reset_$glb_sr
.sym 87018 sys1.cdo[23]
.sym 87019 sys1.irqvect[0][16]
.sym 87020 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 87022 sys1.irqvect[0][18]
.sym 87024 sys1.irqvect[0][23]
.sym 87025 sys1.irqvect[0][22]
.sym 87026 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I2
.sym 87030 sys1.ca[8]
.sym 87032 sys1.cpu.mmode
.sym 87038 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I2
.sym 87039 sys1.cpu.mmode
.sym 87041 sys1.cpu.regs[14][25]
.sym 87042 sys1.dout_spi_LORA[27]
.sym 87047 sys1.cdo[18]
.sym 87048 sys1.cpu.PC0[14]
.sym 87049 sys1.irqvect[0][22]
.sym 87050 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I2
.sym 87059 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 87063 sys1.din_spi_LORA[6]
.sym 87068 sys1.din_spi_LORA[8]
.sym 87069 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 87070 sys1.spi1.sck_SB_LUT4_I3_O
.sym 87071 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 87072 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 87073 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 87074 sys1.dout_spi_LORA[7]
.sym 87077 $PACKER_VCC_NET
.sym 87081 sys1.dout_spi_LORA[5]
.sym 87082 sys1.wr_LORA
.sym 87089 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 87091 $nextpnr_ICESTORM_LC_50$O
.sym 87094 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 87097 sys1.spi1.shreg_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 87100 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 87103 sys1.spi1.shreg_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 87105 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 87109 sys1.spi1.shreg_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 87111 $PACKER_VCC_NET
.sym 87112 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 87115 sys1.spi1.shreg_SB_DFFE_Q_23_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 87117 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 87121 sys1.spi1.shreg_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 87123 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 87128 sys1.din_spi_LORA[8]
.sym 87129 sys1.wr_LORA
.sym 87130 sys1.dout_spi_LORA[7]
.sym 87131 sys1.spi1.shreg_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 87134 sys1.wr_LORA
.sym 87135 sys1.din_spi_LORA[6]
.sym 87137 sys1.dout_spi_LORA[5]
.sym 87138 sys1.spi1.sck_SB_LUT4_I3_O
.sym 87139 clk_$glb_clk
.sym 87143 sys1.cpu.PC1[23]
.sym 87148 sys1.cpu.PC1[10]
.sym 87151 ICE_LED4$SB_IO_OUT
.sym 87153 sys1.ca[5]
.sym 87156 sys1.ca[7]
.sym 87157 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 87159 sys1.dout_spi_LORA[27]
.sym 87161 sys1.ca[3]
.sym 87162 sys1.irqvect[0][16]
.sym 87164 sys1.din_spi_LORA[8]
.sym 87166 sys1.cpu.regsD[25]
.sym 87173 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 87174 sys1.dout_spi_LORA[4]
.sym 87182 sys1.dout_spi_LORA[31]
.sym 87187 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 87189 EN_5V_M4_SB_DFFESR_Q_D
.sym 87192 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 87193 sys1.control_LORA[5]
.sym 87197 sys1.dout_spi_LORA[6]
.sym 87200 sys1.wr_LORA
.sym 87202 sys1.dout_spi_LORA[27]
.sym 87210 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 87211 sys1.dout_spi_LORA[2]
.sym 87215 sys1.control_LORA[5]
.sym 87227 sys1.dout_spi_LORA[31]
.sym 87228 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 87229 sys1.dout_spi_LORA[27]
.sym 87230 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 87235 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 87242 EN_5V_M4_SB_DFFESR_Q_D
.sym 87251 sys1.dout_spi_LORA[6]
.sym 87252 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 87253 sys1.dout_spi_LORA[2]
.sym 87254 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 87261 sys1.wr_LORA
.sym 87262 clk_$glb_clk
.sym 87263 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 87264 sys1.cpu.regs[0][27]
.sym 87266 sys1.cpu.regs[0][3]
.sym 87274 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87275 $PACKER_VCC_NET
.sym 87276 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 87278 sys1.ca[12]
.sym 87279 sys1.control_LORA[5]
.sym 87280 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 87282 sys1.cdo[16]
.sym 87287 sys1.cdo[11]
.sym 87291 sys1.cdo[14]
.sym 87292 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 87294 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 87297 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 87299 sys1.wr_LORA
.sym 87306 sys1.dout_spi_LORA[19]
.sym 87312 sys1.cdo[30]
.sym 87314 sys1.cdo[20]
.sym 87315 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3
.sym 87316 sys1.wr_LORA
.sym 87318 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 87320 sys1.dout_spi_LORA[7]
.sym 87323 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 87324 sys1.dout_spi_LORA[23]
.sym 87328 sys1.dout_spi_LORA[3]
.sym 87329 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87338 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 87339 sys1.dout_spi_LORA[19]
.sym 87340 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 87341 sys1.dout_spi_LORA[23]
.sym 87344 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87345 sys1.dout_spi_LORA[7]
.sym 87346 sys1.dout_spi_LORA[3]
.sym 87347 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 87357 sys1.cdo[20]
.sym 87363 sys1.cdo[30]
.sym 87382 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3
.sym 87384 sys1.wr_LORA
.sym 87385 clk_$glb_clk
.sym 87390 sys1.dout_spi_LORA[23]
.sym 87391 sys1.dout_spi_LORA[4]
.sym 87393 sys1.dout_spi_LORA[5]
.sym 87397 ICE_LED1$SB_IO_OUT
.sym 87398 LORA_CS$SB_IO_OUT
.sym 87402 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 87408 sys1.dout_spi_LORA[19]
.sym 87412 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 87413 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 87416 ICE_LED1_SB_DFFESR_Q_D
.sym 87417 sys1.cdo[23]
.sym 87418 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87420 sys1.cpu.regsD[3]
.sym 87421 sys1.dout_spi_LORA[0]
.sym 87428 sys1.dout_spi_LORA[0]
.sym 87430 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 87432 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87433 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 87435 sys1.cdo[20]
.sym 87436 sys1.cpu.regsD[25]
.sym 87437 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 87439 sys1.dout_spi_LORA[11]
.sym 87441 sys1.dout_spi_LORA[18]
.sym 87442 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87443 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 87444 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87445 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 87447 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87448 sys1.dout_spi_LORA[4]
.sym 87449 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 87450 sys1.dout_spi_LORA[22]
.sym 87452 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 87454 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 87457 sys1.dout_spi_LORA[15]
.sym 87461 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 87462 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87463 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87464 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87469 sys1.cdo[20]
.sym 87473 sys1.dout_spi_LORA[0]
.sym 87474 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 87475 sys1.dout_spi_LORA[4]
.sym 87476 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 87479 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 87480 sys1.dout_spi_LORA[11]
.sym 87481 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 87482 sys1.dout_spi_LORA[15]
.sym 87488 sys1.cpu.regsD[25]
.sym 87491 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 87492 sys1.dout_spi_LORA[22]
.sym 87493 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 87494 sys1.dout_spi_LORA[18]
.sym 87497 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 87498 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 87500 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 87503 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 87504 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87505 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87506 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 87507 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 87508 clk_$glb_clk
.sym 87510 sys1.cdo[23]
.sym 87513 sys1.din_spi_LORA[4]
.sym 87514 sys1.din_spi_LORA[5]
.sym 87515 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 87516 sys1.din_spi_LORA[2]
.sym 87517 sys1.din_spi_LORA[1]
.sym 87527 sys1.wr_LORA
.sym 87530 sys1.dout_spi_LORA[22]
.sym 87531 sys1.dout_spi_LORA[3]
.sym 87532 sys1.ca[11]
.sym 87534 sys1.wr_LORA
.sym 87543 sys1.wr_LORA
.sym 87551 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 87553 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 87554 LORA_MOSI_SB_LUT4_O_I3
.sym 87555 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87556 sys1.dout_spi_LORA[13]
.sym 87558 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 87560 LORA_MOSI_SB_LUT4_O_I2
.sym 87561 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 87562 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 87563 sys1.cpu.regsD[25]
.sym 87564 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87565 LORA_MOSI_SB_LUT4_O_I1
.sym 87566 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 87567 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 87569 sys1.cpu.regsD[27]
.sym 87570 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87571 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 87574 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 87576 LORA_MOSI_SB_LUT4_O_I0
.sym 87577 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 87578 sys1.dout_spi_LORA[9]
.sym 87579 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 87582 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 87587 sys1.cpu.regsD[25]
.sym 87590 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87591 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 87592 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 87593 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87596 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 87597 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 87598 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 87599 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87602 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87603 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 87604 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 87605 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87608 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 87609 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87610 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 87611 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 87614 LORA_MOSI_SB_LUT4_O_I3
.sym 87615 LORA_MOSI_SB_LUT4_O_I2
.sym 87616 LORA_MOSI_SB_LUT4_O_I1
.sym 87617 LORA_MOSI_SB_LUT4_O_I0
.sym 87622 sys1.cpu.regsD[27]
.sym 87626 sys1.dout_spi_LORA[13]
.sym 87627 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 87628 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 87629 sys1.dout_spi_LORA[9]
.sym 87630 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 87631 clk_$glb_clk
.sym 87634 LORA_MOSI_SB_LUT4_O_I0
.sym 87635 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 87636 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87637 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 87638 sys1.cpu.regs[10][27]
.sym 87646 sys1.cpu.rdata_SB_LUT4_O_21_I1
.sym 87647 sys1.cdo[14]
.sym 87655 sys1.cpu.regs[13][27]
.sym 87657 sys1.dout_spi_LORA[12]
.sym 87658 sys1.dout_spi_LORA[10]
.sym 87659 sys1.dout_spi_LORA[13]
.sym 87665 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 87676 $PACKER_VCC_NET
.sym 87682 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 87684 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 87686 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 87688 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 87690 sys1.wr_LORA
.sym 87692 sys1.spi1.sck_SB_LUT4_I3_O
.sym 87698 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 87702 sys1.din_spi_LORA[13]
.sym 87704 sys1.dout_spi_LORA[12]
.sym 87706 $nextpnr_ICESTORM_LC_44$O
.sym 87708 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 87712 sys1.spi1.shreg_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 87714 $PACKER_VCC_NET
.sym 87715 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 87718 sys1.spi1.shreg_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 87720 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 87721 $PACKER_VCC_NET
.sym 87724 sys1.spi1.shreg_SB_DFFE_Q_18_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 87727 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 87730 sys1.spi1.shreg_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 87732 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 87737 sys1.din_spi_LORA[13]
.sym 87738 sys1.wr_LORA
.sym 87739 sys1.dout_spi_LORA[12]
.sym 87740 sys1.spi1.shreg_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 87744 sys1.dout_spi_LORA[12]
.sym 87753 sys1.spi1.sck_SB_LUT4_I3_O
.sym 87754 clk_$glb_clk
.sym 87762 sys1.dout_spi_LORA[12]
.sym 87763 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 87769 sys1.cdo[15]
.sym 87770 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 87771 sys1.control_LORA[1]
.sym 87774 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 87776 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 87778 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 87779 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 87784 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 87787 sys1.wr_LORA
.sym 87797 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 87802 sys1.dout_spi_LORA[9]
.sym 87806 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 87807 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 87808 sys1.spi1.sck_SB_LUT4_I3_O
.sym 87813 sys1.wr_LORA
.sym 87814 $PACKER_VCC_NET
.sym 87817 sys1.din_spi_LORA[10]
.sym 87820 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 87822 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 87828 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 87829 $nextpnr_ICESTORM_LC_48$O
.sym 87832 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 87835 sys1.spi1.shreg_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 87837 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 87838 $PACKER_VCC_NET
.sym 87841 sys1.spi1.shreg_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 87844 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 87847 sys1.spi1.shreg_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 87849 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 87850 $PACKER_VCC_NET
.sym 87853 sys1.spi1.shreg_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 87855 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 87859 sys1.spi1.shreg_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 87862 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 87866 sys1.wr_LORA
.sym 87867 sys1.dout_spi_LORA[9]
.sym 87868 sys1.din_spi_LORA[10]
.sym 87869 sys1.spi1.shreg_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 87876 sys1.spi1.sck_SB_LUT4_I3_O
.sym 87877 clk_$glb_clk
.sym 87883 sys1.din_spi_LORA[10]
.sym 87887 sys1.cdo[9]
.sym 87888 sys1.ca[6]
.sym 87893 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 87894 sys1.ca[6]
.sym 87903 ICE_LED1_SB_DFFESR_Q_D
.sym 87909 sys1.spi1.sck_SB_LUT4_I3_O
.sym 87910 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 87913 sys1.dout_spi_LORA[0]
.sym 87920 sys1.wr_LORA
.sym 87922 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 87924 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 87927 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 87934 sys1.dout_spi_LORA[10]
.sym 87938 sys1.spi1.sck_SB_LUT4_I3_O
.sym 87940 $PACKER_VCC_NET
.sym 87948 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 87949 sys1.din_spi_LORA[11]
.sym 87952 $nextpnr_ICESTORM_LC_47$O
.sym 87955 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 87958 sys1.spi1.shreg_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 87960 $PACKER_VCC_NET
.sym 87961 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 87964 sys1.spi1.shreg_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 87967 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 87970 sys1.spi1.shreg_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 87973 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 87977 sys1.din_spi_LORA[11]
.sym 87978 sys1.dout_spi_LORA[10]
.sym 87979 sys1.wr_LORA
.sym 87980 sys1.spi1.shreg_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 87999 sys1.spi1.sck_SB_LUT4_I3_O
.sym 88000 clk_$glb_clk
.sym 88005 sys1.dout_spi_LORA[0]
.sym 88031 sys1.wr_LORA
.sym 88064 sys1.cpu.regsD[26]
.sym 88070 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 88113 sys1.cpu.regsD[26]
.sym 88122 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 88123 clk_$glb_clk
.sym 88126 sys1.din_spi_LORA[0]
.sym 88140 sys1.ca[7]
.sym 88142 sys1.spi1.sin
.sym 88144 sys1.cpu.rdata_SB_LUT4_O_23_I1
.sym 88151 sys1.ca[8]
.sym 88182 ICE_LED4_SB_DFFESR_Q_D
.sym 88184 sys1.owr[0]
.sym 88196 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 88214 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 88218 ICE_LED4_SB_DFFESR_Q_D
.sym 88245 sys1.owr[0]
.sym 88246 clk_$glb_clk
.sym 88247 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 88248 sys1.uart2.divider[11]
.sym 88251 sys1.uwrbaud2
.sym 88253 sys1.uart2.divider[10]
.sym 88254 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 88262 sys1.spi1.sck_SB_LUT4_I3_O
.sym 88275 sys1.uart2.divider[6]
.sym 88277 sys1.uart2.divider[7]
.sym 88279 ICE_LED4_SB_DFFESR_Q_D
.sym 88291 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 88293 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 88312 sys1.uwrtx2
.sym 88329 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 88330 sys1.uwrtx2
.sym 88343 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 88368 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 88369 clk_$glb_clk
.sym 88371 sys1.spi1.divcnt[5]
.sym 88372 sys1.spi1.divcnt[6]
.sym 88373 sys1.spi1.sck_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 88374 sys1.spi1.divcnt[2]
.sym 88375 sys1.spi1.divcnt[1]
.sym 88376 sys1.spi1.divcnt[4]
.sym 88378 sys1.spi1.divcnt[3]
.sym 88387 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 88395 sys1.ca[8]
.sym 88398 sys1.uwrtx2
.sym 88401 sys1.uart2.divider[10]
.sym 88402 ICE_LED1_SB_DFFESR_Q_D
.sym 88413 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 88421 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 88423 sys1.uwrbaud2
.sym 88426 EN_5V_M4_SB_DFFESR_Q_D
.sym 88430 EN_1V4_M4_SB_DFFESR_Q_D
.sym 88439 ICE_LED4_SB_DFFESR_Q_D
.sym 88442 EN_5V_UP_SB_DFFESR_Q_D
.sym 88448 EN_5V_UP_SB_DFFESR_Q_D
.sym 88453 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 88457 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 88466 EN_1V4_M4_SB_DFFESR_Q_D
.sym 88478 ICE_LED4_SB_DFFESR_Q_D
.sym 88487 EN_5V_M4_SB_DFFESR_Q_D
.sym 88491 sys1.uwrbaud2
.sym 88492 clk_$glb_clk
.sym 88493 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 88495 sys1.uart2.divtx_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 88496 sys1.uart2.divtx_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 88497 sys1.uart2.divtx_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 88498 sys1.uart2.divtx_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 88499 sys1.uart2.divtx_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 88500 sys1.uart2.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 88501 sys1.uart2.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 88510 sys1.divider_LORA[3]
.sym 88511 sys1.divider_LORA[4]
.sym 88513 sys1.divider_LORA[6]
.sym 88516 sys1.divider_LORA[2]
.sym 88520 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 88521 sys1.uart2.rrxd[0]
.sym 88525 sys1.uart2.divider[11]
.sym 88535 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 88536 sys1.uart2.divtx[0]
.sym 88538 sys1.uart2.divider[5]
.sym 88539 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 88540 sys1.uart2.divider[0]
.sym 88542 sys1.uart2.divider[2]
.sym 88544 sys1.uart2.divider[3]
.sym 88545 sys1.uart2.divider[4]
.sym 88548 sys1.uart2.divider[1]
.sym 88552 sys1.uart2.divtx_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 88554 sys1.uart2.divtx_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 88555 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 88558 sys1.uwrtx2
.sym 88561 sys1.uart2.divtx_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 88563 sys1.uart2.divtx_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 88564 sys1.uart2.divtx_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 88568 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 88569 sys1.uart2.divider[5]
.sym 88570 sys1.uart2.divtx_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 88574 sys1.uart2.divtx[0]
.sym 88575 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 88576 sys1.uart2.divider[0]
.sym 88580 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 88581 sys1.uart2.divider[4]
.sym 88583 sys1.uart2.divtx_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 88586 sys1.uart2.divtx_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 88587 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 88589 sys1.uart2.divider[1]
.sym 88592 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 88593 sys1.uart2.divider[2]
.sym 88595 sys1.uart2.divtx_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 88599 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 88601 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 88605 sys1.uwrtx2
.sym 88606 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 88611 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 88612 sys1.uart2.divtx_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 88613 sys1.uart2.divider[3]
.sym 88615 clk_$glb_clk
.sym 88616 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 88617 sys1.uart2.divtx_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 88618 sys1.uart2.divtx_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 88619 sys1.uart2.divtx_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 88620 sys1.uart2.divtx[11]
.sym 88621 sys1.uart2.divtx[9]
.sym 88622 sys1.uart2.divtx[8]
.sym 88623 sys1.uart2.divtx[10]
.sym 88624 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 88625 sys1.uart2.divtx[2]
.sym 88629 sys1.uart2.divtx[5]
.sym 88631 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 88633 sys1.uart2.divtx[0]
.sym 88635 sys1.uart2.divtx[4]
.sym 88637 sys1.uart2.divtx[1]
.sym 88639 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 88647 sys1.uart2.rrxd[0]
.sym 88648 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 88664 cnt_SB_LUT4_O_14_I3
.sym 88665 cnt_SB_LUT4_O_13_I3
.sym 88668 cnt_SB_LUT4_O_18_I3
.sym 88669 cnt_SB_LUT4_O_17_I3
.sym 88670 cnt_SB_LUT4_O_16_I3
.sym 88671 cnt_SB_LUT4_O_15_I3
.sym 88685 sys1.owr[0]
.sym 88688 ICE_LED1_SB_DFFESR_Q_D
.sym 88691 cnt_SB_LUT4_O_17_I3
.sym 88697 ICE_LED1_SB_DFFESR_Q_D
.sym 88703 cnt_SB_LUT4_O_15_I3
.sym 88704 cnt_SB_LUT4_O_16_I3
.sym 88705 cnt_SB_LUT4_O_17_I3
.sym 88706 cnt_SB_LUT4_O_18_I3
.sym 88711 cnt_SB_LUT4_O_16_I3
.sym 88718 cnt_SB_LUT4_O_18_I3
.sym 88722 cnt_SB_LUT4_O_14_I3
.sym 88728 cnt_SB_LUT4_O_13_I3
.sym 88734 cnt_SB_LUT4_O_15_I3
.sym 88737 sys1.owr[0]
.sym 88738 clk_$glb_clk
.sym 88739 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 88741 sys1.uart2.rrxd[0]
.sym 88748 $PACKER_VCC_NET
.sym 88753 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 88758 $PACKER_VCC_NET
.sym 88763 EN_1V4_M4_SB_DFFESR_Q_D
.sym 88775 sys1.uart2.rrxd[0]
.sym 88782 cnt_SB_LUT4_O_11_I3
.sym 88784 cnt_SB_LUT4_O_9_I3
.sym 88785 cnt_SB_LUT4_O_8_I3
.sym 88788 cnt_SB_LUT4_O_5_I3
.sym 88789 cnt_SB_LUT4_O_12_I3
.sym 88791 cnt_SB_LUT4_O_10_I3
.sym 88794 cnt_SB_LUT4_O_7_I3
.sym 88803 cnt_SB_LUT4_O_14_I3
.sym 88812 cnt_SB_LUT4_O_13_I3
.sym 88816 cnt_SB_LUT4_O_7_I3
.sym 88820 cnt_SB_LUT4_O_12_I3
.sym 88827 cnt_SB_LUT4_O_5_I3
.sym 88834 cnt_SB_LUT4_O_9_I3
.sym 88838 cnt_SB_LUT4_O_14_I3
.sym 88839 cnt_SB_LUT4_O_11_I3
.sym 88840 cnt_SB_LUT4_O_13_I3
.sym 88841 cnt_SB_LUT4_O_12_I3
.sym 88846 cnt_SB_LUT4_O_11_I3
.sym 88850 cnt_SB_LUT4_O_8_I3
.sym 88851 cnt_SB_LUT4_O_10_I3
.sym 88852 cnt_SB_LUT4_O_7_I3
.sym 88853 cnt_SB_LUT4_O_9_I3
.sym 88871 LORA_CS$SB_IO_OUT
.sym 88885 RXD2$SB_IO_IN
.sym 88906 reset
.sym 88907 reset_SB_LUT4_O_I0
.sym 88908 reset_SB_LUT4_O_I2
.sym 88910 reset_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 88912 cnt_SB_LUT4_O_4_I3
.sym 88913 cnt_SB_LUT4_O_3_I3
.sym 88916 reset_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 88918 reset_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 88919 reset_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 88922 cnt[0]
.sym 88923 reset_SB_LUT4_O_I1[0]
.sym 88926 reset_SB_LUT4_O_I3
.sym 88931 reset_SB_LUT4_O_I1[0]
.sym 88934 cnt_SB_LUT4_O_6_I3
.sym 88935 cnt_SB_LUT4_O_5_I3
.sym 88938 cnt_SB_LUT4_O_4_I3
.sym 88949 reset_SB_LUT4_O_I1[0]
.sym 88956 cnt[0]
.sym 88961 cnt_SB_LUT4_O_3_I3
.sym 88967 reset_SB_LUT4_O_I0
.sym 88968 reset_SB_LUT4_O_I2
.sym 88969 reset_SB_LUT4_O_I1[0]
.sym 88970 reset_SB_LUT4_O_I3
.sym 88973 reset_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 88974 reset_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 88975 reset_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 88976 reset_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 88979 cnt_SB_LUT4_O_4_I3
.sym 88980 cnt_SB_LUT4_O_3_I3
.sym 88981 cnt_SB_LUT4_O_6_I3
.sym 88982 cnt_SB_LUT4_O_5_I3
.sym 88983 reset
.sym 88984 clk_$glb_clk
.sym 88996 reset
.sym 89092 $PACKER_VCC_NET
.sym 89139 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89140 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 89142 TXD1_SB_LUT4_O_I3
.sym 89150 TXD1_SB_LUT4_O_I3
.sym 89154 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89164 TXD1_SB_LUT4_O_I3
.sym 89197 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89198 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89199 TXD1_SB_LUT4_O_I3
.sym 89200 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 89208 clk_$glb_clk
.sym 89215 sys1.uart1.thr[6]
.sym 89227 $PACKER_VCC_NET
.sym 89254 $PACKER_VCC_NET
.sym 89258 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89296 sys1.uart1.thr[7]
.sym 89298 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 89306 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89310 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 89312 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 89313 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89315 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89316 sys1.uart1.thr[6]
.sym 89320 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 89343 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 89344 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 89345 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89354 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 89355 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89356 sys1.uart1.thr[7]
.sym 89357 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89366 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 89368 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89369 sys1.uart1.thr[6]
.sym 89371 clk_$glb_clk
.sym 89375 $PACKER_VCC_NET
.sym 89378 sys1.cpu.regs[12][24]
.sym 89393 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 89395 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 89402 sys1.cpu.regsD[24]
.sym 89405 sys1.uart1.thr[5]
.sym 89406 sys1.ca[11]
.sym 89414 EN_1V4_M4_SB_DFFESR_Q_D
.sym 89416 sys1.uwrtx1
.sym 89420 EN_5V_UP_SB_DFFESR_Q_D
.sym 89449 EN_1V4_M4_SB_DFFESR_Q_D
.sym 89478 EN_5V_UP_SB_DFFESR_Q_D
.sym 89493 sys1.uwrtx1
.sym 89494 clk_$glb_clk
.sym 89495 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 89497 sys1.cpu.regs[14][30]
.sym 89499 sys1.cpu.regs[14][29]
.sym 89500 sys1.cpu.regs[14][28]
.sym 89504 sys1.cpu.rdata_SB_LUT4_O_3_I1
.sym 89506 sys1.irqvect[0][17]
.sym 89507 sys1.cpu.rdata_SB_LUT4_O_3_I1
.sym 89510 sys1.uwrtx1
.sym 89514 ICE_LED4_SB_DFFESR_Q_D
.sym 89515 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89521 sys1.cpu.regs[14][28]
.sym 89524 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 89550 sys1.cpu.regsD[29]
.sym 89555 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 89562 sys1.cpu.regsD[24]
.sym 89565 sys1.cpu.regsD[28]
.sym 89584 sys1.cpu.regsD[29]
.sym 89588 sys1.cpu.regsD[28]
.sym 89608 sys1.cpu.regsD[24]
.sym 89616 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 89617 clk_$glb_clk
.sym 89622 sys1.control_ICE[10]
.sym 89623 sys1.cpu.regs[10][28]
.sym 89629 sys1.dout_spi_LORA[0]
.sym 89631 EN_1V4_M4_SB_DFFESR_Q_D
.sym 89634 sys1.ca[8]
.sym 89637 sys1.cdo[10]
.sym 89645 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89646 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 89648 sys1.cpu.regsD[28]
.sym 89650 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 89651 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89654 sys1.ca[11]
.sym 89663 sys1.spi0.bitcnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 89664 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89667 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 89671 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 89672 sys1.uart0.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 89674 sys1.wr_spi_ICE
.sym 89677 sys1.uart1.thr[5]
.sym 89682 sys1.spi0.bitcnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 89686 sys1.control_ICE[11]
.sym 89687 sys1.control_ICE[10]
.sym 89691 sys1.wr_spi_ICE
.sym 89713 sys1.uart0.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 89717 sys1.wr_spi_ICE
.sym 89718 sys1.control_ICE[11]
.sym 89720 sys1.spi0.bitcnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 89729 sys1.spi0.bitcnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 89731 sys1.control_ICE[10]
.sym 89732 sys1.wr_spi_ICE
.sym 89735 sys1.uart1.thr[5]
.sym 89737 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 89738 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89739 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 89740 clk_$glb_clk
.sym 89745 sys1.irqvect[1][31]
.sym 89749 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89751 sys1.ca[8]
.sym 89752 sys1.ca[8]
.sym 89754 sys1.cpu.regsD[28]
.sym 89759 sys1.spi0.bitcnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 89764 ICE_LED4_SB_DFFESR_Q_D
.sym 89767 sys1.ram0.ram_array.12.1.0_RDATA_1
.sym 89768 sys1.cpu.regsD[11]
.sym 89769 sys1.cpu.rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 89770 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 89771 $PACKER_VCC_NET
.sym 89773 sys1.cpu.regsD[29]
.sym 89776 sys1.wr_spi_ICE
.sym 89787 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 89796 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 89797 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 89798 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 89801 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 89804 sys1.irqvect[3][31]
.sym 89809 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 89810 sys1.irqvect[1][31]
.sym 89811 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89814 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89840 sys1.irqvect[1][31]
.sym 89841 sys1.irqvect[3][31]
.sym 89842 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 89843 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 89846 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89847 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 89849 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 89858 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 89859 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 89861 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89863 clk_$glb_clk
.sym 89866 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 89867 sys1.cpu.rdata_SB_LUT4_O_7_I1
.sym 89868 sys1.spi0.divcnt[1]
.sym 89869 sys1.cpu.rdata_SB_LUT4_O_6_I1
.sym 89870 sys1.spi0.divcnt[5]
.sym 89887 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 89888 sys1.ca[8]
.sym 89890 sys1.irqvect[3][31]
.sym 89891 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 89892 sys1.control_ICE[9]
.sym 89893 ICE_LED4_SB_DFFESR_Q_D
.sym 89898 sys1.ca[11]
.sym 89917 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 89921 sys1.cpu.regsD[30]
.sym 89928 sys1.cpu.regsD[11]
.sym 89933 sys1.cpu.regsD[29]
.sym 89951 sys1.cpu.regsD[11]
.sym 89963 sys1.cpu.regsD[30]
.sym 89975 sys1.cpu.regsD[29]
.sym 89985 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 89986 clk_$glb_clk
.sym 89988 sys1.control_ICE[7]
.sym 89990 sys1.control_ICE[6]
.sym 89991 sys1.control_ICE[0]
.sym 89992 sys1.control_ICE[3]
.sym 89993 sys1.control_ICE[5]
.sym 89994 sys1.control_ICE[2]
.sym 89995 sys1.control_ICE[4]
.sym 90002 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 90003 sys1.cdo[24]
.sym 90004 sys1.cdo[24]
.sym 90008 sys1.ram0.ram_array.12.0.0_RDATA
.sym 90013 sys1.cpu.regs[11][11]
.sym 90015 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 90016 sys1.cpu.rdata_SB_LUT4_O_6_I1
.sym 90017 $PACKER_VCC_NET
.sym 90018 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 90019 $PACKER_VCC_NET
.sym 90034 sys1.cdo[31]
.sym 90038 sys1.cdo[10]
.sym 90041 sys1.cdo[14]
.sym 90043 sys1.cdo[9]
.sym 90056 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 90075 sys1.cdo[9]
.sym 90092 sys1.cdo[14]
.sym 90099 sys1.cdo[31]
.sym 90105 sys1.cdo[10]
.sym 90108 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 90109 clk_$glb_clk
.sym 90110 reset_$glb_sr
.sym 90112 sys1.control_ICE[9]
.sym 90115 sys1.control_ICE[12]
.sym 90117 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 90128 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 90130 sys1.ca[8]
.sym 90131 EN_1V4_M4_SB_DFFESR_Q_D
.sym 90132 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 90134 sys1.cdo[10]
.sym 90136 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 90137 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 90139 $PACKER_VCC_NET
.sym 90142 sys1.ca[11]
.sym 90143 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 90153 sys1.cdo[14]
.sym 90156 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 90157 sys1.irqvect[4][10]
.sym 90158 sys1.cdo[9]
.sym 90159 sys1.cdo[10]
.sym 90163 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 90164 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 90166 sys1.irqvect[0][9]
.sym 90167 sys1.irqvect[3][10]
.sym 90173 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 90183 sys1.irqvect[4][9]
.sym 90185 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 90186 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 90187 sys1.irqvect[3][10]
.sym 90188 sys1.irqvect[4][10]
.sym 90191 sys1.irqvect[0][9]
.sym 90192 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 90193 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 90194 sys1.irqvect[4][9]
.sym 90203 sys1.cdo[14]
.sym 90215 sys1.cdo[10]
.sym 90230 sys1.cdo[9]
.sym 90231 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 90232 clk_$glb_clk
.sym 90233 reset_$glb_sr
.sym 90234 sys1.cpu.regs[10][11]
.sym 90237 sys1.ca[11]
.sym 90239 sys1.cpu.regs[10][30]
.sym 90247 sys1.cdo[14]
.sym 90249 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 90260 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 90263 sys1.cpu.regsD[11]
.sym 90265 sys1.cpu.rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 90267 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 90268 $PACKER_VCC_NET
.sym 90277 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 90280 sys1.cdo[17]
.sym 90282 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 90284 sys1.cdo[14]
.sym 90285 sys1.cdo[10]
.sym 90286 sys1.irqvect[4][14]
.sym 90291 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 90294 sys1.cdo[9]
.sym 90301 sys1.irqvect[0][14]
.sym 90314 sys1.irqvect[0][14]
.sym 90315 sys1.irqvect[4][14]
.sym 90316 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 90317 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 90320 sys1.cdo[14]
.sym 90340 sys1.cdo[17]
.sym 90347 sys1.cdo[9]
.sym 90352 sys1.cdo[10]
.sym 90354 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 90355 clk_$glb_clk
.sym 90356 reset_$glb_sr
.sym 90364 sys1.irqvect[5][10]
.sym 90371 sys1.cdo[10]
.sym 90374 sys1.ca[8]
.sym 90380 sys1.ca[8]
.sym 90383 sys1.cpu.regs[11]_SB_DFFE_Q_E
.sym 90384 ICE_LED4_SB_DFFESR_Q_D
.sym 90386 sys1.cpu.regsD[30]
.sym 90388 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 90392 sys1.irqvect[1][21]
.sym 90400 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 90402 sys1.cdo[10]
.sym 90403 sys1.irqvect[7][10]
.sym 90404 sys1.irqvect[2][10]
.sym 90405 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 90407 sys1.irqvect[6][10]
.sym 90409 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 90411 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 90412 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 90413 sys1.irqvect[0][10]
.sym 90415 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 90417 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 90419 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 90420 sys1.irqvect[1][10]
.sym 90421 sys1.irqvect[5][10]
.sym 90423 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 90425 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 90426 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 90438 sys1.cdo[10]
.sym 90449 sys1.irqvect[5][10]
.sym 90450 sys1.irqvect[1][10]
.sym 90451 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 90452 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 90455 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 90456 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 90457 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 90458 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 90461 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 90462 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 90463 sys1.irqvect[7][10]
.sym 90464 sys1.irqvect[2][10]
.sym 90467 sys1.irqvect[0][10]
.sym 90468 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 90469 sys1.irqvect[6][10]
.sym 90470 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 90477 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 90478 clk_$glb_clk
.sym 90479 reset_$glb_sr
.sym 90480 sys1.irqvect[1][12]
.sym 90483 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 90486 sys1.irqvect[1][10]
.sym 90488 M2_ON_OFF$SB_IO_OUT
.sym 90500 sys1.ram0.ram_array.15.0.0_RDATA
.sym 90501 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 90506 EN_5V_UP_SB_DFFESR_Q_D
.sym 90509 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 90515 $PACKER_VCC_NET
.sym 90523 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 90526 sys1.cdo[21]
.sym 90528 sys1.irqvect[2][14]
.sym 90530 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 90531 sys1.cdo[17]
.sym 90533 sys1.cdo[14]
.sym 90535 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 90538 sys1.cdo[23]
.sym 90548 sys1.irqvect[6][14]
.sym 90560 sys1.cdo[17]
.sym 90569 sys1.cdo[21]
.sym 90572 sys1.cdo[14]
.sym 90578 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 90579 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 90580 sys1.irqvect[6][14]
.sym 90581 sys1.irqvect[2][14]
.sym 90586 sys1.cdo[23]
.sym 90600 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 90601 clk_$glb_clk
.sym 90602 reset_$glb_sr
.sym 90608 sys1.irqvect[1][21]
.sym 90609 $PACKER_VCC_NET
.sym 90619 sys1.cdo[17]
.sym 90622 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 90623 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 90624 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 90625 sys1.cdo[10]
.sym 90626 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 90628 sys1.cdo[21]
.sym 90629 sys1.cpu.regsD[27]
.sym 90631 $PACKER_VCC_NET
.sym 90633 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 90636 sys1.cdo[10]
.sym 90637 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 90647 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 90648 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 90651 sys1.cdo[14]
.sym 90653 sys1.irqvect[6][17]
.sym 90654 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 90655 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 90657 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 90658 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 90659 sys1.irqvect[4][17]
.sym 90662 sys1.irqvect[1][21]
.sym 90665 sys1.irqvect[0][17]
.sym 90667 sys1.cdo[17]
.sym 90668 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 90670 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 90673 sys1.irqvect[5][21]
.sym 90674 sys1.irqvect[2][17]
.sym 90675 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 90677 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 90678 sys1.irqvect[0][17]
.sym 90679 sys1.irqvect[4][17]
.sym 90680 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 90683 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 90684 sys1.irqvect[5][21]
.sym 90685 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 90686 sys1.irqvect[1][21]
.sym 90689 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 90690 sys1.irqvect[2][17]
.sym 90707 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 90708 sys1.irqvect[6][17]
.sym 90709 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 90710 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 90714 sys1.cdo[17]
.sym 90719 sys1.cdo[14]
.sym 90723 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 90724 clk_$glb_clk
.sym 90725 reset_$glb_sr
.sym 90727 sys1.cdo[23]
.sym 90728 sys1.irqvect[5][22]
.sym 90731 sys1.irqvect[5][21]
.sym 90732 sys1.irqvect[5][23]
.sym 90742 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 90744 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 90746 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 90748 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 90751 sys1.irqvect[3][16]
.sym 90752 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 90758 sys1.irqvect[1][23]
.sym 90759 $PACKER_VCC_NET
.sym 90760 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 90769 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 90773 sys1.cdo[23]
.sym 90776 sys1.cdo[17]
.sym 90777 sys1.irqvect[6][23]
.sym 90778 sys1.cdo[22]
.sym 90782 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 90785 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 90795 sys1.irqvect[4][23]
.sym 90812 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 90813 sys1.irqvect[4][23]
.sym 90814 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 90815 sys1.irqvect[6][23]
.sym 90826 sys1.cdo[23]
.sym 90833 sys1.cdo[22]
.sym 90845 sys1.cdo[17]
.sym 90846 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 90847 clk_$glb_clk
.sym 90848 reset_$glb_sr
.sym 90849 sys1.irqvect[1][22]
.sym 90851 sys1.irqvect[1][23]
.sym 90852 $PACKER_VCC_NET
.sym 90856 sys1.irqvect[1][16]
.sym 90862 sys1.cdo[17]
.sym 90864 sys1.cdo[22]
.sym 90869 sys1.cdo[23]
.sym 90873 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 90874 sys1.cpu.rdata_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.sym 90877 $PACKER_VCC_NET
.sym 90878 sys1.cpu.regsD[30]
.sym 90879 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 90882 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 90883 ICE_LED4_SB_DFFESR_Q_D
.sym 90884 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 90891 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 90892 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 90893 sys1.irqvect[0][22]
.sym 90894 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 90895 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 90896 sys1.irqvect[5][23]
.sym 90902 sys1.irqvect[7][23]
.sym 90903 sys1.irqvect[4][22]
.sym 90904 sys1.irqvect[2][23]
.sym 90905 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 90906 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 90907 sys1.cdo[19]
.sym 90908 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 90909 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 90911 sys1.irqvect[3][16]
.sym 90912 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 90913 sys1.irqvect[1][16]
.sym 90914 sys1.irqvect[1][22]
.sym 90916 sys1.irqvect[3][22]
.sym 90917 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 90918 sys1.irqvect[1][23]
.sym 90919 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 90920 sys1.irqvect[3][23]
.sym 90921 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 90923 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 90924 sys1.irqvect[2][23]
.sym 90925 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 90926 sys1.irqvect[1][23]
.sym 90929 sys1.irqvect[0][22]
.sym 90930 sys1.irqvect[4][22]
.sym 90931 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 90932 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 90936 sys1.cdo[19]
.sym 90947 sys1.irqvect[5][23]
.sym 90948 sys1.irqvect[7][23]
.sym 90949 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 90950 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 90953 sys1.irqvect[1][16]
.sym 90954 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 90955 sys1.irqvect[3][16]
.sym 90956 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 90959 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 90960 sys1.irqvect[3][22]
.sym 90961 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 90962 sys1.irqvect[1][22]
.sym 90965 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 90966 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 90967 sys1.irqvect[3][23]
.sym 90968 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 90969 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 90970 clk_$glb_clk
.sym 90971 reset_$glb_sr
.sym 90972 sys1.irqvect[3][16]
.sym 90974 sys1.irqvect[3][22]
.sym 90975 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 90978 sys1.irqvect[3][23]
.sym 90984 sys1.ca[9]
.sym 90987 sys1.irqvect[0][22]
.sym 90990 sys1.ca[9]
.sym 90996 sys1.dout_spi_LORA[28]
.sym 90997 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 90998 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I3
.sym 91000 EN_1V4_M4_SB_DFFESR_Q_D
.sym 91003 sys1.spi1.sck_SB_LUT4_I3_O
.sym 91004 sys1.wr_LORA
.sym 91005 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 91006 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 91015 sys1.cpu.mmode
.sym 91016 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I2
.sym 91020 sys1.cpu.mmode
.sym 91021 sys1.cpu.regsQ1[2]
.sym 91024 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I2
.sym 91026 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I3
.sym 91028 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I3
.sym 91029 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I2
.sym 91034 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I3
.sym 91039 sys1.cpu.regsQ1[14]
.sym 91040 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 91044 sys1.cpu.regsQ1[30]
.sym 91064 sys1.cpu.mmode
.sym 91065 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I2
.sym 91066 sys1.cpu.regsQ1[2]
.sym 91067 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I3
.sym 91076 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I2
.sym 91077 sys1.cpu.mmode
.sym 91078 sys1.cpu.regsQ1[14]
.sym 91079 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I3
.sym 91088 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I3
.sym 91089 sys1.cpu.regsQ1[30]
.sym 91090 sys1.cpu.mmode
.sym 91091 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I2
.sym 91092 sys1.cpu.PCreg[0]_SB_DFFER_Q_E
.sym 91093 clk_$glb_clk
.sym 91094 reset_$glb_sr
.sym 91101 sys1.dout_spi_LORA[28]
.sym 91105 sys1.dout_spi_LORA[0]
.sym 91107 sys1.cpu.regsQ1[2]
.sym 91108 sys1.ca[8]
.sym 91109 sys1.cpu.PC0[14]
.sym 91112 sys1.cpu.regsD[25]
.sym 91115 sys1.cpu.PC0[2]
.sym 91116 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I3
.sym 91118 sys1.ca[8]
.sym 91119 sys1.cpu.regs[0][27]
.sym 91121 sys1.cdo[13]
.sym 91123 $PACKER_VCC_NET
.sym 91124 sys1.dout_spi_LORA[28]
.sym 91125 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 91126 sys1.cpu.regsD[27]
.sym 91128 sys1.cdo[10]
.sym 91129 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 91130 sys1.spi1.sck_SB_LUT4_I3_O
.sym 91138 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 91139 sys1.cdo[22]
.sym 91143 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 91145 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 91148 sys1.cdo[23]
.sym 91150 sys1.irqvect[0][23]
.sym 91151 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 91158 sys1.cdo[16]
.sym 91164 sys1.cdo[18]
.sym 91172 sys1.cdo[23]
.sym 91176 sys1.cdo[16]
.sym 91181 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 91182 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 91183 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 91184 sys1.irqvect[0][23]
.sym 91194 sys1.cdo[18]
.sym 91208 sys1.cdo[23]
.sym 91213 sys1.cdo[22]
.sym 91215 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 91216 clk_$glb_clk
.sym 91217 reset_$glb_sr
.sym 91219 sys1.dout_spi_LORA[20]
.sym 91221 sys1.cdo[13]
.sym 91222 EN_5V_UP$SB_IO_OUT
.sym 91224 sys1.cdo[16]
.sym 91228 sys1.ca[8]
.sym 91230 sys1.ca[2]
.sym 91231 sys1.ram0.ram_array.6.1.0_RDATA
.sym 91232 sys1.wr_LORA
.sym 91235 sys1.ca[2]
.sym 91236 sys1.din_spi_LORA[28]
.sym 91237 sys1.ram0.ram_array.6.0.0_RDATA
.sym 91239 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 91240 sys1.cdo[27]
.sym 91242 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I2
.sym 91243 $PACKER_VCC_NET
.sym 91247 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 91248 $PACKER_VCC_NET
.sym 91263 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I2
.sym 91267 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 91268 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I2
.sym 91269 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 91270 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I3
.sym 91282 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3
.sym 91284 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 91289 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 91304 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I2
.sym 91305 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 91306 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 91307 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3
.sym 91334 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 91335 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I2
.sym 91336 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 91337 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I3
.sym 91339 clk_$glb_clk
.sym 91340 reset_$glb_sr
.sym 91347 sys1.dout_spi_LORA[20]
.sym 91355 sys1.ram0.ram_array.4.1.0_WCLKE
.sym 91361 sys1.ca[10]
.sym 91365 sys1.cdo[13]
.sym 91366 sys1.dout_spi_LORA[5]
.sym 91367 sys1.cpu.rdata_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.sym 91369 EN_5V_UP$SB_IO_OUT
.sym 91370 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 91373 $PACKER_VCC_NET
.sym 91374 $PACKER_VCC_NET
.sym 91375 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 91376 sys1.cpu.rdata_SB_LUT4_O_21_I1_SB_LUT4_O_I1
.sym 91396 sys1.cpu.regsD[27]
.sym 91403 sys1.cpu.regsD[3]
.sym 91418 sys1.cpu.regsD[27]
.sym 91430 sys1.cpu.regsD[3]
.sym 91461 sys1.cpu.regs[0]_SB_DFFE_Q_E_$glb_ce
.sym 91462 clk_$glb_clk
.sym 91466 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 91468 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 91469 sys1.din_spi_LORA[23]
.sym 91476 sys1.ca[9]
.sym 91481 sys1.din_spi_LORA[20]
.sym 91483 sys1.cdo[26]
.sym 91486 sys1.wr_LORA
.sym 91488 sys1.cpu.regs[13][25]
.sym 91489 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 91491 sys1.spi1.sck_SB_LUT4_I3_O
.sym 91492 EN_1V4_M4_SB_DFFESR_Q_D
.sym 91494 sys1.wr_LORA
.sym 91495 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 91496 sys1.wr_LORA
.sym 91498 sys1.cdo[12]
.sym 91499 sys1.spi1.sck_SB_LUT4_I3_O
.sym 91507 sys1.spi1.sck_SB_LUT4_I3_O
.sym 91508 sys1.dout_spi_LORA[22]
.sym 91509 sys1.din_spi_LORA[5]
.sym 91514 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 91515 sys1.dout_spi_LORA[3]
.sym 91516 sys1.din_spi_LORA[4]
.sym 91517 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 91519 sys1.wr_LORA
.sym 91525 sys1.dout_spi_LORA[4]
.sym 91527 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 91533 $PACKER_VCC_NET
.sym 91534 sys1.din_spi_LORA[23]
.sym 91537 $nextpnr_ICESTORM_LC_57$O
.sym 91539 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 91543 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 91545 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 91546 $PACKER_VCC_NET
.sym 91549 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 91552 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 91556 sys1.dout_spi_LORA[22]
.sym 91557 sys1.din_spi_LORA[23]
.sym 91558 sys1.wr_LORA
.sym 91559 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 91562 sys1.din_spi_LORA[4]
.sym 91563 sys1.dout_spi_LORA[3]
.sym 91565 sys1.wr_LORA
.sym 91574 sys1.din_spi_LORA[5]
.sym 91575 sys1.wr_LORA
.sym 91576 sys1.dout_spi_LORA[4]
.sym 91584 sys1.spi1.sck_SB_LUT4_I3_O
.sym 91585 clk_$glb_clk
.sym 91587 sys1.cpu.regs[13][27]
.sym 91593 sys1.cpu.regs[13][25]
.sym 91610 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 91611 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 91612 sys1.cdo[10]
.sym 91613 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 91615 $PACKER_VCC_NET
.sym 91616 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 91617 sys1.spi1.sck_SB_LUT4_I3_O
.sym 91618 sys1.cpu.regsD[27]
.sym 91619 $PACKER_VCC_NET
.sym 91620 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 91630 sys1.wr_LORA
.sym 91632 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 91633 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 91637 ICE_LED1_SB_DFFESR_Q_D
.sym 91638 sys1.cdo[23]
.sym 91640 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 91652 EN_1V4_M4_SB_DFFESR_Q_D
.sym 91664 sys1.cdo[23]
.sym 91679 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 91686 EN_1V4_M4_SB_DFFESR_Q_D
.sym 91692 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 91700 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 91704 ICE_LED1_SB_DFFESR_Q_D
.sym 91707 sys1.wr_LORA
.sym 91708 clk_$glb_clk
.sym 91709 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 91710 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 91711 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 91713 LORA_RESET_SB_LUT4_I0_I3
.sym 91716 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 91717 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 91724 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 91730 sys1.wr_LORA
.sym 91735 $PACKER_VCC_NET
.sym 91739 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 91740 $PACKER_VCC_NET
.sym 91742 sys1.cdo[11]
.sym 91743 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 91745 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 91751 $PACKER_VCC_NET
.sym 91757 sys1.control_LORA[1]
.sym 91761 sys1.control_LORA[4]
.sym 91762 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 91763 sys1.control_LORA[3]
.sym 91773 sys1.control_LORA[2]
.sym 91778 sys1.cpu.regsD[27]
.sym 91779 $PACKER_VCC_NET
.sym 91783 $nextpnr_ICESTORM_LC_3$O
.sym 91786 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 91789 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 91791 sys1.control_LORA[1]
.sym 91792 $PACKER_VCC_NET
.sym 91793 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 91795 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 91797 $PACKER_VCC_NET
.sym 91798 sys1.control_LORA[2]
.sym 91799 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 91801 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 91803 $PACKER_VCC_NET
.sym 91804 sys1.control_LORA[3]
.sym 91805 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 91809 sys1.control_LORA[4]
.sym 91810 $PACKER_VCC_NET
.sym 91811 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 91817 sys1.cpu.regsD[27]
.sym 91830 sys1.cpu.regs[10]_SB_DFFE_Q_E_$glb_ce
.sym 91831 clk_$glb_clk
.sym 91836 sys1.din_spi_LORA[12]
.sym 91839 sys1.control_LORA[2]
.sym 91840 sys1.din_spi_LORA[9]
.sym 91846 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 91849 sys1.control_LORA[4]
.sym 91850 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 91851 sys1.control_LORA[3]
.sym 91852 sys1.ram0.ram_array.7.1.0_RDATA_1
.sym 91854 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 91858 $PACKER_VCC_NET
.sym 91863 sys1.dout_spi_LORA[0]
.sym 91864 sys1.cpu.rdata_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.sym 91865 $PACKER_VCC_NET
.sym 91868 sys1.cpu.rdata_SB_LUT4_O_21_I1_SB_LUT4_O_I1
.sym 91874 sys1.wr_LORA
.sym 91875 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 91878 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 91880 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 91882 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 91883 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 91887 $PACKER_VCC_NET
.sym 91889 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 91891 $PACKER_VCC_NET
.sym 91892 sys1.spi1.sck_SB_LUT4_I3_O
.sym 91901 sys1.din_spi_LORA[12]
.sym 91902 sys1.dout_spi_LORA[11]
.sym 91906 $nextpnr_ICESTORM_LC_45$O
.sym 91909 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 91912 sys1.spi1.shreg_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 91915 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 91918 sys1.spi1.shreg_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 91920 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 91921 $PACKER_VCC_NET
.sym 91924 sys1.spi1.shreg_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 91926 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 91927 $PACKER_VCC_NET
.sym 91930 sys1.spi1.shreg_SB_DFFE_Q_19_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 91933 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 91936 sys1.spi1.shreg_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 91938 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 91943 sys1.din_spi_LORA[12]
.sym 91944 sys1.dout_spi_LORA[11]
.sym 91945 sys1.wr_LORA
.sym 91946 sys1.spi1.shreg_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 91951 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 91953 sys1.spi1.sck_SB_LUT4_I3_O
.sym 91954 clk_$glb_clk
.sym 91971 sys1.cdo[9]
.sym 91975 sys1.ram0.ram_array.7.0.0_RDATA
.sym 91977 sys1.wr_LORA
.sym 91982 sys1.cdo[12]
.sym 91983 sys1.spi1.sck_SB_LUT4_I3_O
.sym 91984 sys1.wr_LORA
.sym 91988 sys1.wr_LORA
.sym 91991 sys1.wr_LORA
.sym 92005 sys1.cdo[10]
.sym 92008 sys1.wr_LORA
.sym 92055 sys1.cdo[10]
.sym 92076 sys1.wr_LORA
.sym 92077 clk_$glb_clk
.sym 92098 sys1.ram0.ram_array.7.0.0_RDATA_1
.sym 92101 sys1.ca[8]
.sym 92103 $PACKER_VCC_NET
.sym 92106 ICE_LED4_SB_DFFESR_Q_D
.sym 92109 sys1.spi1.sck_SB_LUT4_I3_O
.sym 92111 $PACKER_VCC_NET
.sym 92121 sys1.din_spi_LORA[0]
.sym 92122 sys1.spi1.sck_SB_LUT4_I3_O
.sym 92126 sys1.spi1.sin
.sym 92144 sys1.wr_LORA
.sym 92171 sys1.wr_LORA
.sym 92172 sys1.spi1.sin
.sym 92173 sys1.din_spi_LORA[0]
.sym 92199 sys1.spi1.sck_SB_LUT4_I3_O
.sym 92200 clk_$glb_clk
.sym 92202 sys1.spi1.sck_SB_DFFESR_Q_E
.sym 92203 sys1.spi1.sck_SB_LUT4_I3_O
.sym 92207 sys1.divider_LORA[0]
.sym 92226 EN_5V_UP_SB_DFFESR_Q_D
.sym 92227 sys1.cdo[11]
.sym 92231 $PACKER_VCC_NET
.sym 92261 sys1.wr_LORA
.sym 92266 ICE_LED4_SB_DFFESR_Q_D
.sym 92284 ICE_LED4_SB_DFFESR_Q_D
.sym 92322 sys1.wr_LORA
.sym 92323 clk_$glb_clk
.sym 92324 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 92325 sys1.spi1.sck_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 92328 sys1.spi1.divcnt[0]
.sym 92338 sys1.ca[8]
.sym 92345 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 92346 sys1.spi1.sck_SB_LUT4_I3_O
.sym 92347 sys1.uwrtx2
.sym 92349 sys1.cpu.rdata_SB_LUT4_O_21_I1_SB_LUT4_O_I1
.sym 92357 $PACKER_VCC_NET
.sym 92359 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 92360 sys1.divider_LORA[7]
.sym 92376 sys1.spi1.sck_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 92378 sys1.wr_LORA
.sym 92381 sys1.uwrbaud2
.sym 92382 sys1.spi1.sck_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 92387 sys1.cdo[11]
.sym 92391 sys1.cdo[10]
.sym 92393 sys1.uwrbaud2
.sym 92402 sys1.cdo[11]
.sym 92420 sys1.uwrbaud2
.sym 92430 sys1.cdo[10]
.sym 92436 sys1.spi1.sck_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 92437 sys1.spi1.sck_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 92438 sys1.wr_LORA
.sym 92445 sys1.uwrbaud2
.sym 92446 clk_$glb_clk
.sym 92449 sys1.spi1.divcnt_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 92450 sys1.spi1.divcnt_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 92451 sys1.spi1.divcnt_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 92452 sys1.spi1.divcnt_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 92453 sys1.spi1.divcnt_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 92454 sys1.spi1.divcnt_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 92455 sys1.spi1.divcnt[7]
.sym 92460 sys1.uart2.divider[11]
.sym 92462 sys1.uart2.divider[10]
.sym 92476 sys1.uart2.divider[8]
.sym 92489 sys1.divider_LORA[6]
.sym 92494 sys1.spi1.divcnt[4]
.sym 92495 sys1.divider_LORA[4]
.sym 92498 sys1.spi1.divcnt[6]
.sym 92500 sys1.divider_LORA[1]
.sym 92502 sys1.divider_LORA[2]
.sym 92503 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 92504 sys1.divider_LORA[3]
.sym 92505 sys1.spi1.divcnt[5]
.sym 92508 sys1.spi1.divcnt_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 92509 sys1.spi1.divcnt_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 92512 sys1.spi1.divcnt[7]
.sym 92514 sys1.spi1.divcnt_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 92515 sys1.spi1.divcnt_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 92517 sys1.divider_LORA[5]
.sym 92518 sys1.spi1.divcnt_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 92519 sys1.spi1.divcnt_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 92522 sys1.spi1.divcnt_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 92523 sys1.divider_LORA[5]
.sym 92525 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 92528 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 92529 sys1.divider_LORA[6]
.sym 92530 sys1.spi1.divcnt_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 92534 sys1.spi1.divcnt[5]
.sym 92535 sys1.spi1.divcnt[4]
.sym 92536 sys1.spi1.divcnt[6]
.sym 92537 sys1.spi1.divcnt[7]
.sym 92540 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 92542 sys1.spi1.divcnt_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 92543 sys1.divider_LORA[2]
.sym 92546 sys1.divider_LORA[1]
.sym 92547 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 92548 sys1.spi1.divcnt_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 92552 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 92553 sys1.spi1.divcnt_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 92555 sys1.divider_LORA[4]
.sym 92564 sys1.spi1.divcnt_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 92565 sys1.divider_LORA[3]
.sym 92566 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 92569 clk_$glb_clk
.sym 92571 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 92574 sys1.uart2.divtx[7]
.sym 92575 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 92577 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 92578 sys1.uart2.divtx[6]
.sym 92586 sys1.divider_LORA[1]
.sym 92594 sys1.ca[8]
.sym 92595 $PACKER_VCC_NET
.sym 92612 sys1.uart2.divtx[5]
.sym 92615 sys1.uart2.divtx[1]
.sym 92616 sys1.uart2.divtx[2]
.sym 92621 sys1.uart2.divtx[0]
.sym 92622 sys1.uart2.divtx[4]
.sym 92627 sys1.uart2.divtx[3]
.sym 92631 sys1.uart2.divtx[7]
.sym 92634 $PACKER_VCC_NET
.sym 92642 $PACKER_VCC_NET
.sym 92643 sys1.uart2.divtx[6]
.sym 92644 $nextpnr_ICESTORM_LC_70$O
.sym 92647 sys1.uart2.divtx[0]
.sym 92650 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 92652 $PACKER_VCC_NET
.sym 92653 sys1.uart2.divtx[1]
.sym 92654 sys1.uart2.divtx[0]
.sym 92656 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 92658 $PACKER_VCC_NET
.sym 92659 sys1.uart2.divtx[2]
.sym 92660 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 92662 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 92664 sys1.uart2.divtx[3]
.sym 92665 $PACKER_VCC_NET
.sym 92666 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 92668 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 92670 sys1.uart2.divtx[4]
.sym 92671 $PACKER_VCC_NET
.sym 92672 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 92674 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 92676 sys1.uart2.divtx[5]
.sym 92677 $PACKER_VCC_NET
.sym 92678 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 92680 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 92682 $PACKER_VCC_NET
.sym 92683 sys1.uart2.divtx[6]
.sym 92684 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 92686 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 92688 $PACKER_VCC_NET
.sym 92689 sys1.uart2.divtx[7]
.sym 92690 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 92695 sys1.uart2.thr[7]
.sym 92697 sys1.uart2.thr[6]
.sym 92700 $PACKER_VCC_NET
.sym 92703 sys1.ca[8]
.sym 92712 sys1.uart2.divider[7]
.sym 92716 sys1.uart2.divider[6]
.sym 92723 $PACKER_VCC_NET
.sym 92730 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 92735 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 92738 sys1.uart2.divider[11]
.sym 92739 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 92742 sys1.uart2.divider[10]
.sym 92746 sys1.uart2.divtx[11]
.sym 92747 sys1.uart2.divtx[9]
.sym 92748 sys1.uart2.divider[8]
.sym 92749 sys1.uart2.divtx[10]
.sym 92753 sys1.uart2.divtx_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 92754 sys1.uart2.divtx[11]
.sym 92757 $PACKER_VCC_NET
.sym 92759 sys1.uart2.divtx_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 92760 sys1.uart2.divtx_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 92763 sys1.uart2.divider[9]
.sym 92764 sys1.uart2.divtx[8]
.sym 92765 $PACKER_VCC_NET
.sym 92767 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 92769 $PACKER_VCC_NET
.sym 92770 sys1.uart2.divtx[8]
.sym 92771 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 92773 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 92775 $PACKER_VCC_NET
.sym 92776 sys1.uart2.divtx[9]
.sym 92777 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 92779 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 92781 sys1.uart2.divtx[10]
.sym 92782 $PACKER_VCC_NET
.sym 92783 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 92786 sys1.uart2.divtx[11]
.sym 92787 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 92788 sys1.uart2.divider[11]
.sym 92789 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 92792 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 92793 sys1.uart2.divider[9]
.sym 92794 sys1.uart2.divtx_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 92799 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 92800 sys1.uart2.divtx_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 92801 sys1.uart2.divider[8]
.sym 92804 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 92806 sys1.uart2.divtx_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 92807 sys1.uart2.divider[10]
.sym 92810 sys1.uart2.divtx[9]
.sym 92811 sys1.uart2.divtx[8]
.sym 92812 sys1.uart2.divtx[10]
.sym 92813 sys1.uart2.divtx[11]
.sym 92815 clk_$glb_clk
.sym 92816 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 92817 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 92819 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 92820 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 92829 ICE_LED1_SB_DFFESR_Q_D
.sym 92830 sys1.ca[8]
.sym 92831 ICE_LED4_SB_DFFESR_Q_D
.sym 92849 $PACKER_VCC_NET
.sym 92871 RXD2$SB_IO_IN
.sym 92900 RXD2$SB_IO_IN
.sym 92938 clk_$glb_clk
.sym 92940 TXD2_SB_LUT4_O_I3
.sym 92943 TXD2$SB_IO_OUT
.sym 92963 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 93079 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 93163 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 93164 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 93165 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 93166 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 93168 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O
.sym 93169 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 93175 sys1.cpu.regsD[30]
.sym 93179 sys1.cpu.regsD[24]
.sym 93187 $PACKER_VCC_NET
.sym 93228 $PACKER_VCC_NET
.sym 93275 $PACKER_VCC_NET
.sym 93291 sys1.ca[9]
.sym 93292 sys1.uart1.thr[1]
.sym 93294 sys1.uart1.thr[2]
.sym 93297 sys1.uart1.thr[0]
.sym 93304 sys1.ca[11]
.sym 93330 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 93331 sys1.uwrtx1
.sym 93335 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 93356 EN_5V_M4_SB_DFFESR_Q_D
.sym 93386 sys1.uwrtx1
.sym 93388 EN_5V_M4_SB_DFFESR_Q_D
.sym 93410 EN_5V_M4_SB_DFFESR_Q_D
.sym 93447 sys1.uwrtx1
.sym 93448 clk_$glb_clk
.sym 93449 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 93450 sys1.cpu.rdata_SB_LUT4_O_2_I1
.sym 93454 ICE_LED4_SB_DFFESR_Q_D
.sym 93455 sys1.irqvect[2][31]
.sym 93456 sys1.cpu.rdata_SB_LUT4_O_3_I1
.sym 93457 sys1.ca[11]
.sym 93468 $PACKER_VCC_NET
.sym 93474 sys1.cpu.regsD[24]
.sym 93485 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 93492 sys1.cpu.regsD[24]
.sym 93510 $PACKER_VCC_NET
.sym 93537 $PACKER_VCC_NET
.sym 93554 sys1.cpu.regsD[24]
.sym 93570 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 93571 clk_$glb_clk
.sym 93574 sys1.control_ICE[10]
.sym 93583 EN_5V_UP_SB_DFFESR_Q_D
.sym 93585 sys1.ram0.ram_array.14.0.0_RDATA
.sym 93587 sys1.ca[11]
.sym 93589 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 93590 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 93591 $PACKER_VCC_NET
.sym 93594 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 93596 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 93606 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 93608 sys1.uwrtx1
.sym 93630 sys1.cpu.regsD[29]
.sym 93631 sys1.cpu.regsD[28]
.sym 93637 sys1.cpu.regsD[30]
.sym 93641 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 93653 sys1.cpu.regsD[30]
.sym 93668 sys1.cpu.regsD[29]
.sym 93672 sys1.cpu.regsD[28]
.sym 93693 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 93694 clk_$glb_clk
.sym 93699 sys1.ca[2]
.sym 93701 sys1.cpu.regs[12][28]
.sym 93709 sys1.uart1.divtx[0]
.sym 93714 $PACKER_VCC_NET
.sym 93720 sys1.cdo[31]
.sym 93721 sys1.cdo[31]
.sym 93723 sys1.cpu.regs[14][29]
.sym 93738 sys1.control_ICE[10]
.sym 93765 sys1.cpu.regsD[28]
.sym 93788 sys1.control_ICE[10]
.sym 93797 sys1.cpu.regsD[28]
.sym 93816 sys1.cpu.regs[10]_SB_DFFE_Q_E_$glb_ce
.sym 93817 clk_$glb_clk
.sym 93820 sys1.control_ICE[1]
.sym 93822 sys1.ram0.ram_array.12.0.0_RDATA_1
.sym 93823 sys1.ca[9]
.sym 93824 $PACKER_VCC_NET
.sym 93827 sys1.ca[11]
.sym 93830 sys1.ca[11]
.sym 93841 sys1.uart1.divtx[0]
.sym 93849 EN_5V_M4_SB_DFFESR_Q_D
.sym 93851 sys1.ca[6]
.sym 93852 sys1.cpu.rdata_SB_LUT4_O_7_I1
.sym 93854 sys1.ca[9]
.sym 93871 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 93878 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 93880 sys1.cdo[31]
.sym 93881 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 93912 sys1.cdo[31]
.sym 93937 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 93938 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 93939 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 93940 clk_$glb_clk
.sym 93941 reset_$glb_sr
.sym 93943 sys1.spi0.divcnt_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 93944 sys1.spi0.divcnt_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 93945 sys1.spi0.divcnt_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 93946 sys1.spi0.divcnt_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 93947 sys1.spi0.divcnt_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 93948 sys1.spi0.divcnt_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 93949 sys1.spi0.divcnt[7]
.sym 93954 sys1.uwrtx1
.sym 93956 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 93959 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 93960 $PACKER_VCC_NET
.sym 93961 sys1.uwrtx1
.sym 93962 $PACKER_VCC_NET
.sym 93963 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 93966 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 93970 sys1.cdo[8]
.sym 93974 sys1.control_ICE[12]
.sym 93977 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 93983 sys1.ram0.ram_array.12.1.0_RDATA
.sym 93984 sys1.control_ICE[1]
.sym 93986 sys1.ram0.ram_array.12.0.0_RDATA_1
.sym 93988 sys1.control_ICE[5]
.sym 93990 sys1.cpu.rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 93992 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 93994 sys1.ram0.ram_array.12.0.0_RDATA
.sym 93996 sys1.ram0.ram_array.12.1.0_RDATA_1
.sym 93997 sys1.wr_spi_ICE
.sym 93998 sys1.cpu.rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 94000 sys1.spi0.divcnt_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 94012 sys1.spi0.divcnt_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 94013 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 94022 sys1.wr_spi_ICE
.sym 94024 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 94028 sys1.ram0.ram_array.12.1.0_RDATA_1
.sym 94029 sys1.ram0.ram_array.12.0.0_RDATA_1
.sym 94030 sys1.cpu.rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 94034 sys1.control_ICE[1]
.sym 94036 sys1.spi0.divcnt_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 94037 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 94040 sys1.ram0.ram_array.12.0.0_RDATA
.sym 94042 sys1.ram0.ram_array.12.1.0_RDATA
.sym 94043 sys1.cpu.rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 94047 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 94048 sys1.control_ICE[5]
.sym 94049 sys1.spi0.divcnt_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 94063 clk_$glb_clk
.sym 94065 sys1.spi0.divcnt[6]
.sym 94066 sys1.spi0.divcnt[4]
.sym 94067 sys1.spi0.divcnt[3]
.sym 94068 sys1.spi0.divcnt[2]
.sym 94069 sys1.spi0.divcnt[0]
.sym 94070 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 94071 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 94072 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 94077 sys1.ram0.ram_array.12.1.0_RDATA
.sym 94079 $PACKER_VCC_NET
.sym 94082 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 94083 sys1.ca[11]
.sym 94084 $PACKER_VCC_NET
.sym 94099 sys1.cdo[12]
.sym 94106 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 94112 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 94114 ICE_LED4_SB_DFFESR_Q_D
.sym 94117 EN_1V4_M4_SB_DFFESR_Q_D
.sym 94121 EN_5V_M4_SB_DFFESR_Q_D
.sym 94124 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 94128 EN_5V_UP_SB_DFFESR_Q_D
.sym 94135 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 94141 EN_5V_UP_SB_DFFESR_Q_D
.sym 94153 EN_5V_M4_SB_DFFESR_Q_D
.sym 94157 ICE_LED4_SB_DFFESR_Q_D
.sym 94165 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 94170 EN_1V4_M4_SB_DFFESR_Q_D
.sym 94175 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 94184 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 94185 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 94186 clk_$glb_clk
.sym 94187 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 94191 sys1.ca[9]
.sym 94198 sys1.cdo[13]
.sym 94200 sys1.ram0.ram_array.12.1.0_RDATA_1
.sym 94206 $PACKER_VCC_NET
.sym 94210 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 94213 sys1.cdo[31]
.sym 94222 sys1.control_ICE[9]
.sym 94231 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 94242 sys1.cdo[8]
.sym 94255 sys1.cdo[9]
.sym 94259 sys1.cdo[12]
.sym 94268 sys1.cdo[9]
.sym 94287 sys1.cdo[12]
.sym 94298 sys1.cdo[8]
.sym 94308 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 94309 clk_$glb_clk
.sym 94315 $PACKER_VCC_NET
.sym 94332 EN_1V4_M4$SB_IO_OUT
.sym 94333 sys1.ca[11]
.sym 94342 sys1.ca[9]
.sym 94343 sys1.ca[6]
.sym 94345 sys1.cpu.rdata_SB_LUT4_O_7_I1
.sym 94369 sys1.cpu.regsD[30]
.sym 94372 sys1.cpu.regsD[11]
.sym 94383 sys1.ca[11]
.sym 94387 sys1.cpu.regsD[11]
.sym 94404 sys1.ca[11]
.sym 94415 sys1.cpu.regsD[30]
.sym 94431 sys1.cpu.regs[10]_SB_DFFE_Q_E_$glb_ce
.sym 94432 clk_$glb_clk
.sym 94441 sys1.irqvect[2][10]
.sym 94445 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 94451 $PACKER_VCC_NET
.sym 94452 $PACKER_VCC_NET
.sym 94454 sys1.ca[11]
.sym 94458 sys1.cdo[8]
.sym 94476 sys1.cdo[10]
.sym 94477 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 94552 sys1.cdo[10]
.sym 94554 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 94555 clk_$glb_clk
.sym 94556 reset_$glb_sr
.sym 94559 sys1.ca[9]
.sym 94560 sys1.ca[9]
.sym 94562 sys1.cdo[17]
.sym 94569 sys1.ca[11]
.sym 94570 sys1.cdo[10]
.sym 94576 $PACKER_VCC_NET
.sym 94579 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 94591 sys1.cdo[12]
.sym 94598 sys1.cdo[12]
.sym 94601 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 94609 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 94611 sys1.cdo[10]
.sym 94631 sys1.cdo[12]
.sym 94649 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 94667 sys1.cdo[10]
.sym 94677 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 94678 clk_$glb_clk
.sym 94679 reset_$glb_sr
.sym 94685 sys1.irqvect[2][23]
.sym 94686 sys1.cpu.rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 94688 $PACKER_VCC_NET
.sym 94691 $PACKER_VCC_NET
.sym 94692 sys1.irqvect[1][12]
.sym 94705 sys1.cdo[31]
.sym 94712 sys1.cdo[17]
.sym 94713 sys1.irqvect[5][22]
.sym 94714 sys1.cdo[16]
.sym 94723 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 94739 sys1.cdo[21]
.sym 94744 $PACKER_VCC_NET
.sym 94787 sys1.cdo[21]
.sym 94791 $PACKER_VCC_NET
.sym 94800 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 94801 clk_$glb_clk
.sym 94802 reset_$glb_sr
.sym 94803 sys1.cpu.regs[10][25]
.sym 94809 sys1.cpu.rdata_SB_LUT4_O_5_I1
.sym 94810 sys1.cpu.rdata_SB_LUT4_O_4_I1
.sym 94817 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 94819 sys1.owr[0]
.sym 94821 sys1.cpu.regsD[30]
.sym 94822 $PACKER_VCC_NET
.sym 94832 sys1.cpu.rdata_SB_LUT4_O_5_I1
.sym 94835 sys1.ca[6]
.sym 94850 sys1.cdo[22]
.sym 94855 sys1.cdo[23]
.sym 94857 sys1.cdo[21]
.sym 94871 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 94884 sys1.cdo[23]
.sym 94891 sys1.cdo[22]
.sym 94910 sys1.cdo[21]
.sym 94913 sys1.cdo[23]
.sym 94923 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 94924 clk_$glb_clk
.sym 94925 reset_$glb_sr
.sym 94928 sys1.cpu.regs[0][25]
.sym 94941 EN_1V4_M4_SB_DFFESR_Q_D
.sym 94944 $PACKER_VCC_NET
.sym 94954 sys1.ca[11]
.sym 94955 sys1.cdo[8]
.sym 94956 sys1.cdo[17]
.sym 94959 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 94961 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 94976 sys1.cdo[23]
.sym 94985 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 94986 sys1.cdo[16]
.sym 94994 $PACKER_VCC_NET
.sym 94998 sys1.cdo[22]
.sym 95002 sys1.cdo[22]
.sym 95014 sys1.cdo[23]
.sym 95019 $PACKER_VCC_NET
.sym 95044 sys1.cdo[16]
.sym 95046 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 95047 clk_$glb_clk
.sym 95048 reset_$glb_sr
.sym 95055 sys1.cpu.regs[14][25]
.sym 95059 EN_5V_UP_SB_DFFESR_Q_D
.sym 95068 $PACKER_VCC_NET
.sym 95072 sys1.cpu.regs[0][25]
.sym 95081 EN_5V_M4_SB_DFFESR_Q_D
.sym 95083 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 95084 sys1.cdo[22]
.sym 95091 sys1.cdo[22]
.sym 95101 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 95108 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 95114 sys1.cdo[23]
.sym 95120 sys1.cdo[16]
.sym 95124 sys1.cdo[16]
.sym 95136 sys1.cdo[22]
.sym 95144 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 95162 sys1.cdo[23]
.sym 95169 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 95170 clk_$glb_clk
.sym 95171 reset_$glb_sr
.sym 95178 sys1.din_spi_LORA[8]
.sym 95186 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 95191 $PACKER_VCC_NET
.sym 95201 sys1.cdo[31]
.sym 95206 sys1.cdo[16]
.sym 95214 sys1.din_spi_LORA[28]
.sym 95217 sys1.wr_LORA
.sym 95218 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 95224 sys1.spi1.sck_SB_LUT4_I3_O
.sym 95229 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 95232 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 95233 sys1.dout_spi_LORA[27]
.sym 95234 $PACKER_VCC_NET
.sym 95238 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 95240 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 95242 $PACKER_VCC_NET
.sym 95243 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 95245 $nextpnr_ICESTORM_LC_52$O
.sym 95248 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 95251 sys1.spi1.shreg_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 95254 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 95257 sys1.spi1.shreg_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 95259 $PACKER_VCC_NET
.sym 95260 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 95263 sys1.spi1.shreg_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 95265 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 95266 $PACKER_VCC_NET
.sym 95269 sys1.spi1.shreg_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 95271 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 95272 $PACKER_VCC_NET
.sym 95275 sys1.spi1.shreg_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 95278 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 95282 sys1.dout_spi_LORA[27]
.sym 95283 sys1.din_spi_LORA[28]
.sym 95284 sys1.wr_LORA
.sym 95285 sys1.spi1.shreg_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 95292 sys1.spi1.sck_SB_LUT4_I3_O
.sym 95293 clk_$glb_clk
.sym 95296 sys1.ca[6]
.sym 95302 sys1.control_LORA[5]
.sym 95303 sys1.ca[11]
.sym 95308 sys1.cdo[13]
.sym 95310 ICE_LED4_SB_DFFESR_Q_D
.sym 95314 sys1.ca[9]
.sym 95322 sys1.ca[6]
.sym 95330 sys1.ca[9]
.sym 95338 sys1.owr[0]
.sym 95342 sys1.dout_spi_LORA[20]
.sym 95356 sys1.cdo[16]
.sym 95357 sys1.cdo[13]
.sym 95362 EN_5V_UP_SB_DFFESR_Q_D
.sym 95376 sys1.dout_spi_LORA[20]
.sym 95389 sys1.cdo[13]
.sym 95394 EN_5V_UP_SB_DFFESR_Q_D
.sym 95405 sys1.cdo[16]
.sym 95415 sys1.owr[0]
.sym 95416 clk_$glb_clk
.sym 95417 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 95430 sys1.ram0.ram_array.6.0.0_RDATA_1
.sym 95432 sys1.owr[0]
.sym 95433 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 95435 sys1.control_LORA[5]
.sym 95436 sys1.cdo[12]
.sym 95437 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 95443 $PACKER_VCC_NET
.sym 95447 sys1.cdo[8]
.sym 95449 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 95451 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 95452 sys1.ca[11]
.sym 95453 sys1.ca[8]
.sym 95460 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 95461 sys1.spi1.sck_SB_LUT4_I3_O
.sym 95462 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 95464 $PACKER_VCC_NET
.sym 95465 sys1.din_spi_LORA[20]
.sym 95468 $PACKER_VCC_NET
.sym 95469 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 95472 sys1.wr_LORA
.sym 95478 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 95481 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 95482 sys1.dout_spi_LORA[19]
.sym 95488 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 95491 $nextpnr_ICESTORM_LC_37$O
.sym 95493 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 95497 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 95499 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 95503 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 95505 $PACKER_VCC_NET
.sym 95506 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 95509 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 95512 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 95515 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 95517 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 95518 $PACKER_VCC_NET
.sym 95521 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 95524 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 95528 sys1.din_spi_LORA[20]
.sym 95529 sys1.dout_spi_LORA[19]
.sym 95530 sys1.wr_LORA
.sym 95531 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 95538 sys1.spi1.sck_SB_LUT4_I3_O
.sym 95539 clk_$glb_clk
.sym 95542 sys1.ca[6]
.sym 95558 sys1.cdo[13]
.sym 95564 $PACKER_VCC_NET
.sym 95566 sys1.ca[9]
.sym 95567 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 95571 $PACKER_VCC_NET
.sym 95583 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 95599 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 95606 sys1.cdo[23]
.sym 95609 sys1.wr_LORA
.sym 95628 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 95640 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 95645 sys1.cdo[23]
.sym 95661 sys1.wr_LORA
.sym 95662 clk_$glb_clk
.sym 95665 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 95676 sys1.ram0.ram_array.6.1.0_RDATA_1
.sym 95683 $PACKER_VCC_NET
.sym 95689 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 95690 sys1.cdo[9]
.sym 95691 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 95693 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 95696 sys1.spi1.sck_SB_LUT4_I3_O
.sym 95697 $PACKER_VCC_NET
.sym 95716 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 95733 sys1.cpu.regsD[25]
.sym 95735 sys1.cpu.regsD[27]
.sym 95739 sys1.cpu.regsD[27]
.sym 95775 sys1.cpu.regsD[25]
.sym 95784 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 95785 clk_$glb_clk
.sym 95792 sys1.control_LORA[4]
.sym 95793 sys1.control_LORA[3]
.sym 95794 sys1.control_LORA[1]
.sym 95800 sys1.cpu.regs[10]_SB_DFFE_Q_E
.sym 95806 $PACKER_VCC_NET
.sym 95809 sys1.ca[9]
.sym 95813 EN_5V_M4_SB_DFFESR_Q_D
.sym 95815 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 95817 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 95818 sys1.ca[9]
.sym 95819 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 95821 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 95822 sys1.ca[6]
.sym 95834 sys1.control_LORA[2]
.sym 95841 sys1.cdo[10]
.sym 95851 sys1.control_LORA[1]
.sym 95857 sys1.control_LORA[4]
.sym 95858 sys1.control_LORA[3]
.sym 95863 sys1.control_LORA[2]
.sym 95867 sys1.control_LORA[1]
.sym 95882 sys1.cdo[10]
.sym 95900 sys1.control_LORA[3]
.sym 95904 sys1.control_LORA[4]
.sym 95907 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_ce
.sym 95908 clk_$glb_clk
.sym 95912 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 95913 sys1.ca[9]
.sym 95922 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 95924 sys1.cdo[12]
.sym 95927 sys1.wr_LORA
.sym 95930 LORA_RESET_SB_LUT4_I0_I3
.sym 95935 sys1.cpu.rdata_SB_LUT4_O_22_I1
.sym 95939 $PACKER_VCC_NET
.sym 95940 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 95944 sys1.control_LORA[1]
.sym 95945 sys1.ca[8]
.sym 95953 sys1.wr_LORA
.sym 95955 sys1.cdo[9]
.sym 95968 sys1.control_LORA[2]
.sym 95973 sys1.cdo[12]
.sym 96005 sys1.cdo[12]
.sym 96021 sys1.control_LORA[2]
.sym 96027 sys1.cdo[9]
.sym 96030 sys1.wr_LORA
.sym 96031 clk_$glb_clk
.sym 96034 sys1.control_LORA[2]
.sym 96057 EN_5V_M4_SB_DFFESR_Q_D
.sym 96059 sys1.ca[9]
.sym 96067 $PACKER_VCC_NET
.sym 96156 sys1.cpu.rdata_SB_LUT4_O_22_I1
.sym 96158 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 96160 sys1.cpu.rdata_SB_LUT4_O_23_I1
.sym 96167 $PACKER_VCC_NET
.sym 96174 $PACKER_VCC_NET
.sym 96181 $PACKER_VCC_NET
.sym 96187 sys1.spi1.sck_SB_LUT4_I3_O
.sym 96284 LORA_SCK$SB_IO_OUT
.sym 96285 sys1.ca[9]
.sym 96286 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 96291 sys1.cpu.rdata_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.sym 96298 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 96306 sys1.ca[9]
.sym 96310 EN_5V_M4_SB_DFFESR_Q_D
.sym 96314 sys1.ca[6]
.sym 96322 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 96333 sys1.wr_LORA
.sym 96335 ICE_LED4_SB_DFFESR_Q_D
.sym 96341 LORA_SCK$SB_IO_OUT
.sym 96342 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 96350 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 96353 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 96355 sys1.wr_LORA
.sym 96356 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 96359 LORA_SCK$SB_IO_OUT
.sym 96360 sys1.wr_LORA
.sym 96362 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 96384 ICE_LED4_SB_DFFESR_Q_D
.sym 96399 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 96400 clk_$glb_clk
.sym 96401 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 96417 sys1.wr_LORA
.sym 96425 sys1.wr_LORA
.sym 96431 $PACKER_VCC_NET
.sym 96446 sys1.spi1.divcnt[0]
.sym 96448 sys1.divider_LORA[0]
.sym 96449 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 96470 sys1.spi1.divcnt[2]
.sym 96471 sys1.spi1.divcnt[1]
.sym 96474 sys1.spi1.divcnt[3]
.sym 96476 sys1.spi1.divcnt[2]
.sym 96477 sys1.spi1.divcnt[0]
.sym 96478 sys1.spi1.divcnt[3]
.sym 96479 sys1.spi1.divcnt[1]
.sym 96494 sys1.divider_LORA[0]
.sym 96495 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 96496 sys1.spi1.divcnt[0]
.sym 96523 clk_$glb_clk
.sym 96527 sys1.uart2.thr[4]
.sym 96535 EN_5V_UP_SB_DFFESR_Q_D
.sym 96549 EN_5V_M4_SB_DFFESR_Q_D
.sym 96551 $PACKER_VCC_NET
.sym 96560 sys1.uwrtx2
.sym 96567 sys1.spi1.divcnt[6]
.sym 96569 sys1.spi1.divcnt[2]
.sym 96570 sys1.spi1.divcnt[1]
.sym 96571 sys1.spi1.divcnt[4]
.sym 96573 sys1.divider_LORA[7]
.sym 96574 sys1.spi1.divcnt[5]
.sym 96577 sys1.spi1.divcnt[0]
.sym 96581 sys1.spi1.divcnt[3]
.sym 96586 $PACKER_VCC_NET
.sym 96594 $PACKER_VCC_NET
.sym 96596 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 96597 sys1.spi1.divcnt[7]
.sym 96598 $nextpnr_ICESTORM_LC_35$O
.sym 96601 sys1.spi1.divcnt[0]
.sym 96604 sys1.spi1.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 96606 sys1.spi1.divcnt[1]
.sym 96607 $PACKER_VCC_NET
.sym 96608 sys1.spi1.divcnt[0]
.sym 96610 sys1.spi1.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 96612 sys1.spi1.divcnt[2]
.sym 96613 $PACKER_VCC_NET
.sym 96614 sys1.spi1.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 96616 sys1.spi1.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 96618 sys1.spi1.divcnt[3]
.sym 96619 $PACKER_VCC_NET
.sym 96620 sys1.spi1.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 96622 sys1.spi1.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 96624 sys1.spi1.divcnt[4]
.sym 96625 $PACKER_VCC_NET
.sym 96626 sys1.spi1.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 96628 sys1.spi1.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 96630 $PACKER_VCC_NET
.sym 96631 sys1.spi1.divcnt[5]
.sym 96632 sys1.spi1.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 96634 sys1.spi1.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 96636 sys1.spi1.divcnt[6]
.sym 96637 $PACKER_VCC_NET
.sym 96638 sys1.spi1.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 96641 sys1.divider_LORA[7]
.sym 96642 sys1.spi1.divcnt[7]
.sym 96643 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 96644 sys1.spi1.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 96646 clk_$glb_clk
.sym 96648 sys1.cpu.rdata_SB_LUT4_O_20_I1
.sym 96649 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 96651 sys1.cpu.rdata_SB_LUT4_O_21_I1
.sym 96652 sys1.ca[9]
.sym 96653 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 96666 $PACKER_VCC_NET
.sym 96673 $PACKER_VCC_NET
.sym 96675 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 96679 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 96683 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 96693 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 96695 sys1.uart2.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 96696 sys1.uart2.divtx[6]
.sym 96697 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 96698 sys1.uart2.divider[7]
.sym 96701 sys1.uart2.divtx[2]
.sym 96702 sys1.uart2.divider[6]
.sym 96703 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 96704 sys1.uart2.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 96705 sys1.uart2.divtx[5]
.sym 96707 sys1.uart2.divtx[0]
.sym 96709 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 96711 sys1.uart2.divtx[1]
.sym 96712 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 96716 sys1.uart2.divtx[7]
.sym 96717 sys1.uart2.divtx[4]
.sym 96719 sys1.uart2.divtx[3]
.sym 96722 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 96723 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 96725 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 96741 sys1.uart2.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 96742 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 96743 sys1.uart2.divider[7]
.sym 96746 sys1.uart2.divtx[5]
.sym 96747 sys1.uart2.divtx[6]
.sym 96748 sys1.uart2.divtx[7]
.sym 96749 sys1.uart2.divtx[4]
.sym 96758 sys1.uart2.divtx[0]
.sym 96759 sys1.uart2.divtx[2]
.sym 96760 sys1.uart2.divtx[1]
.sym 96761 sys1.uart2.divtx[3]
.sym 96764 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 96765 sys1.uart2.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 96767 sys1.uart2.divider[6]
.sym 96769 clk_$glb_clk
.sym 96770 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 96772 sys1.uart2.thr[0]
.sym 96773 sys1.uart2.thr[2]
.sym 96774 sys1.ca[9]
.sym 96776 sys1.ca[7]
.sym 96777 sys1.uart2.thr[1]
.sym 96778 sys1.uart2.thr[3]
.sym 96783 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 96792 sys1.cpu.rdata_SB_LUT4_O_21_I1_SB_LUT4_O_I1
.sym 96799 sys1.ca[9]
.sym 96802 sys1.ca[6]
.sym 96821 EN_5V_M4_SB_DFFESR_Q_D
.sym 96830 sys1.uwrtx2
.sym 96838 EN_5V_UP_SB_DFFESR_Q_D
.sym 96851 EN_5V_UP_SB_DFFESR_Q_D
.sym 96866 EN_5V_M4_SB_DFFESR_Q_D
.sym 96891 sys1.uwrtx2
.sym 96892 clk_$glb_clk
.sym 96893 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 96894 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 96895 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 96896 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 96897 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 96926 sys1.uart2.thr[1]
.sym 96927 $PACKER_VCC_NET
.sym 96937 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 96944 sys1.uart2.thr[7]
.sym 96946 sys1.uart2.thr[6]
.sym 96947 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 96949 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 96951 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 96962 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 96968 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 96969 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 96970 sys1.uart2.thr[7]
.sym 96971 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 96980 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 96981 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 96982 sys1.uart2.thr[6]
.sym 96987 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 96988 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 96989 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 97015 clk_$glb_clk
.sym 97018 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O
.sym 97019 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 97021 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 97023 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 97069 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 97074 TXD2_SB_LUT4_O_I3
.sym 97078 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 97082 TXD2_SB_LUT4_O_I3
.sym 97086 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 97091 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 97092 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 97093 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 97094 TXD2_SB_LUT4_O_I3
.sym 97110 TXD2_SB_LUT4_O_I3
.sym 97138 clk_$glb_clk
.sym 97168 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 97244 sys1.ram0.ram_array.14.1.0_RDATA
.sym 97251 sys1.ca[9]
.sym 97267 ICE_LED1_SB_DFFESR_Q_D
.sym 97271 sys1.control_ICE[10]
.sym 97283 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 97284 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 97285 sys1.uart1.thr[2]
.sym 97287 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O
.sym 97288 sys1.uart1.thr[0]
.sym 97291 sys1.uart1.thr[1]
.sym 97293 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 97296 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 97298 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 97300 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 97301 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 97304 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 97312 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 97315 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 97316 sys1.uart1.thr[2]
.sym 97318 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 97321 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 97322 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 97324 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 97328 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 97329 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 97330 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O
.sym 97333 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 97334 sys1.uart1.thr[1]
.sym 97335 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 97346 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 97347 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 97348 sys1.uart1.thr[0]
.sym 97351 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 97353 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 97354 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 97362 clk_$glb_clk
.sym 97372 sys1.ram0.ram_array.14.1.0_RDATA_1
.sym 97378 EN_5V_M4_SB_DFFESR_Q_D
.sym 97382 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 97400 sys1.ca[12]
.sym 97409 sys1.ram0.ram_array.14.1.0_RDATA
.sym 97413 sys1.cdo[28]
.sym 97414 sys1.ca[4]
.sym 97417 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 97447 sys1.uwrtx1
.sym 97457 ICE_LED4_SB_DFFESR_Q_D
.sym 97461 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 97463 ICE_LED1_SB_DFFESR_Q_D
.sym 97469 sys1.ca[9]
.sym 97479 sys1.ca[9]
.sym 97485 ICE_LED1_SB_DFFESR_Q_D
.sym 97499 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 97517 ICE_LED4_SB_DFFESR_Q_D
.sym 97524 sys1.uwrtx1
.sym 97525 clk_$glb_clk
.sym 97526 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 97531 sys1.ram0.ram_array.14.0.0_RDATA
.sym 97541 sys1.uwrtx1
.sym 97551 sys1.ca[5]
.sym 97553 sys1.ca[7]
.sym 97555 sys1.ca[3]
.sym 97556 sys1.ca[6]
.sym 97558 sys1.ca[7]
.sym 97559 sys1.cpu.rdata_SB_LUT4_O_2_I1
.sym 97560 sys1.ca[5]
.sym 97561 sys1.ca[6]
.sym 97562 sys1.ca[5]
.sym 97570 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 97573 sys1.cdo[31]
.sym 97575 sys1.ca[11]
.sym 97576 sys1.ram0.ram_array.14.1.0_RDATA
.sym 97580 sys1.ram0.ram_array.14.1.0_RDATA_1
.sym 97581 sys1.ram0.ram_array.14.0.0_RDATA
.sym 97588 sys1.ram0.ram_array.14.0.0_RDATA_1
.sym 97591 sys1.cpu.rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 97596 ICE_LED4_SB_DFFESR_Q_D
.sym 97602 sys1.cpu.rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 97603 sys1.ram0.ram_array.14.0.0_RDATA
.sym 97604 sys1.ram0.ram_array.14.1.0_RDATA
.sym 97628 ICE_LED4_SB_DFFESR_Q_D
.sym 97631 sys1.cdo[31]
.sym 97637 sys1.ram0.ram_array.14.0.0_RDATA_1
.sym 97638 sys1.ram0.ram_array.14.1.0_RDATA_1
.sym 97640 sys1.cpu.rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 97645 sys1.ca[11]
.sym 97647 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 97648 clk_$glb_clk
.sym 97649 reset_$glb_sr
.sym 97654 sys1.ram0.ram_array.14.0.0_RDATA_1
.sym 97660 ICE_LED1_SB_DFFESR_Q_D
.sym 97667 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 97669 sys1.cdo[31]
.sym 97675 sys1.cdo[25]
.sym 97682 sys1.ca[12]
.sym 97709 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 97711 sys1.cdo[10]
.sym 97731 sys1.cdo[10]
.sym 97770 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 97771 clk_$glb_clk
.sym 97777 sys1.ram0.ram_array.12.0.0_RDATA
.sym 97786 sys1.uart1.divider[0]
.sym 97787 sys1.ca[9]
.sym 97789 sys1.ca[6]
.sym 97800 sys1.ca[4]
.sym 97805 sys1.cdo[28]
.sym 97807 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 97818 sys1.ca[2]
.sym 97838 sys1.cpu.regsD[28]
.sym 97868 sys1.ca[2]
.sym 97879 sys1.cpu.regsD[28]
.sym 97893 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 97894 clk_$glb_clk
.sym 97900 sys1.ram0.ram_array.12.0.0_RDATA_1
.sym 97939 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 97948 $PACKER_VCC_NET
.sym 97955 sys1.ca[9]
.sym 97963 ICE_LED1_SB_DFFESR_Q_D
.sym 97965 sys1.ram0.ram_array.12.0.0_RDATA_1
.sym 97978 ICE_LED1_SB_DFFESR_Q_D
.sym 97988 sys1.ram0.ram_array.12.0.0_RDATA_1
.sym 97994 sys1.ca[9]
.sym 98001 $PACKER_VCC_NET
.sym 98016 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 98017 clk_$glb_clk
.sym 98018 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 98023 sys1.ram0.ram_array.12.1.0_RDATA
.sym 98027 sys1.ca[9]
.sym 98030 sys1.ca[9]
.sym 98035 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 98041 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 98043 sys1.ca[7]
.sym 98044 sys1.cpu.rdata_SB_LUT4_O_2_I1
.sym 98045 sys1.ca[7]
.sym 98046 sys1.ca[3]
.sym 98047 sys1.ca[5]
.sym 98049 sys1.ca[9]
.sym 98050 sys1.ca[5]
.sym 98051 sys1.ca[2]
.sym 98052 sys1.ca[6]
.sym 98053 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 98054 sys1.ca[5]
.sym 98060 sys1.spi0.divcnt[6]
.sym 98061 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 98062 sys1.spi0.divcnt[3]
.sym 98063 sys1.spi0.divcnt[1]
.sym 98064 sys1.spi0.divcnt[0]
.sym 98065 sys1.spi0.divcnt[5]
.sym 98068 $PACKER_VCC_NET
.sym 98069 sys1.spi0.divcnt[4]
.sym 98071 sys1.spi0.divcnt[2]
.sym 98075 $PACKER_VCC_NET
.sym 98084 sys1.control_ICE[7]
.sym 98091 sys1.spi0.divcnt[7]
.sym 98092 $nextpnr_ICESTORM_LC_10$O
.sym 98095 sys1.spi0.divcnt[0]
.sym 98098 sys1.spi0.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 98100 $PACKER_VCC_NET
.sym 98101 sys1.spi0.divcnt[1]
.sym 98102 sys1.spi0.divcnt[0]
.sym 98104 sys1.spi0.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 98106 $PACKER_VCC_NET
.sym 98107 sys1.spi0.divcnt[2]
.sym 98108 sys1.spi0.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 98110 sys1.spi0.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 98112 sys1.spi0.divcnt[3]
.sym 98113 $PACKER_VCC_NET
.sym 98114 sys1.spi0.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 98116 sys1.spi0.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 98118 $PACKER_VCC_NET
.sym 98119 sys1.spi0.divcnt[4]
.sym 98120 sys1.spi0.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 98122 sys1.spi0.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 98124 $PACKER_VCC_NET
.sym 98125 sys1.spi0.divcnt[5]
.sym 98126 sys1.spi0.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 98128 sys1.spi0.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 98130 $PACKER_VCC_NET
.sym 98131 sys1.spi0.divcnt[6]
.sym 98132 sys1.spi0.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 98135 sys1.control_ICE[7]
.sym 98136 sys1.spi0.divcnt[7]
.sym 98137 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 98138 sys1.spi0.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 98140 clk_$glb_clk
.sym 98146 sys1.ram0.ram_array.12.1.0_RDATA_1
.sym 98164 sys1.uart1.cntbit[0]
.sym 98174 sys1.ca[12]
.sym 98177 sys1.cdo[25]
.sym 98185 sys1.control_ICE[6]
.sym 98186 sys1.spi0.divcnt_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 98187 sys1.control_ICE[3]
.sym 98189 sys1.control_ICE[2]
.sym 98190 sys1.spi0.divcnt[7]
.sym 98193 sys1.spi0.divcnt_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 98194 sys1.control_ICE[0]
.sym 98195 sys1.spi0.divcnt_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 98196 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 98197 sys1.spi0.divcnt_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 98198 sys1.control_ICE[4]
.sym 98200 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 98201 sys1.spi0.divcnt[3]
.sym 98202 sys1.spi0.divcnt[2]
.sym 98206 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 98207 sys1.spi0.divcnt[6]
.sym 98208 sys1.spi0.divcnt[4]
.sym 98210 sys1.spi0.divcnt[1]
.sym 98211 sys1.spi0.divcnt[0]
.sym 98212 sys1.spi0.divcnt[5]
.sym 98216 sys1.control_ICE[6]
.sym 98217 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 98219 sys1.spi0.divcnt_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 98222 sys1.spi0.divcnt_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 98224 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 98225 sys1.control_ICE[4]
.sym 98228 sys1.control_ICE[3]
.sym 98229 sys1.spi0.divcnt_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 98231 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 98234 sys1.spi0.divcnt_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 98236 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 98237 sys1.control_ICE[2]
.sym 98240 sys1.control_ICE[0]
.sym 98241 sys1.spi0.divcnt[0]
.sym 98243 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 98246 sys1.spi0.divcnt[6]
.sym 98247 sys1.spi0.divcnt[4]
.sym 98248 sys1.spi0.divcnt[7]
.sym 98249 sys1.spi0.divcnt[5]
.sym 98254 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 98255 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 98258 sys1.spi0.divcnt[2]
.sym 98259 sys1.spi0.divcnt[1]
.sym 98260 sys1.spi0.divcnt[0]
.sym 98261 sys1.spi0.divcnt[3]
.sym 98263 clk_$glb_clk
.sym 98269 sys1.ram0.ram_array.15.0.0_RDATA
.sym 98281 sys1.ca[6]
.sym 98294 sys1.ca[11]
.sym 98299 sys1.ca[4]
.sym 98333 sys1.ca[9]
.sym 98360 sys1.ca[9]
.sym 98392 sys1.ram0.ram_array.15.0.0_RDATA_1
.sym 98412 sys1.cdo[30]
.sym 98413 sys1.ram0.ram_array.15.0.0_RDATA_1
.sym 98415 sys1.ca[8]
.sym 98443 $PACKER_VCC_NET
.sym 98489 $PACKER_VCC_NET
.sym 98515 sys1.ram0.ram_array.15.1.0_RDATA
.sym 98521 sys1.cdo[17]
.sym 98538 sys1.ca[3]
.sym 98539 sys1.ca[7]
.sym 98540 sys1.ca[5]
.sym 98541 sys1.ca[7]
.sym 98542 sys1.ca[3]
.sym 98543 sys1.ca[5]
.sym 98544 sys1.ca[6]
.sym 98545 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 98546 sys1.ca[5]
.sym 98556 sys1.cdo[10]
.sym 98579 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 98630 sys1.cdo[10]
.sym 98631 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 98632 clk_$glb_clk
.sym 98633 reset_$glb_sr
.sym 98638 sys1.ram0.ram_array.15.1.0_RDATA_1
.sym 98646 sys1.cdo[31]
.sym 98658 sys1.ca[12]
.sym 98665 sys1.ca[12]
.sym 98669 sys1.ca[12]
.sym 98695 sys1.ca[9]
.sym 98696 sys1.cdo[17]
.sym 98720 sys1.ca[9]
.sym 98729 sys1.ca[9]
.sym 98740 sys1.cdo[17]
.sym 98761 sys1.ram0.ram_array.13.0.0_RDATA
.sym 98769 sys1.ca[9]
.sym 98780 sys1.ca[6]
.sym 98783 sys1.irqvect[2][23]
.sym 98784 sys1.cpu.rdata_SB_LUT4_O_4_I1
.sym 98790 sys1.ca[4]
.sym 98813 sys1.cpu.rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 98823 sys1.cdo[23]
.sym 98825 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 98862 sys1.cdo[23]
.sym 98869 sys1.cpu.rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 98877 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 98878 clk_$glb_clk
.sym 98879 reset_$glb_sr
.sym 98884 sys1.ram0.ram_array.13.0.0_RDATA_1
.sym 98890 EN_5V_M4_SB_DFFESR_Q_D
.sym 98899 sys1.ca[11]
.sym 98902 sys1.cdo[27]
.sym 98905 sys1.ca[8]
.sym 98911 sys1.ca[8]
.sym 98913 sys1.ram0.ram_array.13.1.0_RDATA_1
.sym 98915 sys1.ca[11]
.sym 98924 sys1.ram0.ram_array.13.1.0_RDATA_1
.sym 98925 sys1.ram0.ram_array.13.0.0_RDATA
.sym 98927 sys1.cpu.rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 98941 sys1.ram0.ram_array.13.0.0_RDATA_1
.sym 98949 sys1.ram0.ram_array.13.1.0_RDATA
.sym 98950 sys1.cpu.regsD[25]
.sym 98956 sys1.cpu.regsD[25]
.sym 98990 sys1.ram0.ram_array.13.0.0_RDATA_1
.sym 98991 sys1.ram0.ram_array.13.1.0_RDATA_1
.sym 98992 sys1.cpu.rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 98996 sys1.ram0.ram_array.13.1.0_RDATA
.sym 98997 sys1.cpu.rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 98999 sys1.ram0.ram_array.13.0.0_RDATA
.sym 99000 sys1.cpu.regs[10]_SB_DFFE_Q_E_$glb_ce
.sym 99001 clk_$glb_clk
.sym 99007 sys1.ram0.ram_array.13.1.0_RDATA
.sym 99015 sys1.cpu.regs[10][25]
.sym 99028 sys1.ca[3]
.sym 99030 sys1.ca[5]
.sym 99031 sys1.ca[7]
.sym 99032 sys1.ca[5]
.sym 99033 sys1.ca[6]
.sym 99034 sys1.ca[3]
.sym 99037 sys1.ca[7]
.sym 99038 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 99073 sys1.cpu.regsD[25]
.sym 99091 sys1.cpu.regsD[25]
.sym 99123 sys1.cpu.regs[0]_SB_DFFE_Q_E_$glb_ce
.sym 99124 clk_$glb_clk
.sym 99130 sys1.ram0.ram_array.13.1.0_RDATA_1
.sym 99155 sys1.ca[12]
.sym 99159 sys1.cpu.regsD[25]
.sym 99161 sys1.ca[12]
.sym 99178 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 99194 sys1.cpu.regsD[25]
.sym 99236 sys1.cpu.regsD[25]
.sym 99246 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 99247 clk_$glb_clk
.sym 99253 sys1.ram0.ram_array.6.0.0_RDATA
.sym 99272 sys1.ca[6]
.sym 99276 sys1.ca[4]
.sym 99302 sys1.cdo[8]
.sym 99308 sys1.wr_LORA
.sym 99362 sys1.cdo[8]
.sym 99369 sys1.wr_LORA
.sym 99370 clk_$glb_clk
.sym 99376 sys1.ram0.ram_array.6.0.0_RDATA_1
.sym 99383 sys1.cpu.rdata_SB_LUT4_O_20_I1
.sym 99384 $PACKER_VCC_NET
.sym 99395 sys1.ca[8]
.sym 99399 sys1.ca[11]
.sym 99400 sys1.ca[8]
.sym 99402 sys1.control_LORA[5]
.sym 99405 sys1.ca[11]
.sym 99416 sys1.cdo[13]
.sym 99439 sys1.ca[6]
.sym 99440 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 99454 sys1.ca[6]
.sym 99490 sys1.cdo[13]
.sym 99492 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 99493 clk_$glb_clk
.sym 99499 sys1.ram0.ram_array.6.1.0_RDATA
.sym 99506 sys1.ca[9]
.sym 99507 $PACKER_VCC_NET
.sym 99509 sys1.ca[9]
.sym 99520 sys1.ca[5]
.sym 99523 sys1.ca[5]
.sym 99524 sys1.ca[7]
.sym 99526 sys1.ca[3]
.sym 99529 sys1.ca[3]
.sym 99530 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 99622 sys1.ram0.ram_array.6.1.0_RDATA_1
.sym 99631 $PACKER_VCC_NET
.sym 99642 sys1.cdo[15]
.sym 99644 sys1.ca[12]
.sym 99645 sys1.cdo[11]
.sym 99649 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 99653 sys1.ca[12]
.sym 99669 sys1.ca[6]
.sym 99698 sys1.ca[6]
.sym 99745 sys1.ram0.ram_array.7.1.0_RDATA
.sym 99755 sys1.ca[9]
.sym 99758 sys1.cdo[12]
.sym 99763 sys1.ca[6]
.sym 99766 sys1.control_LORA[3]
.sym 99768 sys1.ca[4]
.sym 99769 sys1.ca[4]
.sym 99775 sys1.ca[6]
.sym 99784 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 99794 sys1.cdo[8]
.sym 99821 sys1.cdo[8]
.sym 99861 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 99862 clk_$glb_clk
.sym 99868 sys1.ram0.ram_array.7.1.0_RDATA_1
.sym 99878 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 99880 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 99882 sys1.ca[8]
.sym 99883 sys1.ca[11]
.sym 99888 sys1.ca[11]
.sym 99890 sys1.control_LORA[5]
.sym 99892 sys1.ca[8]
.sym 99893 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 99897 sys1.wr_LORA
.sym 99915 sys1.cdo[11]
.sym 99919 sys1.cdo[9]
.sym 99920 sys1.cdo[12]
.sym 99923 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 99971 sys1.cdo[12]
.sym 99975 sys1.cdo[11]
.sym 99982 sys1.cdo[9]
.sym 99984 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 99985 clk_$glb_clk
.sym 99991 sys1.ram0.ram_array.7.0.0_RDATA
.sym 99999 sys1.ca[9]
.sym 100000 $PACKER_VCC_NET
.sym 100015 sys1.ca[7]
.sym 100017 sys1.cpu.rdata_SB_LUT4_O_21_I1
.sym 100018 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 100019 sys1.ca[3]
.sym 100020 sys1.ca[5]
.sym 100022 sys1.cdo[14]
.sym 100051 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 100059 sys1.ca[9]
.sym 100076 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 100082 sys1.ca[9]
.sym 100114 sys1.ram0.ram_array.7.0.0_RDATA_1
.sym 100122 $PACKER_VCC_NET
.sym 100134 sys1.cdo[15]
.sym 100136 sys1.ca[12]
.sym 100141 sys1.ca[12]
.sym 100153 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 100155 sys1.cdo[10]
.sym 100193 sys1.cdo[10]
.sym 100230 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 100231 clk_$glb_clk
.sym 100237 sys1.ram0.ram_array.4.1.0_RDATA
.sym 100249 sys1.control_LORA[2]
.sym 100251 sys1.ca[6]
.sym 100253 sys1.ca[9]
.sym 100257 sys1.ca[4]
.sym 100261 sys1.ca[4]
.sym 100262 sys1.ca[6]
.sym 100266 sys1.ram0.ram_array.4.0.0_RDATA
.sym 100267 sys1.ca[6]
.sym 100268 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 100277 sys1.ram0.ram_array.4.0.0_RDATA
.sym 100281 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 100287 sys1.cpu.rdata_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.sym 100294 sys1.ram0.ram_array.4.1.0_RDATA
.sym 100302 sys1.ram0.ram_array.4.1.0_RDATA_1
.sym 100303 sys1.ram0.ram_array.4.0.0_RDATA_1
.sym 100307 sys1.ram0.ram_array.4.1.0_RDATA
.sym 100308 sys1.ram0.ram_array.4.0.0_RDATA
.sym 100309 sys1.cpu.rdata_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.sym 100322 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 100331 sys1.cpu.rdata_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.sym 100333 sys1.ram0.ram_array.4.0.0_RDATA_1
.sym 100334 sys1.ram0.ram_array.4.1.0_RDATA_1
.sym 100360 sys1.ram0.ram_array.4.1.0_RDATA_1
.sym 100367 sys1.ca[7]
.sym 100371 sys1.control_LORA[1]
.sym 100374 sys1.ca[8]
.sym 100379 $PACKER_VCC_NET
.sym 100385 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 100386 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 100388 sys1.ca[11]
.sym 100389 sys1.ram0.ram_array.4.0.0_RDATA_1
.sym 100401 sys1.wr_LORA
.sym 100403 sys1.wr_LORA
.sym 100405 sys1.spi1.sck_SB_DFFESR_Q_E
.sym 100408 sys1.spi1.sck_SB_DFFESR_Q_E
.sym 100413 sys1.ca[9]
.sym 100418 LORA_SCK$SB_IO_OUT
.sym 100460 LORA_SCK$SB_IO_OUT
.sym 100468 sys1.ca[9]
.sym 100472 sys1.spi1.sck_SB_DFFESR_Q_E
.sym 100473 sys1.wr_LORA
.sym 100474 LORA_SCK$SB_IO_OUT
.sym 100476 sys1.spi1.sck_SB_DFFESR_Q_E
.sym 100477 clk_$glb_clk
.sym 100478 sys1.wr_LORA
.sym 100483 sys1.ram0.ram_array.4.0.0_RDATA
.sym 100493 sys1.uwrtx2
.sym 100496 sys1.ca[9]
.sym 100501 $PACKER_VCC_NET
.sym 100504 sys1.ca[3]
.sym 100506 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 100507 sys1.ca[3]
.sym 100508 sys1.ca[7]
.sym 100509 sys1.cpu.rdata_SB_LUT4_O_21_I1
.sym 100510 LORA_SCK$SB_IO_OUT
.sym 100511 sys1.ca[5]
.sym 100513 sys1.ca[7]
.sym 100606 sys1.ram0.ram_array.4.0.0_RDATA_1
.sym 100614 $PACKER_VCC_NET
.sym 100628 sys1.ca[12]
.sym 100629 sys1.ca[12]
.sym 100634 sys1.ca[12]
.sym 100655 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 100661 sys1.uwrtx2
.sym 100691 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 100722 sys1.uwrtx2
.sym 100723 clk_$glb_clk
.sym 100724 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 100729 sys1.ram0.ram_array.5.0.0_RDATA
.sym 100739 sys1.ca[6]
.sym 100747 sys1.ca[9]
.sym 100749 sys1.ca[4]
.sym 100750 sys1.ca[6]
.sym 100752 sys1.ca[6]
.sym 100753 sys1.ca[4]
.sym 100756 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 100758 sys1.ram0.ram_array.5.1.0_RDATA
.sym 100759 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 100767 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 100768 sys1.uart2.thr[4]
.sym 100776 sys1.cpu.rdata_SB_LUT4_O_21_I1_SB_LUT4_O_I1
.sym 100779 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 100782 sys1.ram0.ram_array.5.1.0_RDATA
.sym 100786 sys1.ram0.ram_array.5.0.0_RDATA_1
.sym 100787 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 100788 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 100789 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 100793 sys1.ca[9]
.sym 100794 sys1.ram0.ram_array.5.0.0_RDATA
.sym 100795 sys1.ram0.ram_array.5.1.0_RDATA_1
.sym 100800 sys1.ram0.ram_array.5.0.0_RDATA
.sym 100801 sys1.ram0.ram_array.5.1.0_RDATA
.sym 100802 sys1.cpu.rdata_SB_LUT4_O_21_I1_SB_LUT4_O_I1
.sym 100805 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 100806 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 100808 sys1.uart2.thr[4]
.sym 100818 sys1.ram0.ram_array.5.0.0_RDATA_1
.sym 100819 sys1.cpu.rdata_SB_LUT4_O_21_I1_SB_LUT4_O_I1
.sym 100820 sys1.ram0.ram_array.5.1.0_RDATA_1
.sym 100825 sys1.ca[9]
.sym 100829 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 100831 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 100832 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 100846 clk_$glb_clk
.sym 100852 sys1.ram0.ram_array.5.0.0_RDATA_1
.sym 100870 $PACKER_VCC_NET
.sym 100873 sys1.ca[11]
.sym 100880 sys1.ca[11]
.sym 100881 sys1.ram0.ram_array.5.1.0_RDATA_1
.sym 100882 sys1.uart2.thr[0]
.sym 100891 sys1.uwrtx2
.sym 100904 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 100905 ICE_LED1_SB_DFFESR_Q_D
.sym 100912 sys1.ca[7]
.sym 100913 sys1.ca[9]
.sym 100915 ICE_LED4_SB_DFFESR_Q_D
.sym 100919 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 100928 ICE_LED4_SB_DFFESR_Q_D
.sym 100934 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 100940 sys1.ca[9]
.sym 100954 sys1.ca[7]
.sym 100958 ICE_LED1_SB_DFFESR_Q_D
.sym 100966 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 100968 sys1.uwrtx2
.sym 100969 clk_$glb_clk
.sym 100970 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 100975 sys1.ram0.ram_array.5.1.0_RDATA
.sym 100998 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 101001 sys1.ca[7]
.sym 101003 sys1.ca[5]
.sym 101004 sys1.ca[3]
.sym 101006 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 101013 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 101014 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 101020 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 101021 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 101022 sys1.uart2.thr[2]
.sym 101026 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 101027 sys1.uart2.thr[3]
.sym 101031 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 101038 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 101039 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 101045 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 101046 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 101048 sys1.uart2.thr[2]
.sym 101051 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 101052 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 101053 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 101057 sys1.uart2.thr[3]
.sym 101058 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 101060 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 101063 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 101065 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 101066 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 101092 clk_$glb_clk
.sym 101098 sys1.ram0.ram_array.5.1.0_RDATA_1
.sym 101108 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 101119 sys1.ca[12]
.sym 101123 $PACKER_VCC_NET
.sym 101126 $PACKER_VCC_NET
.sym 101136 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 101139 sys1.uart2.thr[1]
.sym 101144 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O
.sym 101145 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 101149 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 101154 sys1.uart2.thr[0]
.sym 101155 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 101163 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 101166 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 101174 sys1.uart2.thr[0]
.sym 101176 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 101177 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 101180 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 101182 sys1.uart2.thr[1]
.sym 101183 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 101192 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O
.sym 101194 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 101195 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 101205 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 101206 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 101207 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 101215 clk_$glb_clk
.sym 101217 RXD2$SB_IO_IN
.sym 101225 sys1.ca[6]
.sym 101228 sys1.ca[9]
.sym 101242 sys1.ca[4]
.sym 101246 RXD2$SB_IO_IN
.sym 101329 sys1.cdo[29]
.sym 101358 sys1.ca[6]
.sym 101359 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 101363 sys1.ca[7]
.sym 101365 sys1.ca[12]
.sym 101367 sys1.ca[2]
.sym 101368 sys1.ca[5]
.sym 101370 sys1.ca[3]
.sym 101373 sys1.ca[9]
.sym 101377 $PACKER_VCC_NET
.sym 101378 sys1.ca[4]
.sym 101380 sys1.ca[10]
.sym 101382 sys1.ca[11]
.sym 101385 sys1.cdo[29]
.sym 101387 sys1.ca[8]
.sym 101409 sys1.ca[2]
.sym 101410 sys1.ca[3]
.sym 101411 sys1.ca[12]
.sym 101412 sys1.ca[4]
.sym 101413 sys1.ca[5]
.sym 101414 sys1.ca[6]
.sym 101415 sys1.ca[7]
.sym 101416 sys1.ca[8]
.sym 101417 sys1.ca[9]
.sym 101418 sys1.ca[10]
.sym 101419 sys1.ca[11]
.sym 101420 clk_$glb_clk
.sym 101421 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 101422 $PACKER_VCC_NET
.sym 101424 sys1.cdo[29]
.sym 101440 sys1.ca[5]
.sym 101442 sys1.ca[3]
.sym 101443 sys1.ca[7]
.sym 101446 sys1.ca[6]
.sym 101454 sys1.ca[10]
.sym 101466 sys1.ca[2]
.sym 101479 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 101488 sys1.ca[8]
.sym 101499 sys1.ca[9]
.sym 101500 sys1.cdo[28]
.sym 101501 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 101504 sys1.ca[12]
.sym 101507 sys1.ca[4]
.sym 101509 sys1.ca[10]
.sym 101515 sys1.ca[3]
.sym 101516 sys1.ca[6]
.sym 101518 sys1.ca[8]
.sym 101519 $PACKER_VCC_NET
.sym 101522 sys1.ca[2]
.sym 101526 sys1.ca[7]
.sym 101528 sys1.ca[5]
.sym 101530 sys1.ca[11]
.sym 101531 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 101532 sys1.uart1.thr[3]
.sym 101534 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 101535 sys1.uart1.thr[4]
.sym 101547 sys1.ca[2]
.sym 101548 sys1.ca[3]
.sym 101549 sys1.ca[12]
.sym 101550 sys1.ca[4]
.sym 101551 sys1.ca[5]
.sym 101552 sys1.ca[6]
.sym 101553 sys1.ca[7]
.sym 101554 sys1.ca[8]
.sym 101555 sys1.ca[9]
.sym 101556 sys1.ca[10]
.sym 101557 sys1.ca[11]
.sym 101558 clk_$glb_clk
.sym 101559 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 101563 sys1.cdo[28]
.sym 101568 $PACKER_VCC_NET
.sym 101586 sys1.ca[2]
.sym 101588 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 101594 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 101596 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 101603 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 101609 sys1.ca[2]
.sym 101611 sys1.ca[4]
.sym 101617 sys1.ca[9]
.sym 101619 sys1.ca[11]
.sym 101620 sys1.ca[6]
.sym 101621 $PACKER_VCC_NET
.sym 101622 sys1.ca[10]
.sym 101625 sys1.cdo[29]
.sym 101626 sys1.ca[5]
.sym 101628 sys1.ca[7]
.sym 101629 sys1.ca[12]
.sym 101630 sys1.ca[3]
.sym 101631 sys1.ca[8]
.sym 101635 sys1.uart1.divtx[0]
.sym 101649 sys1.ca[2]
.sym 101650 sys1.ca[3]
.sym 101651 sys1.ca[12]
.sym 101652 sys1.ca[4]
.sym 101653 sys1.ca[5]
.sym 101654 sys1.ca[6]
.sym 101655 sys1.ca[7]
.sym 101656 sys1.ca[8]
.sym 101657 sys1.ca[9]
.sym 101658 sys1.ca[10]
.sym 101659 sys1.ca[11]
.sym 101660 clk_$glb_clk
.sym 101661 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 101662 $PACKER_VCC_NET
.sym 101664 sys1.cdo[29]
.sym 101679 sys1.ca[4]
.sym 101681 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 101688 sys1.ca[10]
.sym 101690 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 101691 sys1.ca[10]
.sym 101694 sys1.ca[10]
.sym 101703 sys1.ca[3]
.sym 101707 sys1.ca[5]
.sym 101709 sys1.ca[7]
.sym 101710 sys1.ca[6]
.sym 101714 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 101717 sys1.ca[10]
.sym 101718 sys1.ca[9]
.sym 101720 sys1.ca[12]
.sym 101722 sys1.ca[2]
.sym 101723 $PACKER_VCC_NET
.sym 101726 sys1.ca[4]
.sym 101731 sys1.cdo[28]
.sym 101733 sys1.ca[8]
.sym 101734 sys1.ca[11]
.sym 101738 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 101739 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 101740 sys1.ca[11]
.sym 101751 sys1.ca[2]
.sym 101752 sys1.ca[3]
.sym 101753 sys1.ca[12]
.sym 101754 sys1.ca[4]
.sym 101755 sys1.ca[5]
.sym 101756 sys1.ca[6]
.sym 101757 sys1.ca[7]
.sym 101758 sys1.ca[8]
.sym 101759 sys1.ca[9]
.sym 101760 sys1.ca[10]
.sym 101761 sys1.ca[11]
.sym 101762 clk_$glb_clk
.sym 101763 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 101767 sys1.cdo[28]
.sym 101772 $PACKER_VCC_NET
.sym 101775 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 101789 sys1.ram0.ram_array.12.0.0_RDATA
.sym 101793 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 101799 sys1.cdo[24]
.sym 101800 ICE_LED4_SB_DFFESR_Q_D
.sym 101805 sys1.ca[7]
.sym 101806 sys1.ca[6]
.sym 101807 sys1.ca[5]
.sym 101809 sys1.ca[11]
.sym 101810 sys1.cdo[25]
.sym 101812 sys1.ca[2]
.sym 101817 sys1.ca[12]
.sym 101819 sys1.ca[8]
.sym 101820 sys1.ca[3]
.sym 101823 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 101825 sys1.ca[9]
.sym 101829 sys1.ca[10]
.sym 101831 sys1.ca[4]
.sym 101834 $PACKER_VCC_NET
.sym 101837 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 101840 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 101842 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 101853 sys1.ca[2]
.sym 101854 sys1.ca[3]
.sym 101855 sys1.ca[12]
.sym 101856 sys1.ca[4]
.sym 101857 sys1.ca[5]
.sym 101858 sys1.ca[6]
.sym 101859 sys1.ca[7]
.sym 101860 sys1.ca[8]
.sym 101861 sys1.ca[9]
.sym 101862 sys1.ca[10]
.sym 101863 sys1.ca[11]
.sym 101864 clk_$glb_clk
.sym 101865 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 101866 $PACKER_VCC_NET
.sym 101868 sys1.cdo[25]
.sym 101880 sys1.ca[6]
.sym 101881 sys1.ca[5]
.sym 101888 sys1.ca[3]
.sym 101889 sys1.ca[7]
.sym 101893 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 101896 sys1.cdo[10]
.sym 101898 EN_1V4_M4_SB_DFFESR_Q_D
.sym 101899 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 101901 sys1.ca[8]
.sym 101908 sys1.ca[12]
.sym 101909 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 101914 sys1.ca[4]
.sym 101915 sys1.ca[10]
.sym 101918 sys1.ca[9]
.sym 101920 sys1.ca[11]
.sym 101923 sys1.ca[5]
.sym 101926 sys1.ca[2]
.sym 101927 $PACKER_VCC_NET
.sym 101928 sys1.ca[6]
.sym 101929 sys1.ca[7]
.sym 101935 sys1.ca[8]
.sym 101937 sys1.cdo[24]
.sym 101938 sys1.ca[3]
.sym 101939 sys1.uart1.cntbit[0]
.sym 101940 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 101955 sys1.ca[2]
.sym 101956 sys1.ca[3]
.sym 101957 sys1.ca[12]
.sym 101958 sys1.ca[4]
.sym 101959 sys1.ca[5]
.sym 101960 sys1.ca[6]
.sym 101961 sys1.ca[7]
.sym 101962 sys1.ca[8]
.sym 101963 sys1.ca[9]
.sym 101964 sys1.ca[10]
.sym 101965 sys1.ca[11]
.sym 101966 clk_$glb_clk
.sym 101967 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 101971 sys1.cdo[24]
.sym 101976 $PACKER_VCC_NET
.sym 101990 sys1.uwrtx1
.sym 101992 sys1.ca[12]
.sym 102000 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 102002 ICE_LED4_SB_DFFESR_Q_D
.sym 102004 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 102012 sys1.ca[4]
.sym 102026 sys1.ca[2]
.sym 102027 sys1.ca[3]
.sym 102029 sys1.ca[11]
.sym 102030 sys1.ca[10]
.sym 102031 sys1.ca[5]
.sym 102032 sys1.cdo[25]
.sym 102033 sys1.ca[6]
.sym 102034 sys1.ca[7]
.sym 102036 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 102037 sys1.ca[12]
.sym 102038 $PACKER_VCC_NET
.sym 102039 sys1.ca[8]
.sym 102040 sys1.ca[9]
.sym 102043 sys1.cdo[31]
.sym 102057 sys1.ca[2]
.sym 102058 sys1.ca[3]
.sym 102059 sys1.ca[12]
.sym 102060 sys1.ca[4]
.sym 102061 sys1.ca[5]
.sym 102062 sys1.ca[6]
.sym 102063 sys1.ca[7]
.sym 102064 sys1.ca[8]
.sym 102065 sys1.ca[9]
.sym 102066 sys1.ca[10]
.sym 102067 sys1.ca[11]
.sym 102068 clk_$glb_clk
.sym 102069 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 102070 $PACKER_VCC_NET
.sym 102072 sys1.cdo[25]
.sym 102086 sys1.ca[4]
.sym 102087 sys1.uart1.cntbit[3]
.sym 102096 sys1.ca[10]
.sym 102098 sys1.ca[10]
.sym 102103 sys1.ca[8]
.sym 102105 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 102106 sys1.ca[10]
.sym 102111 sys1.ca[5]
.sym 102112 sys1.ca[10]
.sym 102117 sys1.ca[7]
.sym 102118 sys1.ca[6]
.sym 102123 sys1.ca[2]
.sym 102126 sys1.ca[3]
.sym 102128 sys1.ca[12]
.sym 102129 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 102131 $PACKER_VCC_NET
.sym 102134 sys1.cdo[24]
.sym 102135 sys1.ca[8]
.sym 102136 sys1.ca[11]
.sym 102138 sys1.ca[9]
.sym 102141 sys1.ca[4]
.sym 102159 sys1.ca[2]
.sym 102160 sys1.ca[3]
.sym 102161 sys1.ca[12]
.sym 102162 sys1.ca[4]
.sym 102163 sys1.ca[5]
.sym 102164 sys1.ca[6]
.sym 102165 sys1.ca[7]
.sym 102166 sys1.ca[8]
.sym 102167 sys1.ca[9]
.sym 102168 sys1.ca[10]
.sym 102169 sys1.ca[11]
.sym 102170 clk_$glb_clk
.sym 102171 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 102175 sys1.cdo[24]
.sym 102180 $PACKER_VCC_NET
.sym 102197 sys1.ram0.ram_array.15.0.0_RDATA
.sym 102200 sys1.cdo[24]
.sym 102214 sys1.ca[2]
.sym 102215 sys1.ca[5]
.sym 102219 sys1.ca[3]
.sym 102221 sys1.ca[6]
.sym 102223 sys1.cdo[31]
.sym 102224 sys1.ca[9]
.sym 102225 sys1.ca[12]
.sym 102228 sys1.ca[7]
.sym 102229 sys1.ca[11]
.sym 102231 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 102232 sys1.ca[4]
.sym 102233 $PACKER_VCC_NET
.sym 102236 sys1.ca[10]
.sym 102241 sys1.ca[8]
.sym 102261 sys1.ca[2]
.sym 102262 sys1.ca[3]
.sym 102263 sys1.ca[12]
.sym 102264 sys1.ca[4]
.sym 102265 sys1.ca[5]
.sym 102266 sys1.ca[6]
.sym 102267 sys1.ca[7]
.sym 102268 sys1.ca[8]
.sym 102269 sys1.ca[9]
.sym 102270 sys1.ca[10]
.sym 102271 sys1.ca[11]
.sym 102272 clk_$glb_clk
.sym 102273 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 102274 $PACKER_VCC_NET
.sym 102276 sys1.cdo[31]
.sym 102289 sys1.ca[5]
.sym 102295 sys1.ca[3]
.sym 102296 sys1.ca[7]
.sym 102297 sys1.ca[6]
.sym 102299 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 102301 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 102307 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 102316 sys1.ca[12]
.sym 102323 sys1.ca[10]
.sym 102326 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 102329 sys1.ca[4]
.sym 102332 sys1.cdo[30]
.sym 102333 sys1.ca[7]
.sym 102335 $PACKER_VCC_NET
.sym 102336 sys1.ca[6]
.sym 102337 sys1.ca[11]
.sym 102340 sys1.ca[5]
.sym 102342 sys1.ca[9]
.sym 102343 sys1.ca[2]
.sym 102345 sys1.ca[8]
.sym 102346 sys1.ca[3]
.sym 102347 M2_ON_OFF$SB_IO_OUT
.sym 102354 EN_1V4_M4$SB_IO_OUT
.sym 102363 sys1.ca[2]
.sym 102364 sys1.ca[3]
.sym 102365 sys1.ca[12]
.sym 102366 sys1.ca[4]
.sym 102367 sys1.ca[5]
.sym 102368 sys1.ca[6]
.sym 102369 sys1.ca[7]
.sym 102370 sys1.ca[8]
.sym 102371 sys1.ca[9]
.sym 102372 sys1.ca[10]
.sym 102373 sys1.ca[11]
.sym 102374 clk_$glb_clk
.sym 102375 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 102379 sys1.cdo[30]
.sym 102384 $PACKER_VCC_NET
.sym 102405 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 102409 sys1.ca[2]
.sym 102412 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 102418 sys1.ca[4]
.sym 102422 sys1.cdo[31]
.sym 102424 sys1.ca[8]
.sym 102433 sys1.ca[11]
.sym 102434 sys1.ca[2]
.sym 102435 sys1.ca[9]
.sym 102437 sys1.ca[5]
.sym 102439 sys1.ca[3]
.sym 102440 sys1.ca[10]
.sym 102441 sys1.ca[6]
.sym 102444 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 102445 sys1.ca[12]
.sym 102446 $PACKER_VCC_NET
.sym 102448 sys1.ca[7]
.sym 102451 sys1.cpu.regs[12][30]
.sym 102465 sys1.ca[2]
.sym 102466 sys1.ca[3]
.sym 102467 sys1.ca[12]
.sym 102468 sys1.ca[4]
.sym 102469 sys1.ca[5]
.sym 102470 sys1.ca[6]
.sym 102471 sys1.ca[7]
.sym 102472 sys1.ca[8]
.sym 102473 sys1.ca[9]
.sym 102474 sys1.ca[10]
.sym 102475 sys1.ca[11]
.sym 102476 clk_$glb_clk
.sym 102477 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 102478 $PACKER_VCC_NET
.sym 102480 sys1.cdo[31]
.sym 102492 sys1.ca[4]
.sym 102504 sys1.ca[10]
.sym 102506 sys1.ca[10]
.sym 102511 sys1.ca[10]
.sym 102514 sys1.cdo[10]
.sym 102521 sys1.ca[7]
.sym 102522 sys1.ca[8]
.sym 102523 $PACKER_VCC_NET
.sym 102528 sys1.ca[5]
.sym 102529 sys1.cdo[30]
.sym 102530 sys1.ca[11]
.sym 102531 sys1.ca[6]
.sym 102532 sys1.ca[9]
.sym 102534 sys1.ca[3]
.sym 102536 sys1.ca[10]
.sym 102540 sys1.ca[4]
.sym 102545 sys1.ca[12]
.sym 102546 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 102547 sys1.ca[2]
.sym 102567 sys1.ca[2]
.sym 102568 sys1.ca[3]
.sym 102569 sys1.ca[12]
.sym 102570 sys1.ca[4]
.sym 102571 sys1.ca[5]
.sym 102572 sys1.ca[6]
.sym 102573 sys1.ca[7]
.sym 102574 sys1.ca[8]
.sym 102575 sys1.ca[9]
.sym 102576 sys1.ca[10]
.sym 102577 sys1.ca[11]
.sym 102578 clk_$glb_clk
.sym 102579 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 102583 sys1.cdo[30]
.sym 102588 $PACKER_VCC_NET
.sym 102595 sys1.cdo[30]
.sym 102596 sys1.ca[8]
.sym 102598 sys1.ca[11]
.sym 102603 sys1.ram0.ram_array.15.1.0_RDATA_1
.sym 102604 sys1.cpu.regs[12][30]
.sym 102609 sys1.cdo[26]
.sym 102612 sys1.ca[9]
.sym 102621 sys1.ca[11]
.sym 102624 sys1.ca[12]
.sym 102625 sys1.ca[5]
.sym 102626 sys1.cdo[27]
.sym 102631 sys1.ca[6]
.sym 102632 sys1.ca[7]
.sym 102634 sys1.ca[3]
.sym 102638 sys1.ca[2]
.sym 102639 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 102640 sys1.ca[8]
.sym 102644 sys1.ca[10]
.sym 102645 sys1.ca[4]
.sym 102648 sys1.ca[9]
.sym 102650 $PACKER_VCC_NET
.sym 102669 sys1.ca[2]
.sym 102670 sys1.ca[3]
.sym 102671 sys1.ca[12]
.sym 102672 sys1.ca[4]
.sym 102673 sys1.ca[5]
.sym 102674 sys1.ca[6]
.sym 102675 sys1.ca[7]
.sym 102676 sys1.ca[8]
.sym 102677 sys1.ca[9]
.sym 102678 sys1.ca[10]
.sym 102679 sys1.ca[11]
.sym 102680 clk_$glb_clk
.sym 102681 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 102682 $PACKER_VCC_NET
.sym 102684 sys1.cdo[27]
.sym 102697 sys1.ca[6]
.sym 102698 sys1.ca[7]
.sym 102701 sys1.ca[5]
.sym 102702 sys1.ca[3]
.sym 102710 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 102716 sys1.cdo[10]
.sym 102718 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 102725 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 102728 sys1.ca[4]
.sym 102731 sys1.ca[10]
.sym 102733 sys1.ca[12]
.sym 102741 sys1.ca[11]
.sym 102743 $PACKER_VCC_NET
.sym 102744 sys1.ca[2]
.sym 102745 sys1.ca[7]
.sym 102747 sys1.cdo[26]
.sym 102749 sys1.ca[6]
.sym 102750 sys1.ca[9]
.sym 102752 sys1.ca[3]
.sym 102753 sys1.ca[8]
.sym 102754 sys1.ca[5]
.sym 102771 sys1.ca[2]
.sym 102772 sys1.ca[3]
.sym 102773 sys1.ca[12]
.sym 102774 sys1.ca[4]
.sym 102775 sys1.ca[5]
.sym 102776 sys1.ca[6]
.sym 102777 sys1.ca[7]
.sym 102778 sys1.ca[8]
.sym 102779 sys1.ca[9]
.sym 102780 sys1.ca[10]
.sym 102781 sys1.ca[11]
.sym 102782 clk_$glb_clk
.sym 102783 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 102787 sys1.cdo[26]
.sym 102792 $PACKER_VCC_NET
.sym 102799 sys1.ca[12]
.sym 102809 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 102810 sys1.ca[2]
.sym 102812 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 102816 sys1.ca[2]
.sym 102818 sys1.cdo[27]
.sym 102820 sys1.ca[11]
.sym 102828 sys1.cdo[27]
.sym 102830 sys1.ca[8]
.sym 102833 sys1.ca[4]
.sym 102839 sys1.ca[2]
.sym 102840 sys1.ca[11]
.sym 102841 sys1.ca[3]
.sym 102842 sys1.ca[12]
.sym 102843 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 102845 sys1.ca[5]
.sym 102846 sys1.ca[10]
.sym 102848 sys1.ca[6]
.sym 102850 sys1.ca[9]
.sym 102852 sys1.ca[7]
.sym 102854 $PACKER_VCC_NET
.sym 102873 sys1.ca[2]
.sym 102874 sys1.ca[3]
.sym 102875 sys1.ca[12]
.sym 102876 sys1.ca[4]
.sym 102877 sys1.ca[5]
.sym 102878 sys1.ca[6]
.sym 102879 sys1.ca[7]
.sym 102880 sys1.ca[8]
.sym 102881 sys1.ca[9]
.sym 102882 sys1.ca[10]
.sym 102883 sys1.ca[11]
.sym 102884 clk_$glb_clk
.sym 102885 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 102886 $PACKER_VCC_NET
.sym 102888 sys1.cdo[27]
.sym 102912 sys1.ca[10]
.sym 102918 sys1.ca[10]
.sym 102933 sys1.ca[7]
.sym 102935 sys1.ca[10]
.sym 102939 sys1.ca[6]
.sym 102940 sys1.ca[3]
.sym 102942 sys1.ca[5]
.sym 102945 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 102948 sys1.ca[2]
.sym 102950 sys1.ca[4]
.sym 102951 sys1.cdo[26]
.sym 102952 sys1.ca[9]
.sym 102953 sys1.ca[12]
.sym 102955 sys1.ca[8]
.sym 102956 $PACKER_VCC_NET
.sym 102958 sys1.ca[11]
.sym 102962 sys1.ca[5]
.sym 102975 sys1.ca[2]
.sym 102976 sys1.ca[3]
.sym 102977 sys1.ca[12]
.sym 102978 sys1.ca[4]
.sym 102979 sys1.ca[5]
.sym 102980 sys1.ca[6]
.sym 102981 sys1.ca[7]
.sym 102982 sys1.ca[8]
.sym 102983 sys1.ca[9]
.sym 102984 sys1.ca[10]
.sym 102985 sys1.ca[11]
.sym 102986 clk_$glb_clk
.sym 102987 sys1.owr_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 102991 sys1.cdo[26]
.sym 102996 $PACKER_VCC_NET
.sym 103017 sys1.cdo[26]
.sym 103018 sys1.ca[9]
.sym 103029 sys1.ca[5]
.sym 103030 sys1.ca[12]
.sym 103031 sys1.ca[3]
.sym 103033 sys1.ca[11]
.sym 103036 sys1.ca[6]
.sym 103040 sys1.ca[7]
.sym 103041 sys1.ca[8]
.sym 103042 $PACKER_VCC_NET
.sym 103046 sys1.cdo[13]
.sym 103047 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 103050 sys1.ca[10]
.sym 103055 sys1.ca[4]
.sym 103058 sys1.ca[9]
.sym 103059 sys1.ca[2]
.sym 103077 sys1.ca[2]
.sym 103078 sys1.ca[3]
.sym 103079 sys1.ca[12]
.sym 103080 sys1.ca[4]
.sym 103081 sys1.ca[5]
.sym 103082 sys1.ca[6]
.sym 103083 sys1.ca[7]
.sym 103084 sys1.ca[8]
.sym 103085 sys1.ca[9]
.sym 103086 sys1.ca[10]
.sym 103087 sys1.ca[11]
.sym 103088 clk_$glb_clk
.sym 103089 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 103090 $PACKER_VCC_NET
.sym 103092 sys1.cdo[13]
.sym 103107 sys1.ca[3]
.sym 103113 sys1.ca[5]
.sym 103118 sys1.ca[8]
.sym 103123 sys1.ca[8]
.sym 103132 sys1.ca[6]
.sym 103138 sys1.ca[4]
.sym 103141 sys1.ca[12]
.sym 103142 sys1.ca[5]
.sym 103144 $PACKER_VCC_NET
.sym 103146 sys1.ca[9]
.sym 103147 sys1.ca[11]
.sym 103148 sys1.ca[8]
.sym 103150 sys1.ca[10]
.sym 103153 sys1.ca[3]
.sym 103155 sys1.ca[2]
.sym 103156 sys1.ca[7]
.sym 103158 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 103159 sys1.cdo[12]
.sym 103179 sys1.ca[2]
.sym 103180 sys1.ca[3]
.sym 103181 sys1.ca[12]
.sym 103182 sys1.ca[4]
.sym 103183 sys1.ca[5]
.sym 103184 sys1.ca[6]
.sym 103185 sys1.ca[7]
.sym 103186 sys1.ca[8]
.sym 103187 sys1.ca[9]
.sym 103188 sys1.ca[10]
.sym 103189 sys1.ca[11]
.sym 103190 clk_$glb_clk
.sym 103191 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 103195 sys1.cdo[12]
.sym 103200 $PACKER_VCC_NET
.sym 103207 sys1.ca[12]
.sym 103217 sys1.ram0.ram_array.6.1.0_RDATA
.sym 103218 sys1.ca[2]
.sym 103219 sys1.ca[2]
.sym 103221 sys1.ca[2]
.sym 103222 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 103225 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 103227 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 103237 $PACKER_VCC_NET
.sym 103241 sys1.ca[2]
.sym 103243 sys1.ca[4]
.sym 103248 sys1.ca[11]
.sym 103249 sys1.ca[5]
.sym 103250 sys1.ca[6]
.sym 103251 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 103252 sys1.cdo[13]
.sym 103253 sys1.ca[7]
.sym 103256 sys1.ca[12]
.sym 103260 sys1.ca[3]
.sym 103261 sys1.ca[8]
.sym 103262 sys1.ca[9]
.sym 103263 sys1.ca[10]
.sym 103281 sys1.ca[2]
.sym 103282 sys1.ca[3]
.sym 103283 sys1.ca[12]
.sym 103284 sys1.ca[4]
.sym 103285 sys1.ca[5]
.sym 103286 sys1.ca[6]
.sym 103287 sys1.ca[7]
.sym 103288 sys1.ca[8]
.sym 103289 sys1.ca[9]
.sym 103290 sys1.ca[10]
.sym 103291 sys1.ca[11]
.sym 103292 clk_$glb_clk
.sym 103293 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 103294 $PACKER_VCC_NET
.sym 103296 sys1.cdo[13]
.sym 103321 sys1.ram0.ram_array.4.1.0_WCLKE
.sym 103326 sys1.ca[10]
.sym 103329 sys1.ca[10]
.sym 103335 sys1.ca[11]
.sym 103340 sys1.ca[6]
.sym 103341 sys1.ca[3]
.sym 103344 sys1.ca[7]
.sym 103345 sys1.ca[8]
.sym 103346 sys1.ram0.ram_array.4.1.0_WCLKE
.sym 103348 sys1.ca[5]
.sym 103349 sys1.cdo[12]
.sym 103350 sys1.ca[9]
.sym 103354 sys1.ca[10]
.sym 103356 sys1.ca[2]
.sym 103359 sys1.ca[4]
.sym 103361 sys1.ca[12]
.sym 103364 $PACKER_VCC_NET
.sym 103383 sys1.ca[2]
.sym 103384 sys1.ca[3]
.sym 103385 sys1.ca[12]
.sym 103386 sys1.ca[4]
.sym 103387 sys1.ca[5]
.sym 103388 sys1.ca[6]
.sym 103389 sys1.ca[7]
.sym 103390 sys1.ca[8]
.sym 103391 sys1.ca[9]
.sym 103392 sys1.ca[10]
.sym 103393 sys1.ca[11]
.sym 103394 clk_$glb_clk
.sym 103395 sys1.ram0.ram_array.4.1.0_WCLKE
.sym 103399 sys1.cdo[12]
.sym 103404 $PACKER_VCC_NET
.sym 103411 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 103419 sys1.ca[11]
.sym 103437 sys1.ca[11]
.sym 103438 sys1.ca[8]
.sym 103439 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 103441 sys1.ca[7]
.sym 103445 sys1.ca[2]
.sym 103448 sys1.ca[3]
.sym 103449 sys1.cdo[15]
.sym 103450 sys1.ca[5]
.sym 103451 sys1.ca[12]
.sym 103453 sys1.ca[9]
.sym 103454 sys1.ca[6]
.sym 103458 sys1.ca[4]
.sym 103466 $PACKER_VCC_NET
.sym 103467 sys1.ca[10]
.sym 103485 sys1.ca[2]
.sym 103486 sys1.ca[3]
.sym 103487 sys1.ca[12]
.sym 103488 sys1.ca[4]
.sym 103489 sys1.ca[5]
.sym 103490 sys1.ca[6]
.sym 103491 sys1.ca[7]
.sym 103492 sys1.ca[8]
.sym 103493 sys1.ca[9]
.sym 103494 sys1.ca[10]
.sym 103495 sys1.ca[11]
.sym 103496 clk_$glb_clk
.sym 103497 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 103498 $PACKER_VCC_NET
.sym 103500 sys1.cdo[15]
.sym 103524 sys1.ca[8]
.sym 103542 sys1.ca[12]
.sym 103543 $PACKER_VCC_NET
.sym 103547 sys1.ca[4]
.sym 103550 sys1.ram0.ram_array.4.1.0_WCLKE
.sym 103552 sys1.ca[9]
.sym 103553 sys1.ca[6]
.sym 103555 sys1.ca[7]
.sym 103558 sys1.ca[10]
.sym 103559 sys1.ca[3]
.sym 103560 sys1.ca[8]
.sym 103562 sys1.cdo[14]
.sym 103563 sys1.ca[2]
.sym 103564 sys1.ca[11]
.sym 103568 sys1.ca[5]
.sym 103572 sys1.spi1.bitcnt[4]
.sym 103574 sys1.spi1.bitcnt[0]
.sym 103575 sys1.spi1.bitcnt[3]
.sym 103587 sys1.ca[2]
.sym 103588 sys1.ca[3]
.sym 103589 sys1.ca[12]
.sym 103590 sys1.ca[4]
.sym 103591 sys1.ca[5]
.sym 103592 sys1.ca[6]
.sym 103593 sys1.ca[7]
.sym 103594 sys1.ca[8]
.sym 103595 sys1.ca[9]
.sym 103596 sys1.ca[10]
.sym 103597 sys1.ca[11]
.sym 103598 clk_$glb_clk
.sym 103599 sys1.ram0.ram_array.4.1.0_WCLKE
.sym 103603 sys1.cdo[14]
.sym 103608 $PACKER_VCC_NET
.sym 103626 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 103627 sys1.ca[2]
.sym 103629 sys1.ca[2]
.sym 103632 sys1.wr_LORA
.sym 103633 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 103634 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 103635 sys1.ca[2]
.sym 103636 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 103642 sys1.ca[6]
.sym 103643 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 103645 sys1.ca[11]
.sym 103646 sys1.ca[2]
.sym 103649 sys1.ca[8]
.sym 103651 sys1.ca[4]
.sym 103652 sys1.ca[9]
.sym 103654 $PACKER_VCC_NET
.sym 103657 sys1.ca[5]
.sym 103660 sys1.ca[12]
.sym 103666 sys1.ca[3]
.sym 103669 sys1.cdo[15]
.sym 103670 sys1.ca[7]
.sym 103671 sys1.ca[10]
.sym 103674 sys1.spi1.bitcnt_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 103675 sys1.spi1.bitcnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 103676 sys1.spi1.bitcnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 103677 sys1.spi1.bitcnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 103678 sys1.spi1.bitcnt[5]
.sym 103679 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 103680 sys1.spi1.bitcnt[2]
.sym 103689 sys1.ca[2]
.sym 103690 sys1.ca[3]
.sym 103691 sys1.ca[12]
.sym 103692 sys1.ca[4]
.sym 103693 sys1.ca[5]
.sym 103694 sys1.ca[6]
.sym 103695 sys1.ca[7]
.sym 103696 sys1.ca[8]
.sym 103697 sys1.ca[9]
.sym 103698 sys1.ca[10]
.sym 103699 sys1.ca[11]
.sym 103700 clk_$glb_clk
.sym 103701 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 103702 $PACKER_VCC_NET
.sym 103704 sys1.cdo[15]
.sym 103715 sys1.control_LORA[3]
.sym 103729 sys1.ram0.ram_array.4.1.0_WCLKE
.sym 103730 sys1.control_LORA[4]
.sym 103733 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 103734 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 103735 sys1.ca[10]
.sym 103737 sys1.ca[10]
.sym 103743 sys1.ca[7]
.sym 103744 sys1.ca[6]
.sym 103747 sys1.ca[3]
.sym 103750 sys1.cdo[14]
.sym 103752 sys1.ca[11]
.sym 103754 sys1.ca[9]
.sym 103756 sys1.ca[5]
.sym 103761 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 103762 sys1.ca[10]
.sym 103763 $PACKER_VCC_NET
.sym 103764 sys1.ca[8]
.sym 103767 sys1.ca[2]
.sym 103771 sys1.ca[4]
.sym 103773 sys1.ca[12]
.sym 103776 sys1.spi1.bitcnt[1]
.sym 103779 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 103791 sys1.ca[2]
.sym 103792 sys1.ca[3]
.sym 103793 sys1.ca[12]
.sym 103794 sys1.ca[4]
.sym 103795 sys1.ca[5]
.sym 103796 sys1.ca[6]
.sym 103797 sys1.ca[7]
.sym 103798 sys1.ca[8]
.sym 103799 sys1.ca[9]
.sym 103800 sys1.ca[10]
.sym 103801 sys1.ca[11]
.sym 103802 clk_$glb_clk
.sym 103803 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 103807 sys1.cdo[14]
.sym 103812 $PACKER_VCC_NET
.sym 103822 sys1.control_LORA[5]
.sym 103826 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 103827 sys1.wr_LORA
.sym 103834 sys1.cdo[9]
.sym 103839 sys1.cdo[9]
.sym 103845 sys1.ca[5]
.sym 103846 sys1.ca[8]
.sym 103847 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 103848 sys1.ca[12]
.sym 103849 $PACKER_VCC_NET
.sym 103854 sys1.ca[3]
.sym 103857 sys1.cdo[9]
.sym 103858 sys1.ca[7]
.sym 103864 sys1.ca[2]
.sym 103865 sys1.ca[11]
.sym 103866 sys1.ca[4]
.sym 103867 sys1.ca[9]
.sym 103873 sys1.ca[6]
.sym 103875 sys1.ca[10]
.sym 103893 sys1.ca[2]
.sym 103894 sys1.ca[3]
.sym 103895 sys1.ca[12]
.sym 103896 sys1.ca[4]
.sym 103897 sys1.ca[5]
.sym 103898 sys1.ca[6]
.sym 103899 sys1.ca[7]
.sym 103900 sys1.ca[8]
.sym 103901 sys1.ca[9]
.sym 103902 sys1.ca[10]
.sym 103903 sys1.ca[11]
.sym 103904 clk_$glb_clk
.sym 103905 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 103906 $PACKER_VCC_NET
.sym 103908 sys1.cdo[9]
.sym 103924 sys1.spi1.sin
.sym 103932 sys1.ca[8]
.sym 103934 sys1.cdo[11]
.sym 103939 sys1.ca[8]
.sym 103948 sys1.ca[6]
.sym 103950 sys1.ca[12]
.sym 103953 sys1.ca[9]
.sym 103955 sys1.ca[4]
.sym 103958 sys1.ram0.ram_array.4.1.0_WCLKE
.sym 103960 $PACKER_VCC_NET
.sym 103961 sys1.cdo[8]
.sym 103963 sys1.ca[3]
.sym 103964 sys1.ca[10]
.sym 103967 sys1.ca[5]
.sym 103969 sys1.ca[7]
.sym 103971 sys1.ca[2]
.sym 103972 sys1.ca[11]
.sym 103975 sys1.ca[8]
.sym 103995 sys1.ca[2]
.sym 103996 sys1.ca[3]
.sym 103997 sys1.ca[12]
.sym 103998 sys1.ca[4]
.sym 103999 sys1.ca[5]
.sym 104000 sys1.ca[6]
.sym 104001 sys1.ca[7]
.sym 104002 sys1.ca[8]
.sym 104003 sys1.ca[9]
.sym 104004 sys1.ca[10]
.sym 104005 sys1.ca[11]
.sym 104006 clk_$glb_clk
.sym 104007 sys1.ram0.ram_array.4.1.0_WCLKE
.sym 104011 sys1.cdo[8]
.sym 104016 $PACKER_VCC_NET
.sym 104029 sys1.cdo[8]
.sym 104035 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 104036 sys1.ca[2]
.sym 104037 sys1.ca[2]
.sym 104040 sys1.ca[2]
.sym 104042 sys1.ca[2]
.sym 104050 sys1.ca[4]
.sym 104052 sys1.ca[2]
.sym 104053 sys1.ca[11]
.sym 104060 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 104061 sys1.ca[6]
.sym 104062 $PACKER_VCC_NET
.sym 104068 sys1.cdo[9]
.sym 104069 sys1.ca[7]
.sym 104070 sys1.ca[8]
.sym 104071 sys1.ca[9]
.sym 104074 sys1.ca[5]
.sym 104077 sys1.ca[10]
.sym 104078 sys1.ca[3]
.sym 104079 sys1.ca[12]
.sym 104097 sys1.ca[2]
.sym 104098 sys1.ca[3]
.sym 104099 sys1.ca[12]
.sym 104100 sys1.ca[4]
.sym 104101 sys1.ca[5]
.sym 104102 sys1.ca[6]
.sym 104103 sys1.ca[7]
.sym 104104 sys1.ca[8]
.sym 104105 sys1.ca[9]
.sym 104106 sys1.ca[10]
.sym 104107 sys1.ca[11]
.sym 104108 clk_$glb_clk
.sym 104109 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 104110 $PACKER_VCC_NET
.sym 104112 sys1.cdo[9]
.sym 104136 sys1.cdo[11]
.sym 104137 sys1.ram0.ram_array.4.1.0_WCLKE
.sym 104142 sys1.cdo[10]
.sym 104143 sys1.ca[10]
.sym 104145 sys1.ca[10]
.sym 104151 sys1.ca[3]
.sym 104155 sys1.ca[5]
.sym 104157 sys1.ca[7]
.sym 104158 sys1.ca[6]
.sym 104159 sys1.cdo[8]
.sym 104160 sys1.ca[11]
.sym 104164 sys1.ca[9]
.sym 104168 sys1.ca[8]
.sym 104170 sys1.ca[10]
.sym 104171 $PACKER_VCC_NET
.sym 104175 sys1.ca[2]
.sym 104177 sys1.ca[12]
.sym 104178 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 104179 sys1.ca[4]
.sym 104189 sys1.ca[5]
.sym 104199 sys1.ca[2]
.sym 104200 sys1.ca[3]
.sym 104201 sys1.ca[12]
.sym 104202 sys1.ca[4]
.sym 104203 sys1.ca[5]
.sym 104204 sys1.ca[6]
.sym 104205 sys1.ca[7]
.sym 104206 sys1.ca[8]
.sym 104207 sys1.ca[9]
.sym 104208 sys1.ca[10]
.sym 104209 sys1.ca[11]
.sym 104210 clk_$glb_clk
.sym 104211 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 104215 sys1.cdo[8]
.sym 104220 $PACKER_VCC_NET
.sym 104223 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 104225 sys1.cdo[8]
.sym 104253 sys1.ca[3]
.sym 104257 sys1.ca[9]
.sym 104260 sys1.ca[12]
.sym 104263 sys1.ca[2]
.sym 104264 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 104266 $PACKER_VCC_NET
.sym 104267 sys1.ca[8]
.sym 104268 sys1.ca[5]
.sym 104270 sys1.ca[4]
.sym 104273 sys1.ca[11]
.sym 104274 sys1.cdo[11]
.sym 104279 sys1.ca[6]
.sym 104281 sys1.ca[10]
.sym 104282 sys1.ca[7]
.sym 104301 sys1.ca[2]
.sym 104302 sys1.ca[3]
.sym 104303 sys1.ca[12]
.sym 104304 sys1.ca[4]
.sym 104305 sys1.ca[5]
.sym 104306 sys1.ca[6]
.sym 104307 sys1.ca[7]
.sym 104308 sys1.ca[8]
.sym 104309 sys1.ca[9]
.sym 104310 sys1.ca[10]
.sym 104311 sys1.ca[11]
.sym 104312 clk_$glb_clk
.sym 104313 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 104314 $PACKER_VCC_NET
.sym 104316 sys1.cdo[11]
.sym 104327 LORA_SCK$SB_IO_OUT
.sym 104338 sys1.ca[5]
.sym 104342 sys1.cdo[11]
.sym 104344 sys1.cdo[10]
.sym 104347 sys1.ca[8]
.sym 104359 $PACKER_VCC_NET
.sym 104361 sys1.ca[5]
.sym 104362 sys1.ca[6]
.sym 104365 sys1.ca[12]
.sym 104366 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 104367 sys1.ca[4]
.sym 104368 sys1.ca[7]
.sym 104369 sys1.cdo[10]
.sym 104371 sys1.ca[11]
.sym 104374 sys1.ca[10]
.sym 104375 sys1.ca[9]
.sym 104378 sys1.ca[2]
.sym 104383 sys1.ca[8]
.sym 104384 sys1.ca[3]
.sym 104403 sys1.ca[2]
.sym 104404 sys1.ca[3]
.sym 104405 sys1.ca[12]
.sym 104406 sys1.ca[4]
.sym 104407 sys1.ca[5]
.sym 104408 sys1.ca[6]
.sym 104409 sys1.ca[7]
.sym 104410 sys1.ca[8]
.sym 104411 sys1.ca[9]
.sym 104412 sys1.ca[10]
.sym 104413 sys1.ca[11]
.sym 104414 clk_$glb_clk
.sym 104415 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 104419 sys1.cdo[10]
.sym 104424 $PACKER_VCC_NET
.sym 104435 $PACKER_VCC_NET
.sym 104444 sys1.ca[2]
.sym 104462 sys1.ca[4]
.sym 104465 sys1.ca[6]
.sym 104467 sys1.ca[2]
.sym 104470 sys1.ca[11]
.sym 104473 sys1.ca[3]
.sym 104475 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 104477 $PACKER_VCC_NET
.sym 104478 sys1.ca[12]
.sym 104480 sys1.cdo[11]
.sym 104482 sys1.ca[5]
.sym 104484 sys1.ca[9]
.sym 104485 sys1.ca[8]
.sym 104486 sys1.ca[7]
.sym 104487 sys1.ca[10]
.sym 104505 sys1.ca[2]
.sym 104506 sys1.ca[3]
.sym 104507 sys1.ca[12]
.sym 104508 sys1.ca[4]
.sym 104509 sys1.ca[5]
.sym 104510 sys1.ca[6]
.sym 104511 sys1.ca[7]
.sym 104512 sys1.ca[8]
.sym 104513 sys1.ca[9]
.sym 104514 sys1.ca[10]
.sym 104515 sys1.ca[11]
.sym 104516 clk_$glb_clk
.sym 104517 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 104518 $PACKER_VCC_NET
.sym 104520 sys1.cdo[11]
.sym 104543 sys1.ca[8]
.sym 104545 sys1.ram0.ram_array.4.1.0_WCLKE
.sym 104553 sys1.ca[10]
.sym 104559 sys1.ca[11]
.sym 104560 sys1.ca[8]
.sym 104561 sys1.ca[7]
.sym 104563 sys1.ca[5]
.sym 104564 sys1.ca[6]
.sym 104565 sys1.ca[9]
.sym 104570 sys1.ram0.ram_array.4.1.0_WCLKE
.sym 104571 sys1.cdo[10]
.sym 104572 sys1.ca[3]
.sym 104576 sys1.ca[4]
.sym 104578 sys1.ca[10]
.sym 104579 $PACKER_VCC_NET
.sym 104582 sys1.ca[2]
.sym 104583 sys1.ca[12]
.sym 104603 sys1.ca[2]
.sym 104604 sys1.ca[3]
.sym 104605 sys1.ca[12]
.sym 104606 sys1.ca[4]
.sym 104607 sys1.ca[5]
.sym 104608 sys1.ca[6]
.sym 104609 sys1.ca[7]
.sym 104610 sys1.ca[8]
.sym 104611 sys1.ca[9]
.sym 104612 sys1.ca[10]
.sym 104613 sys1.ca[11]
.sym 104614 clk_$glb_clk
.sym 104615 sys1.ram0.ram_array.4.1.0_WCLKE
.sym 104619 sys1.cdo[10]
.sym 104624 $PACKER_VCC_NET
.sym 104732 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 104742 M2_ON_OFF$SB_IO_OUT
.sym 104745 sys1.cdo[10]
.sym 104751 sys1.ca[2]
.sym 105011 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 105013 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 105019 EN_1V4_M4_SB_DFFESR_Q_D
.sym 105041 sys1.uart1.divtx[0]
.sym 105058 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 105066 sys1.uart1.thr[3]
.sym 105068 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 105069 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 105070 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 105076 sys1.uwrtx1
.sym 105077 sys1.uart1.thr[4]
.sym 105080 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105083 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 105084 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105085 sys1.uart1.thr[3]
.sym 105089 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 105100 sys1.uart1.thr[4]
.sym 105101 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105102 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 105108 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 105128 sys1.uwrtx1
.sym 105129 clk_$glb_clk
.sym 105130 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 105159 sys1.uwrtx1
.sym 105162 sys1.uwrtx1
.sym 105166 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105180 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105182 sys1.uart1.divtx[0]
.sym 105192 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 105197 sys1.uart1.divider[0]
.sym 105218 sys1.uart1.divtx[0]
.sym 105219 sys1.uart1.divider[0]
.sym 105220 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105252 clk_$glb_clk
.sym 105253 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 105258 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 105295 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105297 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 105310 sys1.ca[11]
.sym 105319 sys1.uwrtx1
.sym 105347 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105354 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105355 sys1.uwrtx1
.sym 105359 sys1.ca[11]
.sym 105374 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 105375 clk_$glb_clk
.sym 105388 ICE_LED4_SB_DFFESR_Q_D
.sym 105393 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFE_Q_E
.sym 105420 sys1.uwrtx1
.sym 105421 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105427 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 105429 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105445 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 105451 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 105453 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105469 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105470 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 105472 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 105482 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 105484 sys1.uwrtx1
.sym 105498 clk_$glb_clk
.sym 105512 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105541 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105556 sys1.uart1.cntbit[3]
.sym 105565 sys1.uart1.cntbit[0]
.sym 105571 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105574 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105575 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105577 sys1.uart1.cntbit[0]
.sym 105580 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 105582 sys1.uart1.cntbit[0]
.sym 105583 sys1.uart1.cntbit[3]
.sym 105621 clk_$glb_clk
.sym 105633 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 105677 sys1.cdo[31]
.sym 105709 sys1.cdo[31]
.sym 106019 sys1.owr[0]
.sym 106022 EN_1V4_M4$SB_IO_OUT
.sym 106027 sys1.cpu.regsD[30]
.sym 106035 sys1.owr[0]
.sym 106054 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 106064 EN_1V4_M4_SB_DFFESR_Q_D
.sym 106069 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 106109 EN_1V4_M4_SB_DFFESR_Q_D
.sym 106112 sys1.owr[0]
.sym 106113 clk_$glb_clk
.sym 106114 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_$glb_sr
.sym 106187 sys1.cpu.regsD[30]
.sym 106203 sys1.cpu.regsD[30]
.sym 106235 sys1.cpu.regs[12]_SB_DFFE_Q_E_$glb_ce
.sym 106236 clk_$glb_clk
.sym 106249 sys1.cdo[10]
.sym 106779 sys1.ca[5]
.sym 106824 sys1.ca[5]
.sym 106872 sys1.ca[11]
.sym 106987 sys1.cdo[11]
.sym 107109 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 107512 sys1.spi1.bitcnt[0]
.sym 107514 sys1.control_LORA[3]
.sym 107520 sys1.spi1.bitcnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 107521 sys1.spi1.bitcnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 107531 sys1.wr_LORA
.sym 107535 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 107536 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 107540 sys1.control_LORA[4]
.sym 107548 sys1.spi1.bitcnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 107549 sys1.control_LORA[4]
.sym 107551 sys1.wr_LORA
.sym 107560 sys1.spi1.bitcnt[0]
.sym 107561 sys1.wr_LORA
.sym 107562 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 107566 sys1.spi1.bitcnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 107567 sys1.control_LORA[3]
.sym 107568 sys1.wr_LORA
.sym 107588 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 107589 clk_$glb_clk
.sym 107617 sys1.wr_LORA
.sym 107618 sys1.spi1.bitcnt[0]
.sym 107633 sys1.spi1.bitcnt[1]
.sym 107634 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 107635 sys1.wr_LORA
.sym 107637 sys1.wr_LORA
.sym 107641 sys1.spi1.bitcnt[4]
.sym 107642 sys1.spi1.bitcnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 107643 sys1.spi1.bitcnt[0]
.sym 107644 sys1.spi1.bitcnt[3]
.sym 107645 sys1.spi1.bitcnt[5]
.sym 107646 sys1.control_LORA[5]
.sym 107649 $PACKER_VCC_NET
.sym 107650 sys1.control_LORA[2]
.sym 107653 sys1.spi1.bitcnt[5]
.sym 107657 $PACKER_VCC_NET
.sym 107663 sys1.spi1.bitcnt[2]
.sym 107664 $nextpnr_ICESTORM_LC_34$O
.sym 107667 sys1.spi1.bitcnt[0]
.sym 107670 sys1.spi1.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 107672 $PACKER_VCC_NET
.sym 107673 sys1.spi1.bitcnt[1]
.sym 107674 sys1.spi1.bitcnt[0]
.sym 107676 sys1.spi1.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 107678 $PACKER_VCC_NET
.sym 107679 sys1.spi1.bitcnt[2]
.sym 107680 sys1.spi1.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 107682 sys1.spi1.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 107684 $PACKER_VCC_NET
.sym 107685 sys1.spi1.bitcnt[3]
.sym 107686 sys1.spi1.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 107688 sys1.spi1.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 107690 $PACKER_VCC_NET
.sym 107691 sys1.spi1.bitcnt[4]
.sym 107692 sys1.spi1.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 107695 sys1.control_LORA[5]
.sym 107696 sys1.spi1.bitcnt[5]
.sym 107697 sys1.wr_LORA
.sym 107698 sys1.spi1.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 107701 sys1.spi1.bitcnt[4]
.sym 107702 sys1.spi1.bitcnt[5]
.sym 107703 sys1.spi1.bitcnt[2]
.sym 107704 sys1.spi1.bitcnt[3]
.sym 107707 sys1.wr_LORA
.sym 107708 sys1.control_LORA[2]
.sym 107709 sys1.spi1.bitcnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 107711 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 107712 clk_$glb_clk
.sym 107725 sys1.cdo[10]
.sym 107756 sys1.spi1.bitcnt_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 107761 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107764 sys1.spi1.bitcnt[1]
.sym 107766 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 107777 sys1.wr_LORA
.sym 107778 sys1.spi1.bitcnt[0]
.sym 107782 sys1.control_LORA[1]
.sym 107795 sys1.control_LORA[1]
.sym 107796 sys1.spi1.bitcnt_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 107797 sys1.wr_LORA
.sym 107812 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107813 sys1.spi1.bitcnt[0]
.sym 107814 sys1.spi1.bitcnt[1]
.sym 107834 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_I1_O
.sym 107835 clk_$glb_clk
.sym 108255 sys1.ca[5]
.sym 108319 sys1.ca[5]
.sym 108577 LORA_RESET$SB_IO_OUT
.sym 108698 LORA_DIO1$SB_IO_IN
.sym 108746 LORA_RESET$SB_IO_OUT
.sym 108762 LORA_RESET$SB_IO_OUT
.sym 109126 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109129 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 109131 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 109136 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 109137 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109177 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 109178 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109179 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 109189 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 109190 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 109191 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 109206 clk_$glb_clk
.sym 109222 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 109225 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 109401 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 109431 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111435 sys1.cpu.regs[10]_SB_DFFE_Q_E
.sym 111939 LORA_RESET$SB_IO_OUT
.sym 112417 LORA_DIO1$SB_IO_IN
.sym 112431 LORA_RESET$SB_IO_OUT
.sym 112533 sys1.spi1.sin
.sym 112701 LORA_RESET$SB_IO_OUT
.sym 112741 LORA_RESET$SB_IO_OUT
.sym 112797 LORA_CS$SB_IO_OUT
.sym 114895 LORA_RESET$SB_IO_OUT
.sym 115776 sys1.cdo[8]
.sym 116146 sys1.spi1.sin
.sym 116508 sys1.cdo[8]
.sym 116630 sys1.spi1.sin
.sym 116631 LORA_SCK$SB_IO_OUT
.sym 116647 LORA_SCK$SB_IO_OUT
.sym 116675 LORA_MISO$SB_IO_IN
.sym 116705 LORA_MISO$SB_IO_IN
.sym 116727 LORA_SCK$SB_IO_OUT
.sym 116733 LORA_MISO$SB_IO_IN
.sym 116752 LORA_CS$SB_IO_OUT
.sym 116852 LORA_BUSY$SB_IO_IN
.sym 116900 LORA_CS$SB_IO_OUT
.sym 116909 LORA_CS$SB_IO_OUT
.sym 117988 sys1.cdo[8]
.sym 119464 sys1.cdo[8]
.sym 120571 LORA_BUSY$SB_IO_IN
.sym 120869 LORA_MISO$SB_IO_IN
.sym 120904 LORA_MISO$SB_IO_IN
.sym 120931 LORA_MISO$SB_IO_IN
.sym 120977 LORA_SCK$SB_IO_OUT
.sym 120991 LORA_SCK$SB_IO_OUT
.sym 123314 sys1.cpu.regs[10]_SB_DFFE_Q_E
.sym 127250 sys1.cpu.regs[10]_SB_DFFE_Q_E
.sym 127389 reset
.sym 127885 reset
.sym 128965 LORA_MOSI$SB_IO_OUT
.sym 129131 LORA_MOSI$SB_IO_OUT
.sym 129142 LORA_MOSI$SB_IO_OUT
.sym 131801 reset
.sym 132262 reset
.sym 132417 LORA_MOSI$SB_IO_OUT
.sym 134052 LORA_MOSI$SB_IO_OUT
.sym 134100 LORA_MOSI$SB_IO_OUT
.sym 134619 sys1.cpu.regs[10]_SB_DFFE_Q_E
.sym 134681 sys1.cpu.regs[10]_SB_DFFE_Q_E
.sym 134705 sys1.cpu.regs[10]_SB_DFFE_Q_E
.sym 134711 reset
.sym 134731 reset
.sym 135207 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 135208 sys1.uart0.divrx_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 135209 sys1.uart0.divider[3]
.sym 135239 sys1.uart0.divrx[0]
.sym 135243 sys1.uart0.divrx[1]
.sym 135244 $PACKER_VCC_NET
.sym 135245 sys1.uart0.divrx[0]
.sym 135247 sys1.uart0.divrx[2]
.sym 135248 $PACKER_VCC_NET
.sym 135249 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 135251 sys1.uart0.divrx[3]
.sym 135252 $PACKER_VCC_NET
.sym 135253 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 135255 sys1.uart0.divrx[4]
.sym 135256 $PACKER_VCC_NET
.sym 135257 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 135259 sys1.uart0.divrx[5]
.sym 135260 $PACKER_VCC_NET
.sym 135261 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 135263 sys1.uart0.divrx[6]
.sym 135264 $PACKER_VCC_NET
.sym 135265 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 135267 sys1.uart0.divrx[7]
.sym 135268 $PACKER_VCC_NET
.sym 135269 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 135271 sys1.uart0.divrx[8]
.sym 135272 $PACKER_VCC_NET
.sym 135273 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 135275 sys1.uart0.divrx[9]
.sym 135276 $PACKER_VCC_NET
.sym 135277 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 135279 sys1.uart0.divrx[10]
.sym 135280 $PACKER_VCC_NET
.sym 135281 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 135282 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 135283 sys1.uart0.divrx[11]
.sym 135284 sys1.uart0.divider[11]
.sym 135285 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 135286 sys1.uart0.divrx[2]
.sym 135287 sys1.uart0.divrx[1]
.sym 135288 sys1.uart0.divrx[0]
.sym 135289 sys1.uart0.divrx[11]
.sym 135291 sys1.uart0.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 135292 sys1.uart0.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 135293 sys1.uart0.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 135294 sys1.uart0.divrx[10]
.sym 135295 sys1.uart0.divrx[9]
.sym 135296 sys1.uart0.divrx[8]
.sym 135297 sys1.uart0.divrx[7]
.sym 135298 sys1.uart0.divrx[6]
.sym 135299 sys1.uart0.divrx[5]
.sym 135300 sys1.uart0.divrx[4]
.sym 135301 sys1.uart0.divrx[3]
.sym 135323 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 135324 sys1.uart0.divrx_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 135325 sys1.uart0.divider[10]
.sym 135327 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 135328 sys1.uart0.divrx_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 135329 sys1.uart0.divider[9]
.sym 135333 $PACKER_VCC_NET
.sym 135334 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 135338 ICE_LED4_SB_DFFESR_Q_D
.sym 135342 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 135346 ICE_LED1_SB_DFFESR_Q_D
.sym 135350 sys1.uart0.divtx[7]
.sym 135351 sys1.uart0.divtx[6]
.sym 135352 sys1.uart0.divtx[5]
.sym 135353 sys1.uart0.divtx[4]
.sym 135354 sys1.uart0.divtx[3]
.sym 135355 sys1.uart0.divtx[2]
.sym 135356 sys1.uart0.divtx[1]
.sym 135357 sys1.uart0.divtx[0]
.sym 135359 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 135360 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 135361 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 135362 sys1.uart0.divtx[11]
.sym 135363 sys1.uart0.divtx[10]
.sym 135364 sys1.uart0.divtx[9]
.sym 135365 sys1.uart0.divtx[8]
.sym 135367 sys1.uart0.cbrx[0]
.sym 135370 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 135371 sys1.uart0.cbrx[1]
.sym 135372 $PACKER_VCC_NET
.sym 135373 sys1.uart0.cbrx[0]
.sym 135374 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 135375 sys1.uart0.cbrx[2]
.sym 135376 $PACKER_VCC_NET
.sym 135377 sys1.uart0.rxst_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 135379 sys1.uart0.rxst_SB_LUT4_O_I0
.sym 135380 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 135381 sys1.uart0.rxst_SB_LUT4_O_I0_SB_LUT4_I1_I3[3]
.sym 135382 sys1.uart0.rxst_SB_LUT4_O_I0
.sym 135383 sys1.uart0.rxst_SB_LUT4_O_I1
.sym 135384 sys1.uart0.rxst_SB_LUT4_O_I2
.sym 135385 sys1.uart0.rxst_SB_LUT4_O_I3
.sym 135389 sys1.uart0.rxst_SB_LUT4_O_I1
.sym 135393 sys1.uart0.rxst_SB_LUT4_O_I3
.sym 135396 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 135397 sys1.uart0.rxst_SB_LUT4_O_I1
.sym 135401 sys1.uart0.rxst_SB_LUT4_O_I2
.sym 135403 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 135404 sys1.uart0.divider[2]
.sym 135405 sys1.uart0.divtx_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 135409 sys1.uart0.rrxd[0]
.sym 135411 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 135412 sys1.uart0.divider[3]
.sym 135413 sys1.uart0.divtx_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 135415 sys1.uart0.divtx[0]
.sym 135416 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 135417 sys1.uart0.divider[0]
.sym 135419 sys1.uart0.rrxd[1]
.sym 135420 sys1.uart0.rrxd[0]
.sym 135421 sys1.uart0.rrxd_SB_LUT4_I1_I3
.sym 135423 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 135424 sys1.uart0.divider[1]
.sym 135425 sys1.uart0.divtx_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 135426 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 135427 sys1.uart0.rrxd[1]
.sym 135428 sys1.uart0.rxst
.sym 135429 sys1.uart0.rrxd[0]
.sym 135498 sys1.cpu.regsD[4]
.sym 135542 sys1.cpu.regsD[6]
.sym 135557 sys1.uart0.thr[0]
.sym 135569 sys1.cpu.regs[13]_SB_DFFE_Q_E
.sym 135586 sys1.cpu.regsD[6]
.sym 135601 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 135605 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 135606 sys1.cpu.regsD[5]
.sym 135630 sys1.cpu.regsD[5]
.sym 135641 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 135658 sys1.cpu.regsD[5]
.sym 135673 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 135674 sys1.cpu.regsD[3]
.sym 135686 sys1.tcount_SB_DFFSR_Q_30_D
.sym 135690 sys1.tcount_SB_DFFSR_Q_29_D
.sym 135694 sys1.tcount_SB_DFFSR_Q_27_D
.sym 135702 sys1.tcount_SB_DFFSR_Q_23_D
.sym 135709 sys1.tcount[0]
.sym 135710 sys1.tcount_SB_DFFSR_Q_28_D
.sym 135717 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 135718 sys1.tcount_SB_DFFSR_Q_22_D
.sym 135722 sys1.tcount_SB_DFFSR_Q_18_D
.sym 135726 sys1.tcount_SB_DFFSR_Q_25_D
.sym 135730 sys1.tcount_SB_DFFSR_Q_17_D
.sym 135734 sys1.tcount_SB_DFFSR_Q_8_D
.sym 135738 sys1.tcount_SB_DFFSR_Q_3_D
.sym 135742 sys1.tcount_SB_DFFSR_Q_26_D
.sym 135746 sys1.tcount_SB_DFFSR_Q_24_D
.sym 135751 sys1.tcount[0]
.sym 135756 sys1.tcount[1]
.sym 135757 sys1.tcount[0]
.sym 135760 sys1.tcount[2]
.sym 135761 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 135764 sys1.tcount[3]
.sym 135765 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 135768 sys1.tcount[4]
.sym 135769 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 135772 sys1.tcount[5]
.sym 135773 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 135776 sys1.tcount[6]
.sym 135777 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 135780 sys1.tcount[7]
.sym 135781 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 135784 sys1.tcount[8]
.sym 135785 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 135788 sys1.tcount[9]
.sym 135789 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 135792 sys1.tcount[10]
.sym 135793 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 135796 sys1.tcount[11]
.sym 135797 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 135800 sys1.tcount[12]
.sym 135801 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 135804 sys1.tcount[13]
.sym 135805 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 135808 sys1.tcount[14]
.sym 135809 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 135812 sys1.tcount[15]
.sym 135813 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 135816 sys1.tcount[16]
.sym 135817 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 135820 sys1.tcount[17]
.sym 135821 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 135824 sys1.tcount[18]
.sym 135825 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 135828 sys1.tcount[19]
.sym 135829 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 135832 sys1.tcount[20]
.sym 135833 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 135836 sys1.tcount[21]
.sym 135837 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 135840 sys1.tcount[22]
.sym 135841 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 135844 sys1.tcount[23]
.sym 135845 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 135848 sys1.tcount[24]
.sym 135849 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 135852 sys1.tcount[25]
.sym 135853 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 135856 sys1.tcount[26]
.sym 135857 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 135860 sys1.tcount[27]
.sym 135861 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 135864 sys1.tcount[28]
.sym 135865 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 135868 sys1.tcount[29]
.sym 135869 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 135872 sys1.tcount[30]
.sym 135873 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 135876 sys1.tcount[31]
.sym 135877 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 135878 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 135879 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_O
.sym 135880 sys1.tcount_SB_DFFSR_Q_6_D
.sym 135881 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 135882 sys1.tcount_SB_DFFSR_Q_2_D
.sym 135886 sys1.tcount_SB_DFFSR_Q_20_D
.sym 135891 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_I1
.sym 135892 sys1.tcount_SB_DFFSR_Q_19_D
.sym 135893 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 135894 sys1.tcount_SB_DFFSR_Q_D
.sym 135898 sys1.tcount_SB_DFFSR_Q_4_D
.sym 135902 sys1.tcount_SB_DFFSR_Q_6_D
.sym 135906 sys1.tcount_SB_DFFSR_Q_19_D
.sym 135910 sys1.tcount_SB_DFFSR_Q_1_D
.sym 135914 sys1.tcount_SB_DFFSR_Q_13_D
.sym 135927 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 135928 sys1.tcount_SB_DFFSR_Q_15_D
.sym 135929 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 135930 sys1.tcount_SB_DFFSR_Q_9_D
.sym 135934 sys1.tcount_SB_DFFSR_Q_15_D
.sym 135938 sys1.tcount_SB_DFFSR_Q_7_D
.sym 135950 RXD$SB_IO_IN
.sym 135957 sys1.cpu.regs[10][21]
.sym 135958 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 135959 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 135960 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 135961 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 135962 sys1.cpu.PC[2]
.sym 135966 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 135967 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 135968 sys1.cpu.regs[8][21]
.sym 135969 sys1.cpu.regs[9][21]
.sym 135970 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 135971 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 135972 sys1.cpu.regs[10][21]
.sym 135973 sys1.cpu.regs[11][21]
.sym 135982 sys1.cpu.regsD[21]
.sym 135989 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 136006 sys1.cpu.regsD[20]
.sym 136018 sys1.cpu.regsD[21]
.sym 136038 sys1.cpu.regsD[2]
.sym 136042 sys1.cpu.regsD[21]
.sym 136070 sys1.cpu.regsD[2]
.sym 136074 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 136075 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 136076 sys1.cpu.regs[2][19]
.sym 136077 sys1.cpu.regs[3][19]
.sym 136083 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 136084 sys1.cpu.regs[7][19]
.sym 136085 sys1.cpu.regs[3][19]
.sym 136086 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 136087 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 136088 sys1.cpu.regs[6][19]
.sym 136089 sys1.cpu.regs[7][19]
.sym 136094 sys1.cpu.regsD[19]
.sym 136121 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 136122 sys1.cpu.regsD[19]
.sym 136150 sys1.cpu.regsD[2]
.sym 136169 pll_lock
.sym 136182 sys1.cpu.regsD[2]
.sym 136226 EN_5V_M4_SB_DFFESR_Q_D
.sym 136234 ICE_LED1_SB_DFFESR_Q_D
.sym 136238 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 136242 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 136254 EN_1V4_M4_SB_DFFESR_Q_D
.sym 136263 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 136264 sys1.uart0.divrx_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 136265 sys1.uart0.divider[1]
.sym 136267 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 136268 sys1.uart0.divrx_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 136269 sys1.uart0.divider[6]
.sym 136271 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 136272 sys1.uart0.divrx_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 136273 sys1.uart0.divider[5]
.sym 136274 sys1.uart0.divider[6]
.sym 136275 sys1.uart0.divrx[5]
.sym 136276 sys1.uart0.divider[2]
.sym 136277 sys1.uart0.divrx[1]
.sym 136278 sys1.uart0.divider[1]
.sym 136279 sys1.uart0.divrx[0]
.sym 136280 sys1.uart0.divrx[1]
.sym 136281 sys1.uart0.divider[2]
.sym 136283 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 136284 sys1.uart0.divrx_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 136285 sys1.uart0.divider[4]
.sym 136287 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 136288 sys1.uart0.divrx_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 136289 sys1.uart0.divider[7]
.sym 136291 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 136292 sys1.uart0.divrx_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 136293 sys1.uart0.divider[2]
.sym 136294 sys1.uart0.rxst_SB_LUT4_I3_I0
.sym 136295 sys1.uart0.rxst_SB_LUT4_I3_I1
.sym 136296 sys1.uart0.rxst_SB_LUT4_I3_I2
.sym 136297 sys1.uart0.rxst
.sym 136298 sys1.uart0.divider[9]
.sym 136299 sys1.uart0.divrx[8]
.sym 136300 sys1.uart0.divrx[10]
.sym 136301 sys1.uart0.divider[11]
.sym 136302 sys1.uart0.divider[7]
.sym 136303 sys1.uart0.divrx[6]
.sym 136304 sys1.uart0.divider[3]
.sym 136305 sys1.uart0.divrx[2]
.sym 136306 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 136307 sys1.uart0.rxst_SB_LUT4_I3_O
.sym 136308 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 136309 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 136310 sys1.uart0.rxst_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I0
.sym 136311 sys1.uart0.divider[5]
.sym 136312 sys1.uart0.divrx[4]
.sym 136313 sys1.uart0.divrx[11]
.sym 136314 sys1.uart0.divider[4]
.sym 136315 sys1.uart0.divrx[3]
.sym 136316 sys1.uart0.divider[11]
.sym 136317 sys1.uart0.divrx[10]
.sym 136318 sys1.uart0.divider[10]
.sym 136319 sys1.uart0.divrx[9]
.sym 136320 sys1.uart0.divider[8]
.sym 136321 sys1.uart0.divrx[7]
.sym 136323 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 136324 sys1.uart0.divrx_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 136325 sys1.uart0.divider[8]
.sym 136327 sys1.uart0.divtx[0]
.sym 136331 sys1.uart0.divtx[1]
.sym 136332 $PACKER_VCC_NET
.sym 136333 sys1.uart0.divtx[0]
.sym 136335 sys1.uart0.divtx[2]
.sym 136336 $PACKER_VCC_NET
.sym 136337 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 136339 sys1.uart0.divtx[3]
.sym 136340 $PACKER_VCC_NET
.sym 136341 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 136343 sys1.uart0.divtx[4]
.sym 136344 $PACKER_VCC_NET
.sym 136345 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 136347 sys1.uart0.divtx[5]
.sym 136348 $PACKER_VCC_NET
.sym 136349 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 136351 sys1.uart0.divtx[6]
.sym 136352 $PACKER_VCC_NET
.sym 136353 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 136355 sys1.uart0.divtx[7]
.sym 136356 $PACKER_VCC_NET
.sym 136357 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 136359 sys1.uart0.divtx[8]
.sym 136360 $PACKER_VCC_NET
.sym 136361 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 136363 sys1.uart0.divtx[9]
.sym 136364 $PACKER_VCC_NET
.sym 136365 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 136367 sys1.uart0.divtx[10]
.sym 136368 $PACKER_VCC_NET
.sym 136369 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 136370 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 136371 sys1.uart0.divtx[11]
.sym 136372 sys1.uart0.divider[11]
.sym 136373 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 136375 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 136376 sys1.uart0.divider[5]
.sym 136377 sys1.uart0.divtx_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 136379 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 136380 sys1.uart0.divider[4]
.sym 136381 sys1.uart0.divtx_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 136383 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 136384 sys1.uart0.divider[10]
.sym 136385 sys1.uart0.divtx_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 136387 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 136388 sys1.uart0.divider[9]
.sym 136389 sys1.uart0.divtx_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 136390 sys1.uart0.shrx[6]
.sym 136394 sys1.uart0.shrx[1]
.sym 136398 sys1.uart0.shrx[7]
.sym 136402 sys1.uart0.shrx[2]
.sym 136406 sys1.uart0.rrxd[0]
.sym 136410 sys1.uart0.shrx[3]
.sym 136418 sys1.uart0.shrx[8]
.sym 136422 sys1.uart0.shrx[6]
.sym 136430 sys1.uart0.shrx[5]
.sym 136434 sys1.uart0.shrx[2]
.sym 136438 sys1.uart0.shrx[3]
.sym 136442 sys1.uart0.shrx[8]
.sym 136446 sys1.uart0.shrx[0]
.sym 136450 sys1.uart0.shrx[7]
.sym 136454 sys1.cdo[3]
.sym 136486 sys1.uart0.shrx[5]
.sym 136514 sys1.uart0.shrx[4]
.sym 136522 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I0
.sym 136523 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 136524 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 136525 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 136535 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 136536 sys1.cpu.regs[13][4]
.sym 136537 sys1.cpu.regs[9][4]
.sym 136538 sys1.cpu.regsD[4]
.sym 136543 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 136544 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136545 sys1.cpu.regs[14][4]
.sym 136550 sys1.cpu.regsD[4]
.sym 136555 sys1.cpu.IR[15]
.sym 136556 sys1.cpu.regs[13][4]
.sym 136557 sys1.cpu.regs[12][4]
.sym 136559 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 136560 sys1.cpu.regs[14][4]
.sym 136561 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 136562 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 136563 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 136564 sys1.cpu.regs[12][4]
.sym 136565 sys1.cpu.regs[8][4]
.sym 136570 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 136571 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 136572 sys1.cpu.regs[8][4]
.sym 136573 sys1.cpu.regs[9][4]
.sym 136574 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 136575 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 136576 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 136577 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 136578 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 136579 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.sym 136580 sys1.cpu.regsQ1_SB_LUT4_O_29_I2_SB_LUT4_O_I2
.sym 136581 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 136583 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 136584 sys1.cpu.regs[7][6]
.sym 136585 sys1.cpu.regs[3][6]
.sym 136587 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 136588 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 136589 sys1.uart0.thr[0]
.sym 136590 sys1.cpu.regsD[4]
.sym 136594 sys1.cpu.regsD[6]
.sym 136606 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 136607 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 136608 sys1.cpu.regs[7][6]
.sym 136609 sys1.cpu.regs[3][6]
.sym 136619 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 136620 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 136621 sys1.uart0.thr[1]
.sym 136626 sys1.cpu.regsD[5]
.sym 136631 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 136632 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 136633 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 136634 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 136635 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 136636 sys1.cpu.regs[8][5]
.sym 136637 sys1.cpu.regs[9][5]
.sym 136641 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 136646 sys1.cpu.regsD[3]
.sym 136650 sys1.cpu.regsD[5]
.sym 136654 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 136655 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 136656 sys1.cpu.regs[4][5]
.sym 136657 sys1.cpu.regs[5][5]
.sym 136662 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 136663 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 136664 sys1.cpu.regs[6][5]
.sym 136665 sys1.cpu.regs[4][5]
.sym 136666 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 136667 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 136668 sys1.cpu.regs[6][5]
.sym 136669 sys1.cpu.regs[2][5]
.sym 136670 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 136671 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 136672 sys1.cpu.regs[8][5]
.sym 136673 sys1.cpu.regs[9][5]
.sym 136674 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 136675 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 136676 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136677 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136679 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 136680 sys1.cpu.regsQ2_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 136681 sys1.cpu.regsQ2_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 136682 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 136683 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 136684 sys1.cpu.regs[7][5]
.sym 136685 sys1.cpu.regs[3][5]
.sym 136686 sys1.cpu.regsD[5]
.sym 136690 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 136691 sys1.cpu.regsQ2_SB_LUT4_O_5_I1
.sym 136692 sys1.cpu.regsQ2_SB_LUT4_O_5_I2
.sym 136693 sys1.cpu.regsQ2_SB_LUT4_O_5_I3
.sym 136694 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 136695 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 136696 sys1.cpu.regs[7][3]
.sym 136697 sys1.cpu.regs[3][3]
.sym 136699 sys1.cpu.regsQ2_SB_LUT4_O_5_I1
.sym 136700 sys1.cpu.regsQ2_SB_LUT4_O_5_I2
.sym 136701 sys1.cpu.regsQ2_SB_LUT4_O_5_I3
.sym 136702 sys1.cpu.regsD[3]
.sym 136706 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 136707 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 136708 sys1.cpu.regs[6][3]
.sym 136709 sys1.cpu.regs[2][3]
.sym 136710 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 136711 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 136712 sys1.cpu.regs[6][3]
.sym 136713 sys1.cpu.regs[4][3]
.sym 136716 sys1.tcount[6]
.sym 136717 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 136718 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 136719 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 136720 sys1.cpu.regs[0][3]
.sym 136721 sys1.cpu.regs[4][3]
.sym 136728 sys1.tcount[5]
.sym 136729 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 136730 sys1.cpu.regsD[3]
.sym 136734 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 136735 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 136736 sys1.cpu.regsQ2_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 136737 sys1.cpu.regsQ2_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 136738 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 136739 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 136740 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 136741 sys1.tcount[8]
.sym 136745 sys1.tcount[0]
.sym 136746 sys1.cpu.regsD[23]
.sym 136750 sys1.tcount_SB_DFFSR_Q_23_D
.sym 136751 sys1.tcount[0]
.sym 136752 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 136753 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 136754 sys1.tcount[4]
.sym 136755 sys1.tcount[20]
.sym 136756 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 136757 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 136758 sys1.tcount_SB_DFFSR_Q_14_D_SB_LUT4_I2_O
.sym 136759 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_I1
.sym 136760 sys1.tcount_SB_DFFSR_Q_17_D
.sym 136761 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136764 sys1.mc_flag_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 136765 sys1.mc_flag_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 136766 sys1.tcount_SB_DFFSR_Q_28_D
.sym 136767 sys1.tcount_SB_DFFSR_Q_25_D
.sym 136768 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 136769 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 136770 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_O
.sym 136771 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 136772 sys1.tcount_SB_DFFSR_Q_24_D
.sym 136773 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136774 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_O
.sym 136775 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_O
.sym 136776 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_O
.sym 136777 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_O
.sym 136778 sys1.tcount[1]
.sym 136779 ICE_LED1_SB_LUT4_I0_I3
.sym 136780 sys1.tcount[26]
.sym 136781 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 136782 sys1.tcount[18]
.sym 136783 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 136784 sys1.tcount[27]
.sym 136785 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 136786 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O
.sym 136787 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 136788 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q_SB_LUT4_I2_O
.sym 136789 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_I3
.sym 136790 sys1.tcount_SB_DFFSR_Q_18_D
.sym 136791 sys1.tcount_SB_DFFSR_Q_16_D
.sym 136792 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 136793 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 136794 sys1.tcount_SB_DFFSR_Q_21_D
.sym 136798 sys1.tcount_SB_DFFSR_Q_27_D
.sym 136799 sys1.tcount_SB_DFFSR_Q_21_D
.sym 136800 LORA_RESET_SB_LUT4_I0_I3
.sym 136801 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 136802 sys1.tcount_SB_DFFSR_Q_16_D
.sym 136806 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136807 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 136808 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 136809 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 136811 ICE_LED1_SB_LUT4_I0_I3
.sym 136812 sys1.tcount_SB_DFFSR_Q_30_D
.sym 136813 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136814 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 136815 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 136816 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 136817 LORA_RESET_SB_LUT4_I0_I3
.sym 136818 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 136819 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 136820 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 136821 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 136822 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_I0
.sym 136823 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 136824 sys1.tcount[31]
.sym 136825 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 136826 sys1.tcount[10]
.sym 136827 sys1.tcount[30]
.sym 136828 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 136829 LORA_RESET_SB_LUT4_I0_I3
.sym 136830 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 136831 sys1.tcount[7]
.sym 136832 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 136833 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_I3
.sym 136834 sys1.cpu.regsD[23]
.sym 136838 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_O
.sym 136839 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 136840 sys1.tcount_SB_DFFSR_Q_29_D
.sym 136841 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136842 sys1.tcount_SB_DFFSR_Q_12_D_SB_LUT4_I2_O
.sym 136843 sys1.cdo_SB_LUT4_O_6_I3_SB_DFFE_D_Q
.sym 136844 sys1.tcount_SB_DFFSR_Q_14_D
.sym 136845 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136846 sys1.tcount[8]
.sym 136847 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 136848 sys1.tcount[13]
.sym 136849 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 136850 sys1.cpu.regsD[23]
.sym 136854 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q_SB_LUT4_I2_O
.sym 136855 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I0_I1
.sym 136856 sys1.tcount[12]
.sym 136857 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_I1
.sym 136859 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 136860 sys1.tcount_SB_DFFSR_Q_12_D
.sym 136861 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136862 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_O
.sym 136863 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 136864 sys1.tcount_SB_DFFSR_Q_22_D
.sym 136865 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136868 sys1.tcount[19]
.sym 136869 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 136872 sys1.tcount_SB_DFFSR_Q_12_D
.sym 136873 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 136874 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_O
.sym 136875 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 136876 sys1.tcount_SB_DFFSR_Q_8_D
.sym 136877 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136878 sys1.tcount_SB_DFFSR_Q_14_D
.sym 136883 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 136884 sys1.tcount_SB_DFFSR_Q_3_D
.sym 136885 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136886 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 136887 sys1.tcount_SB_DFFSR_Q_2_D
.sym 136888 sys1.tcount_SB_DFFSR_Q_12_D_SB_LUT4_I2_1_O
.sym 136889 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136890 sys1.tcount_SB_DFFSR_Q_11_D
.sym 136894 sys1.tcount[16]
.sym 136895 sys1.tcount[21]
.sym 136896 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 136897 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 136898 sys1.tcount_SB_DFFSR_Q_12_D
.sym 136903 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 136904 sys1.tcount_SB_DFFSR_Q_5_D
.sym 136905 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136906 sys1.tcount_SB_DFFSR_Q_10_D
.sym 136910 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 136911 sys1.tcount_SB_DFFSR_Q_30_D_SB_LUT4_I2_O
.sym 136912 sys1.tcount_SB_DFFSR_Q_D
.sym 136913 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136914 sys1.tcount_SB_DFFSR_Q_5_D
.sym 136918 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I2_O
.sym 136919 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 136920 sys1.tcount_SB_DFFSR_Q_26_D
.sym 136921 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136923 sys1.tcount_SB_DFFSR_Q_5_D
.sym 136924 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 136925 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136926 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_O
.sym 136927 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 136928 sys1.tcount_SB_DFFSR_Q_11_D
.sym 136929 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136930 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 136931 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_O
.sym 136932 sys1.tcount_SB_DFFSR_Q_4_D
.sym 136933 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136934 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I0
.sym 136935 sys1.tcount_SB_DFFSR_Q_1_D
.sym 136936 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 136937 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136938 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_O
.sym 136939 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 136940 sys1.tcount_SB_DFFSR_Q_10_D
.sym 136941 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136942 sys1.tcount_SB_DFFSR_Q_13_D_SB_LUT4_I2_O
.sym 136943 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 136944 sys1.tcount_SB_DFFSR_Q_10_D_SB_LUT4_I2_O
.sym 136945 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_O
.sym 136946 sys1.mc_flag_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 136947 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_O
.sym 136948 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_O
.sym 136949 sys1.tcount_SB_DFFSR_Q_11_D_SB_LUT4_I2_O
.sym 136950 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_O
.sym 136951 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_O
.sym 136952 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_O
.sym 136953 sys1.tcount_SB_DFFSR_Q_15_D_SB_LUT4_I2_O
.sym 136955 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 136956 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 136957 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O
.sym 136958 sys1.tcount_SB_DFFSR_Q_8_D_SB_LUT4_I2_O
.sym 136959 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 136960 sys1.tcount_SB_DFFSR_Q_13_D
.sym 136961 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136963 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 136964 sys1.tcount_SB_DFFSR_Q_20_D
.sym 136965 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 136966 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 136967 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 136968 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 136969 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 136971 sys1.cpu.IR[15]
.sym 136972 sys1.cpu.regs[9][21]
.sym 136973 sys1.cpu.regs[8][21]
.sym 136975 sys1.cpu.IR[15]
.sym 136976 sys1.cpu.regs[11][21]
.sym 136977 sys1.cpu.regs[10][21]
.sym 136979 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 136980 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 136981 sys1.cpu.regs[14][21]
.sym 136983 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 136984 sys1.cpu.regs[5][21]
.sym 136985 sys1.cpu.regs[1][21]
.sym 136986 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 136987 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 136988 sys1.cpu.regs[1][21]
.sym 136989 sys1.cpu.regs[5][21]
.sym 136990 sys1.cpu.regsD[21]
.sym 136994 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 136995 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 136996 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 136997 sys1.cpu.regs[14][21]
.sym 137001 sys1.cpu.regsD[21]
.sym 137002 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 137003 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137004 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137005 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137006 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 137007 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 137008 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137009 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137013 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 137015 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137016 sys1.cpu.regs[4][21]
.sym 137017 sys1.cpu.regs[0][21]
.sym 137019 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 137020 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 137021 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I3
.sym 137022 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 137023 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137024 sys1.cpu.regs[0][21]
.sym 137025 sys1.cpu.regs[4][21]
.sym 137026 sys1.cpu.regsD[21]
.sym 137030 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 137031 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137032 sys1.cpu.regs[4][20]
.sym 137033 sys1.cpu.regs[5][20]
.sym 137034 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 137035 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137036 sys1.cpu.regs[6][21]
.sym 137037 sys1.cpu.regs[7][21]
.sym 137038 sys1.cpu.regsD[20]
.sym 137042 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 137043 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 137044 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137045 sys1.cpu.regsQ1_SB_LUT4_O_12_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137047 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137048 sys1.cpu.regs[6][21]
.sym 137049 sys1.cpu.regs[2][21]
.sym 137050 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 137051 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137052 sys1.cpu.regs[6][20]
.sym 137053 sys1.cpu.regs[4][20]
.sym 137054 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137055 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137056 sys1.cpu.regs[2][21]
.sym 137057 sys1.cpu.regs[3][21]
.sym 137059 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137060 sys1.cpu.regs[7][21]
.sym 137061 sys1.cpu.regs[3][21]
.sym 137070 sys1.cpu.regsD[21]
.sym 137074 sys1.cpu.regsD[20]
.sym 137094 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 137095 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137096 sys1.cpu.regs[7][2]
.sym 137097 sys1.cpu.regs[5][2]
.sym 137098 sys1.cpu.regsD[19]
.sym 137102 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 137103 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 137104 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137105 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137106 sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 137107 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137108 sys1.cpu.regs[3][2]
.sym 137109 sys1.cpu.regs[1][2]
.sym 137110 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137111 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 137112 sys1.cpu.regs[7][2]
.sym 137113 sys1.cpu.regs[3][2]
.sym 137114 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 137115 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 137116 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137117 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137118 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 137119 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 137120 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I2
.sym 137121 sys1.cpu.aluIn1_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 137123 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137124 sys1.cpu.regs[6][19]
.sym 137125 sys1.cpu.regs[2][19]
.sym 137126 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137127 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 137128 sys1.cpu.regs[1][19]
.sym 137129 sys1.cpu.regs[5][19]
.sym 137134 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137135 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 137136 sys1.cpu.regs[1][2]
.sym 137137 sys1.cpu.regs[5][2]
.sym 137138 sys1.cpu.regsD[2]
.sym 137143 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137144 sys1.cpu.regs[5][19]
.sym 137145 sys1.cpu.regs[1][19]
.sym 137146 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 137147 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137148 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137149 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137150 sys1.cpu.regsD[18]
.sym 137154 sys1.cpu.regsD[19]
.sym 137158 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 137159 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137160 sys1.cpu.regs[0][2]
.sym 137161 sys1.cpu.regs[4][2]
.sym 137162 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 137163 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137164 sys1.cpu.regs[6][2]
.sym 137165 sys1.cpu.regs[2][2]
.sym 137166 sys1.cpu.regsD[19]
.sym 137171 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 137172 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 137173 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 137174 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 137175 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137176 sys1.cpu.regs[6][2]
.sym 137177 sys1.cpu.regs[4][2]
.sym 137182 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I0
.sym 137183 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 137184 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 137185 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 137186 sys1.cpu.regsD[2]
.sym 137206 sys1.cpu.regsD[2]
.sym 137223 sys1.uart0.cntbit[0]
.sym 137228 sys1.uart0.cntbit[1]
.sym 137229 sys1.uart0.cntbit[0]
.sym 137232 sys1.uart0.cntbit[2]
.sym 137233 sys1.uart0.cntbit_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 137234 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 137235 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 137236 sys1.uart0.cntbit[3]
.sym 137237 sys1.uart0.cntbit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 137239 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 137240 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137241 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137246 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 137247 sys1.uart0.cntbit_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 137248 sys1.uart0.cntbit[2]
.sym 137249 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 137251 sys1.uart0.cntbit[3]
.sym 137252 sys1.uart0.cntbit[0]
.sym 137253 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 137254 sys1.uart1.shrx[8]
.sym 137290 sys1.cdo[11]
.sym 137302 sys1.cdo[10]
.sym 137306 sys1.cdo[9]
.sym 137318 sys1.uart1.shrx[6]
.sym 137322 sys1.uart1.shrx[7]
.sym 137330 sys1.uart1.shrx[2]
.sym 137334 sys1.uart1.shrx[3]
.sym 137338 sys1.uart1.shrx[4]
.sym 137342 sys1.uart1.shrx[1]
.sym 137346 sys1.uart1.shrx[5]
.sym 137350 sys1.uart1.shrx[6]
.sym 137354 sys1.uart1.shrx[1]
.sym 137358 sys1.uart1.shrx[2]
.sym 137362 sys1.uart1.shrx[7]
.sym 137370 sys1.uart1.shrx[8]
.sym 137374 sys1.uart1.shrx[0]
.sym 137384 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137385 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137388 sys1.uart0_do[1]
.sym 137389 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 137393 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 137397 sys1.uart0.dv_SB_DFFE_Q_E
.sym 137398 sys1.uart0.shrx[1]
.sym 137404 sys1.uwrtx0
.sym 137405 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137408 sys1.uart1_do[6]
.sym 137409 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 137410 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I0
.sym 137411 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 137412 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 137413 sys1.uart1_do[1]
.sym 137416 sys1.uart1.ove_SB_LUT4_I3_I2
.sym 137417 sys1.uart1.stopb
.sym 137418 sys1.cpu.mmode
.sym 137419 sys1.cpu.regsQ1[5]
.sym 137420 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I2
.sym 137421 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I3
.sym 137424 sys1.uart1_do[2]
.sym 137425 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 137426 sys1.cpu.mmode
.sym 137427 sys1.cpu.regsQ1[20]
.sym 137428 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I2
.sym 137429 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I3
.sym 137430 sys1.cpu.mmode
.sym 137431 sys1.cpu.regsQ1[19]
.sym 137432 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I2
.sym 137433 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I3
.sym 137438 sys1.cpu.mmode
.sym 137439 sys1.cpu.regsQ1[18]
.sym 137440 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I2
.sym 137441 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I3
.sym 137442 sys1.cpu.mmode
.sym 137443 sys1.cpu.regsQ1[6]
.sym 137444 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I2
.sym 137445 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I3
.sym 137448 sys1.uart0.ove_SB_LUT4_I0_I1
.sym 137449 sys1.uart0.stopb
.sym 137450 sys1.uart0.rrxd[0]
.sym 137454 sys1.uart0.stopb_SB_LUT4_I3_O
.sym 137455 sys1.uart1.stopb_SB_LUT4_I3_O
.sym 137456 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 137457 sys1.uart0_do[3]
.sym 137458 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137459 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137460 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 137461 sys1.uart0_do[2]
.sym 137462 sys1.uart0_do[7]
.sym 137463 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 137464 sys1.uart1_do[7]
.sym 137465 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 137467 sys1.uart0.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 137468 sys1.uart0.divrx[0]
.sym 137469 sys1.uart0.divider[0]
.sym 137471 sys1.uart0.cntbit[0]
.sym 137472 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 137473 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 137474 EN_5V_M4_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 137475 EN_5V_M4_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 137476 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 137477 sys1.uart0_do[6]
.sym 137494 sys1.uart2.shrx[7]
.sym 137502 sys1.uart2.shrx[5]
.sym 137516 sys1.uart2_do[4]
.sym 137517 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 137519 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137520 sys1.cpu.regs[7][4]
.sym 137521 sys1.cpu.regs[3][4]
.sym 137522 sys1.cpu.regsD[4]
.sym 137530 EN_5V_M4_SB_LUT4_I3_I0
.sym 137531 EN_5V_M4_SB_LUT4_I3_I1
.sym 137532 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 137533 EN_5V_M4$SB_IO_OUT
.sym 137537 sys1.cpu.IR[20]
.sym 137542 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 137543 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 137544 sys1.cpu.regs[10][4]
.sym 137545 sys1.cpu.regs[11][4]
.sym 137547 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 137548 sys1.cpu.regsQ2_SB_LUT4_O_4_I2
.sym 137549 sys1.cpu.regsQ2_SB_LUT4_O_4_I3
.sym 137554 sys1.cpu.regsD[4]
.sym 137558 M2_ON_OFF$SB_IO_OUT
.sym 137559 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 137560 sys1.tcount[4]
.sym 137561 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 137562 sys1.cpu.regsD[6]
.sym 137566 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 137567 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 137568 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 137569 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 137570 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 137571 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 137572 sys1.cpu.regsQ2_SB_LUT4_O_4_I2
.sym 137573 sys1.cpu.regsQ2_SB_LUT4_O_4_I3
.sym 137575 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137576 sys1.cpu.regs[6][4]
.sym 137577 sys1.cpu.regs[2][4]
.sym 137578 sys1.cpu.regsD[6]
.sym 137582 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137583 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137584 sys1.cpu.regs[0][6]
.sym 137585 sys1.cpu.regs[1][6]
.sym 137586 sys1.cpu.IR[15]
.sym 137587 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 137588 sys1.cpu.regs[10][4]
.sym 137589 sys1.cpu.regs[11][4]
.sym 137590 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 137591 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137592 sys1.cpu.regs[4][6]
.sym 137593 sys1.cpu.regs[5][6]
.sym 137594 sys1.cpu.aluIn1_SB_LUT4_O_23_I0
.sym 137595 sys1.cpu.regsQ1_SB_LUT4_O_29_I2
.sym 137596 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 137597 sys1.cpu.regsQ1_SB_LUT4_O_29_I3
.sym 137600 sys1.cpu.regsQ1_SB_LUT4_O_29_I2
.sym 137601 sys1.cpu.regsQ1_SB_LUT4_O_29_I3
.sym 137603 sys1.cpu.regs[9][6]
.sym 137604 sys1.cpu.IR[15]
.sym 137605 sys1.cpu.opvalid
.sym 137606 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 137607 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 137608 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 137609 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137610 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 137611 sys1.cpu.opvalid
.sym 137612 sys1.cpu.IR[15]
.sym 137613 sys1.cpu.regs[8][6]
.sym 137614 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137615 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137616 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137617 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137618 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 137619 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 137620 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137621 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 137622 sys1.uart2.shrx[4]
.sym 137630 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 137631 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 137632 sys1.cpu.regs[8][6]
.sym 137633 sys1.cpu.regs[9][6]
.sym 137635 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 137636 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 137637 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 137638 sys1.uart2.shrx[8]
.sym 137642 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 137643 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 137644 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 137645 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 137646 sys1.uart2.shrx[4]
.sym 137650 sys1.uart2.shrx[7]
.sym 137654 sys1.uart2_do[6]
.sym 137655 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 137656 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 137657 sys1.tcount[6]
.sym 137658 sys1.uart2.shrx[6]
.sym 137662 sys1.uart2.shrx[5]
.sym 137666 sys1.uart2.shrx[3]
.sym 137670 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 137671 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 137672 sys1.cpu.regsQ1_SB_LUT4_O_28_I3_SB_LUT4_O_I2
.sym 137673 sys1.cpu.regsQ1_SB_LUT4_O_28_I3_SB_LUT4_O_I3
.sym 137674 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 137675 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137676 sys1.cpu.regs[0][5]
.sym 137677 sys1.cpu.regs[1][5]
.sym 137678 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 137679 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137680 sys1.cpu.regs[10][5]
.sym 137681 sys1.cpu.regs[11][5]
.sym 137682 sys1.cpu.IR[15]
.sym 137683 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 137684 sys1.cpu.regs[10][5]
.sym 137685 sys1.cpu.regs[11][5]
.sym 137687 EN_1V4_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137688 sys1.cpu.regs[14][5]
.sym 137689 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137690 sys1.cpu.regsD[5]
.sym 137694 sys1.cpu.regsQ1_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137695 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137696 sys1.cpu.regs[2][5]
.sym 137697 sys1.cpu.regs[0][5]
.sym 137698 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 137699 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I1
.sym 137700 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.sym 137701 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137703 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137704 sys1.cpu.regs[14][5]
.sym 137705 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 137706 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 137707 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137708 sys1.cpu.regs[7][3]
.sym 137709 sys1.cpu.regs[5][3]
.sym 137711 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 137712 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 137713 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 137714 sys1.cpu.regsQ1_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 137715 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137716 sys1.cpu.regs[3][3]
.sym 137717 sys1.cpu.regs[1][3]
.sym 137718 sys1.cpu.regsD[3]
.sym 137722 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 137723 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137724 sys1.cpu.regs[7][5]
.sym 137725 sys1.cpu.regs[5][5]
.sym 137726 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 137727 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 137728 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 137729 sys1.cpu.regsQ1_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 137730 sys1.cpu.regsQ1_SB_LUT4_O_28_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 137731 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137732 sys1.cpu.regs[3][5]
.sym 137733 sys1.cpu.regs[1][5]
.sym 137737 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137738 sys1.cpu.regsD[3]
.sym 137742 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 137743 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 137744 sys1.tcount[0]
.sym 137745 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 137746 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 137747 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 137748 sys1.cpu.regs[1][3]
.sym 137749 sys1.cpu.regs[5][3]
.sym 137750 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 137751 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 137752 sys1.cpu.regsQ1_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 137753 sys1.cpu.regsQ1_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.sym 137754 sys1.cpu.regsQ1_SB_LUT4_O_30_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 137755 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137756 sys1.cpu.regs[2][3]
.sym 137757 sys1.cpu.regs[0][3]
.sym 137758 sys1.cpu.regsD[23]
.sym 137762 sys1.cpu.regsD[5]
.sym 137769 ICE_LED1_SB_LUT4_I0_I3
.sym 137770 sys1.uart2.shrx[1]
.sym 137774 sys1.uart2.shrx[0]
.sym 137778 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 137779 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I3_O
.sym 137780 sys1.tcount[14]
.sym 137781 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_I1
.sym 137784 sys1.tcount[2]
.sym 137785 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 137788 sys1.tcount[3]
.sym 137789 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 137790 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I0
.sym 137791 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I0_O
.sym 137792 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 137793 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_I3
.sym 137794 sys1.tcount[23]
.sym 137795 sys1.tcount[0]
.sym 137796 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 137797 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 137798 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 137799 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O
.sym 137800 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 137801 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 137802 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 137803 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137804 sys1.cpu.regs[6][23]
.sym 137805 sys1.cpu.regs[4][23]
.sym 137806 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 137807 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O
.sym 137808 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 137809 sys1.tcount[15]
.sym 137810 sys1.tcount[15]
.sym 137811 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 137812 sys1.tcount[18]
.sym 137813 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 137814 sys1.tcount[24]
.sym 137815 sys1.tcount[29]
.sym 137816 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 137817 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 137818 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I0
.sym 137819 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 137820 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 137821 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 137822 sys1.tcount[1]
.sym 137823 ICE_LED1_SB_LUT4_I0_I3
.sym 137824 sys1.tcount[13]
.sym 137825 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 137826 sys1.cpu.regsD[23]
.sym 137831 sys1.tcount[0]
.sym 137832 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I2
.sym 137835 sys1.tcount[1]
.sym 137836 ICE_LED1_SB_LUT4_I0_I3
.sym 137839 sys1.tcount[2]
.sym 137840 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 137843 sys1.tcount[3]
.sym 137844 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 137847 sys1.tcount[4]
.sym 137848 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 137851 sys1.tcount[5]
.sym 137852 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 137855 sys1.tcount[6]
.sym 137856 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 137859 sys1.tcount[7]
.sym 137860 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 137863 sys1.tcount[8]
.sym 137864 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 137867 sys1.tcount[9]
.sym 137868 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 137871 sys1.tcount[10]
.sym 137872 LORA_RESET_SB_LUT4_I0_I3
.sym 137875 sys1.tcount[11]
.sym 137876 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 137879 sys1.tcount[12]
.sym 137880 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_I1
.sym 137883 sys1.tcount[13]
.sym 137884 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 137887 sys1.tcount[14]
.sym 137888 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_I1
.sym 137891 sys1.tcount[15]
.sym 137892 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 137895 sys1.tcount[16]
.sym 137896 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 137899 sys1.tcount[17]
.sym 137900 sys1.cdo_SB_LUT4_O_6_I3_SB_DFFE_D_Q
.sym 137903 sys1.tcount[18]
.sym 137904 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 137907 sys1.tcount[19]
.sym 137908 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 137911 sys1.tcount[20]
.sym 137912 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 137915 sys1.tcount[21]
.sym 137916 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 137919 sys1.tcount[22]
.sym 137920 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 137923 sys1.tcount[23]
.sym 137924 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 137927 sys1.tcount[24]
.sym 137928 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 137931 sys1.tcount[25]
.sym 137932 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 137935 sys1.tcount[26]
.sym 137936 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 137939 sys1.tcount[27]
.sym 137940 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 137943 sys1.tcount[28]
.sym 137944 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 137947 sys1.tcount[29]
.sym 137948 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 137951 sys1.tcount[30]
.sym 137952 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 137955 sys1.tcount[31]
.sym 137956 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 137961 $nextpnr_ICESTORM_LC_72$I3
.sym 137962 sys1.cpu.regsD[21]
.sym 137966 sys1.cpu.regsD[20]
.sym 137970 sys1.cpu.regsD[22]
.sym 137974 sys1.cpu.regsD[16]
.sym 137978 sys1.tcount_SB_DFFSR_Q_9_D_SB_LUT4_I2_O
.sym 137979 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 137980 sys1.tcount_SB_DFFSR_Q_1_D
.sym 137981 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 137983 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 137984 sys1.tcount_SB_DFFSR_Q_9_D
.sym 137985 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 137986 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I2_O
.sym 137987 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 137988 sys1.tcount_SB_DFFSR_Q_7_D
.sym 137989 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 137990 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 137991 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 137992 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.sym 137993 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 137994 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 137995 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 137996 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 137997 sys1.cpu.regsQ1_SB_LUT4_O_12_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138000 sys1.cpu.regsQ1_SB_LUT4_O_12_I2
.sym 138001 sys1.cpu.regsQ1_SB_LUT4_O_12_I3
.sym 138002 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 138003 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138004 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 138005 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138006 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 138007 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 138008 sys1.cpu.aluIn1_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 138009 sys1.cpu.aluIn1_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 138011 sys1.cpu.IR[15]
.sym 138012 sys1.cpu.regs[13][21]
.sym 138013 sys1.cpu.regs[12][21]
.sym 138014 sys1.cpu.regsD[21]
.sym 138019 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138020 sys1.cpu.regs[12][21]
.sym 138021 sys1.cpu.regs[13][21]
.sym 138023 sys1.cpu.IR[15]
.sym 138024 sys1.cpu.regs[13][20]
.sym 138025 sys1.cpu.regs[12][20]
.sym 138026 sys1.cpu.aluIn1_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138027 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138028 sys1.cpu.regs[3][20]
.sym 138029 sys1.cpu.regs[1][20]
.sym 138030 sys1.cpu.regsD[20]
.sym 138034 sys1.cpu.aluIn1_SB_LUT4_O_10_I0
.sym 138035 sys1.cpu.regsQ1_SB_LUT4_O_12_I2
.sym 138036 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 138037 sys1.cpu.regsQ1_SB_LUT4_O_12_I3
.sym 138038 sys1.cpu.regsD[21]
.sym 138042 sys1.cpu.aluIn1_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 138043 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138044 sys1.cpu.regs[2][20]
.sym 138045 sys1.cpu.regs[0][20]
.sym 138046 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138047 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138048 sys1.cpu.regs[12][20]
.sym 138049 sys1.cpu.regs[13][20]
.sym 138050 sys1.cpu.regsD[16]
.sym 138054 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138055 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138056 sys1.cpu.regs[7][20]
.sym 138057 sys1.cpu.regs[3][20]
.sym 138065 sys1.cpu.aluIn1_SB_LUT4_O_6_I0
.sym 138066 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 138067 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138068 sys1.cpu.regs[7][20]
.sym 138069 sys1.cpu.regs[5][20]
.sym 138070 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 138071 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138072 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138073 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138074 sys1.cpu.regsD[20]
.sym 138078 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138079 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138080 sys1.cpu.regs[6][20]
.sym 138081 sys1.cpu.regs[2][20]
.sym 138082 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 138083 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138084 sys1.cpu.regs[0][20]
.sym 138085 sys1.cpu.regs[1][20]
.sym 138088 sys1.cpu.aluIn1_SB_LUT4_O_6_I1
.sym 138089 sys1.cpu.aluIn1_SB_LUT4_O_6_I3
.sym 138094 sys1.cpu.regsD[2]
.sym 138102 sys1.cpu.regsD[20]
.sym 138110 sys1.cpu.regsD[21]
.sym 138118 sys1.cpu.regsD[18]
.sym 138123 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138124 sys1.cpu.regs[4][19]
.sym 138125 sys1.cpu.regs[0][19]
.sym 138126 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138127 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138128 sys1.cpu.regs[7][18]
.sym 138129 sys1.cpu.regs[3][18]
.sym 138130 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 138131 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 138132 sys1.cpu.regsQ1_SB_LUT4_O_31_I2
.sym 138133 sys1.cpu.regsQ1_SB_LUT4_O_31_I3
.sym 138134 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 138135 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138136 sys1.cpu.regs[7][18]
.sym 138137 sys1.cpu.regs[5][18]
.sym 138139 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 138140 sys1.cpu.regsQ1_SB_LUT4_O_31_I2
.sym 138141 sys1.cpu.regsQ1_SB_LUT4_O_31_I3
.sym 138142 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138143 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138144 sys1.cpu.regs[0][19]
.sym 138145 sys1.cpu.regs[4][19]
.sym 138146 sys1.cpu.regsD[20]
.sym 138150 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 138151 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 138152 sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I2
.sym 138153 sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.sym 138154 sys1.cpu.regsD[19]
.sym 138158 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 138159 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I1
.sym 138160 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I2
.sym 138161 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I3
.sym 138162 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138163 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138164 sys1.cpu.regs[4][18]
.sym 138165 sys1.cpu.regs[5][18]
.sym 138166 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138167 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 138168 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138169 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138170 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138171 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 138172 sys1.cpu.regs[8][19]
.sym 138173 sys1.cpu.regs[9][19]
.sym 138174 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 138175 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 138176 sys1.cpu.regs[8][19]
.sym 138177 sys1.cpu.regs[9][19]
.sym 138178 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 138179 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 138180 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138181 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138182 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138183 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138184 sys1.cpu.regs[8][2]
.sym 138185 sys1.cpu.regs[9][2]
.sym 138186 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 138187 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 138188 sys1.cpu.regs[8][2]
.sym 138189 sys1.cpu.regs[9][2]
.sym 138190 sys1.cpu.regsD[19]
.sym 138194 sys1.cpu.regsD[2]
.sym 138198 sys1.cpu.regsQ1_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 138199 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138200 sys1.cpu.regs[2][2]
.sym 138201 sys1.cpu.regs[0][2]
.sym 138203 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 138204 sys1.cpu.regsQ2_SB_LUT4_O_6_I2
.sym 138205 sys1.cpu.regsQ2_SB_LUT4_O_6_I3
.sym 138206 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 138207 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 138208 sys1.cpu.regsQ2_SB_LUT4_O_6_I2
.sym 138209 sys1.cpu.regsQ2_SB_LUT4_O_6_I3
.sym 138213 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 138218 sys1.cpu.regsD[2]
.sym 138246 EN_5V_UP_SB_DFFESR_Q_D
.sym 138262 EN_5V_M4_SB_DFFESR_Q_D
.sym 138279 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 138283 $PACKER_VCC_NET
.sym 138284 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 138288 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 138291 $PACKER_VCC_NET
.sym 138292 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 138296 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 138300 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 138302 sys1.wr_spi_ICE
.sym 138303 sys1.cdo[10]
.sym 138304 sys1.dout_spi_ICE[9]
.sym 138305 sys1.spi0.shreg_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 138312 sys1.uart0.dv_SB_LUT4_I2_O
.sym 138313 sys1.mc_flag_SB_LUT4_I3_O
.sym 138316 sys1.mc_flag_SB_LUT4_I2_O
.sym 138317 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 138319 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 138320 sys1.irqen[1]
.sym 138321 sys1.mc_flag
.sym 138322 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 138327 sys1.mc_flag_SB_LUT4_I3_O
.sym 138328 sys1.uart0.dv_SB_LUT4_I2_O
.sym 138329 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138330 ICE_LED4_SB_DFFESR_Q_D
.sym 138335 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 138336 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138337 sys1.mc_flag_SB_LUT4_I2_O
.sym 138338 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 138339 sys1.mc_flag_SB_LUT4_I2_I1
.sym 138340 sys1.mc_flag
.sym 138341 sys1.irqen[1]
.sym 138342 sys1.uart1.shrx[5]
.sym 138346 sys1.uart1.shrx[3]
.sym 138353 sys1.uwrtx0
.sym 138365 sys1.cdo[11]
.sym 138370 sys1.uart1.shrx[4]
.sym 138374 sys1.irqen[3]
.sym 138375 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138376 sys1.dv0
.sym 138377 sys1.irqen[2]
.sym 138379 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1
.sym 138380 sys1.irqen[2]
.sym 138381 sys1.dv0
.sym 138383 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138384 sys1.irqen[4]
.sym 138385 sys1.dv1
.sym 138387 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138388 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138389 sys1.irqen[3]
.sym 138397 sys1.urd0
.sym 138400 sys1.uart0.rxst0_SB_LUT4_I3_O
.sym 138401 sys1.urd0
.sym 138405 sys1.dv1
.sym 138406 sys1.dv0
.sym 138412 sys1.uart1.ove_SB_LUT4_I3_I2
.sym 138413 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138416 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 138417 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138419 LORA_BUSY_SB_LUT4_I2_I0
.sym 138420 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 138421 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 138423 LORA_DIO1_SB_LUT4_I1_I3
.sym 138424 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 138425 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 138426 sys1.irqen[5]
.sym 138427 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138428 sys1.dv1
.sym 138429 sys1.irqen[4]
.sym 138430 sys1.dv0
.sym 138431 sys1.uart0.ove_SB_LUT4_I0_I1
.sym 138432 sys1.uart1_do[0]
.sym 138433 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 138434 sys1.dv2
.sym 138435 sys1.irqen[6]
.sym 138436 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138437 sys1.irqen[5]
.sym 138440 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138441 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 138445 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 138448 sys1.uart0.ove_SB_LUT4_I0_I1
.sym 138449 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138450 sys1.uart0.rxst
.sym 138456 LORA_BUSY_SB_LUT4_I2_I0
.sym 138457 EN_1V4_M4_SB_LUT4_I1_I3
.sym 138460 sys1.uart1_do[4]
.sym 138461 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 138464 sys1.uart0.rxst
.sym 138465 sys1.uart0.rxst0
.sym 138468 sys1.cpu.rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138469 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138470 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 138471 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138472 sys1.uart0.ove_SB_LUT4_I0_I1
.sym 138473 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 138474 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0
.sym 138475 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1
.sym 138476 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2
.sym 138477 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3
.sym 138478 sys1.uart0_do[5]
.sym 138479 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138480 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138481 sys1.dout_spi_ICE[5]
.sym 138482 sys1.uart2.stopb_SB_LUT4_I1_O
.sym 138483 ICE_LED3_SB_LUT4_I2_O
.sym 138484 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 138485 sys1.uart1_do[3]
.sym 138486 sys1.uart0.shrx[4]
.sym 138490 sys1.uart0_do[0]
.sym 138491 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138492 sys1.dv1
.sym 138493 sys1.uart1.ove_SB_LUT4_I3_I2
.sym 138494 sys1.ove0
.sym 138495 sys1.uart0.ove_SB_LUT4_I0_I1
.sym 138496 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138497 sys1.uart0_do[4]
.sym 138499 ICE_LED3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 138500 sys1.uart0.stopb_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 138501 sys1.cpu.rdata_SB_LUT4_O_28_I3_SB_LUT4_O_I3
.sym 138502 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I0
.sym 138503 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_LUT4_O_I1
.sym 138504 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138505 sys1.dout_spi_ICE[7]
.sym 138506 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0
.sym 138507 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 138508 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 138509 LORA_BUSY_SB_LUT4_I2_I0
.sym 138510 EN_1V4_M4_SB_LUT4_I1_O
.sym 138511 LORA_CS_SB_LUT4_O_I2
.sym 138512 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 138513 sys1.uart2_do[5]
.sym 138514 LORA_DIO1_SB_LUT4_I1_I2
.sym 138515 EN_1V4_M4$SB_IO_OUT
.sym 138516 sys1.uart1_do[5]
.sym 138517 EN_1V4_M4_SB_LUT4_I1_I3
.sym 138518 sys1.uart2_do[7]
.sym 138519 LORA_CS_SB_LUT4_O_I2
.sym 138520 LORA_BUSY_SB_LUT4_I2_I0
.sym 138521 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 138523 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 138524 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138525 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 138526 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I0
.sym 138527 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I1
.sym 138528 EN_5V_UP_SB_LUT4_I2_O
.sym 138529 EN_5V_UP_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 138530 sys1.cdo[3]
.sym 138535 LORA_BUSY_SB_LUT4_I2_I0
.sym 138536 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 138537 sys1.tcount_SB_DFFSR_Q_24_D_SB_LUT4_I2_I1
.sym 138538 M2_ON_OFF_SB_LUT4_I0_O
.sym 138539 sys1.uart2.ove_SB_LUT4_I3_I1
.sym 138540 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 138541 sys1.ove2
.sym 138542 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 138543 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138544 sys1.cpu.regs[7][4]
.sym 138545 sys1.cpu.regs[5][4]
.sym 138548 sys1.uart2.rxst0_SB_LUT4_I3_O
.sym 138549 sys1.urd2
.sym 138550 sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138551 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138552 sys1.cpu.regs[3][4]
.sym 138553 sys1.cpu.regs[1][4]
.sym 138554 sys1.dv2
.sym 138560 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 138561 LORA_DIO1_SB_LUT4_I1_I3
.sym 138562 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138563 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138564 sys1.cpu.regs[1][4]
.sym 138565 sys1.cpu.regs[5][4]
.sym 138566 sys1.cpu.regsD[7]
.sym 138572 sys1.cpu.opvalid
.sym 138573 sys1.cpu.IR[20]
.sym 138574 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 138575 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 138576 sys1.cpu.regsQ2_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 138577 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 138580 sys1.cpu.PCci[4]
.sym 138581 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 138582 sys1.cpu.regsD[6]
.sym 138586 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 138587 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 138588 sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 138589 sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I3
.sym 138592 sys1.cpu.PCci[18]
.sym 138593 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 138594 sys1.cpu.regsD[8]
.sym 138598 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 138599 sys1.cpu.rdata_SB_LUT4_O_26_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 138600 sys1.tcount[5]
.sym 138601 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138603 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138604 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 138605 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138607 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138608 sys1.cpu.regs[5][6]
.sym 138609 sys1.cpu.regs[1][6]
.sym 138610 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 138611 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138612 sys1.cpu.regs[6][4]
.sym 138613 sys1.cpu.regs[4][4]
.sym 138614 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138615 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138616 sys1.cpu.regs[0][4]
.sym 138617 sys1.cpu.regs[4][4]
.sym 138618 sys1.cpu.regsQ1_SB_LUT4_O_29_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 138619 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138620 sys1.cpu.regs[2][4]
.sym 138621 sys1.cpu.regs[0][4]
.sym 138622 sys1.cpu.regsD[4]
.sym 138626 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 138627 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I1
.sym 138628 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I2
.sym 138629 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I3
.sym 138630 sys1.cpu.regsD[4]
.sym 138634 sys1.cpu.regsD[6]
.sym 138639 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138640 sys1.cpu.regs[6][6]
.sym 138641 sys1.cpu.regs[2][6]
.sym 138642 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 138643 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I1
.sym 138644 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.sym 138645 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 138647 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 138648 EN_5V_M4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138649 sys1.cpu.regs[14][6]
.sym 138650 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138651 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 138652 sys1.cpu.regs[10][6]
.sym 138653 sys1.cpu.regs[11][6]
.sym 138654 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138655 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138656 sys1.cpu.regs[6][6]
.sym 138657 sys1.cpu.regs[2][6]
.sym 138658 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 138659 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138660 sys1.cpu.regs[10][6]
.sym 138661 sys1.cpu.regs[11][6]
.sym 138663 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 138667 $PACKER_VCC_NET
.sym 138668 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 138672 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 138674 sys1.wr_spi_ICE
.sym 138675 sys1.cdo_SB_LUT4_O_I3
.sym 138676 sys1.dout_spi_ICE[22]
.sym 138677 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 138678 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 138679 LORA_DIO1_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 138680 sys1.cpu.rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 138681 sys1.cpu.rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 138684 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 138685 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138686 ICE_LED2_SB_LUT4_I2_O
.sym 138687 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 138688 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138689 sys1.tcount[2]
.sym 138690 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 138691 sys1.uart2.stopb
.sym 138692 sys1.tcount[3]
.sym 138693 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138694 sys1.uart2.shrx[3]
.sym 138698 sys1.uart2.shrx[2]
.sym 138702 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138703 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138704 sys1.cpu.regs[12][5]
.sym 138705 sys1.cpu.regs[13][5]
.sym 138706 sys1.uart2.shrx[6]
.sym 138710 sys1.uart2.shrx[8]
.sym 138716 sys1.cpu.regsQ1_SB_LUT4_O_28_I2
.sym 138717 sys1.cpu.regsQ1_SB_LUT4_O_28_I3
.sym 138718 sys1.cpu.aluIn1_SB_LUT4_O_21_I0
.sym 138719 sys1.cpu.regsQ1_SB_LUT4_O_28_I2
.sym 138720 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 138721 sys1.cpu.regsQ1_SB_LUT4_O_28_I3
.sym 138722 sys1.cpu.rdata_SB_LUT4_O_28_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 138723 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 138724 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 138725 sys1.uart2_do[3]
.sym 138726 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138727 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 138728 sys1.cpu.regs[8][3]
.sym 138729 sys1.cpu.regs[9][3]
.sym 138732 sys1.cpu.regsQ1_SB_LUT4_O_30_I2
.sym 138733 sys1.cpu.regsQ1_SB_LUT4_O_30_I3
.sym 138734 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 138735 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138736 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138737 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138738 sys1.cpu.opvalid
.sym 138739 sys1.cpu.IR[20]
.sym 138740 sys1.cpu.regs[11][3]
.sym 138741 sys1.cpu.regs[10][3]
.sym 138742 sys1.cpu.opvalid
.sym 138743 sys1.cpu.IR[20]
.sym 138744 sys1.cpu.regs[9][3]
.sym 138745 sys1.cpu.regs[8][3]
.sym 138746 sys1.cpu.regsD[3]
.sym 138751 sys1.cpu.IR[15]
.sym 138752 sys1.cpu.regs[13][5]
.sym 138753 sys1.cpu.regs[12][5]
.sym 138754 sys1.cpu.IR[15]
.sym 138755 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 138756 sys1.cpu.regs[10][3]
.sym 138757 sys1.cpu.regs[11][3]
.sym 138759 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 138760 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138761 sys1.tcount[7]
.sym 138762 sys1.dout_spi_ICE[11]
.sym 138763 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138764 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 138765 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 138767 sys1.cpu.rdata_SB_LUT4_O_20_I2_SB_LUT4_O_I1
.sym 138768 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138769 sys1.tcount[11]
.sym 138770 sys1.uart2.shrx[1]
.sym 138774 sys1.uart2.shrx[2]
.sym 138778 sys1.dout_spi_LORA[1]
.sym 138779 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 138780 sys1.uart2_do[1]
.sym 138781 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 138782 LORA_DIO1_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 138783 LORA_DIO1_SB_LUT4_I1_O
.sym 138784 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 138785 sys1.tcount[1]
.sym 138786 sys1.dout_spi_LORA[7]
.sym 138787 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 138788 EN_5V_UP$SB_IO_OUT
.sym 138789 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 138791 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138792 sys1.cpu.regs[7][23]
.sym 138793 sys1.cpu.regs[3][23]
.sym 138794 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138795 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 138796 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138797 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138798 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 138799 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138800 sys1.cpu.regs[7][23]
.sym 138801 sys1.cpu.regs[5][23]
.sym 138802 sys1.cpu.regsQ1_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138803 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138804 sys1.cpu.regs[3][23]
.sym 138805 sys1.cpu.regs[1][23]
.sym 138806 sys1.cpu.regsD[23]
.sym 138810 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138811 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 138812 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 138813 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 138815 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138816 sys1.cpu.regs[1][23]
.sym 138817 sys1.cpu.regs[5][23]
.sym 138819 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138820 sys1.cpu.regs[0][23]
.sym 138821 sys1.cpu.regs[4][23]
.sym 138822 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 138823 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 138824 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138825 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138827 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138828 sys1.cpu.regs[6][23]
.sym 138829 sys1.cpu.regs[2][23]
.sym 138830 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 138831 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 138832 sys1.cpu.regsQ1_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 138833 sys1.cpu.regsQ1_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 138834 sys1.tcount[26]
.sym 138835 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 138836 sys1.tcount[27]
.sym 138837 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 138838 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 138839 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 138840 sys1.tcount[25]
.sym 138841 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 138842 sys1.cpu.regsD[3]
.sym 138846 sys1.cpu.regsD[5]
.sym 138850 sys1.cpu.regsQ1_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 138851 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138852 sys1.cpu.regs[2][23]
.sym 138853 sys1.cpu.regs[0][23]
.sym 138854 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 138855 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138856 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138857 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138862 sys1.tcount[9]
.sym 138863 sys1.tcount[28]
.sym 138864 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 138865 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 138868 sys1.tcount[11]
.sym 138869 sys1.tcount_SB_DFFSR_Q_20_D_SB_LUT4_I2_I1
.sym 138870 sys1.cpu.regsD[21]
.sym 138874 sys1.cpu.regsD[20]
.sym 138878 sys1.cpu.regsD[23]
.sym 138882 sys1.cpu.regsD[16]
.sym 138886 sys1.cpu.IR[15]
.sym 138887 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 138888 sys1.cpu.regs[10][23]
.sym 138889 sys1.cpu.regs[11][23]
.sym 138890 sys1.tcount[17]
.sym 138891 sys1.tcount[22]
.sym 138892 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 138893 sys1.cdo_SB_LUT4_O_6_I3_SB_DFFE_D_Q
.sym 138895 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 138896 sys1.cpu.regs[14][23]
.sym 138897 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138898 sys1.cpu.regsD[23]
.sym 138902 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138903 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138904 sys1.cpu.regs[10][23]
.sym 138905 sys1.cpu.regs[11][23]
.sym 138906 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 138907 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 138908 sys1.cpu.regs[8][23]
.sym 138909 sys1.cpu.regs[9][23]
.sym 138910 sys1.cpu.regsD[22]
.sym 138914 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138915 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138916 sys1.cpu.regs[8][23]
.sym 138917 sys1.cpu.regs[9][23]
.sym 138918 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 138919 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 138920 sys1.cpu.regs[8][22]
.sym 138921 sys1.cpu.regs[9][22]
.sym 138922 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 138923 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 138924 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 138925 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 138927 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138928 sys1.cpu.regs[4][22]
.sym 138929 sys1.cpu.regs[0][22]
.sym 138930 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 138931 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 138932 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138933 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138934 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138935 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138936 sys1.cpu.regs[6][22]
.sym 138937 sys1.cpu.regs[2][22]
.sym 138938 sys1.cpu.regsD[22]
.sym 138944 sys1.cdo_SB_LUT4_O_6_I3_SB_DFFE_D_Q
.sym 138947 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138948 sys1.cpu.regs[6][22]
.sym 138949 sys1.cpu.regs[2][22]
.sym 138950 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138951 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138952 sys1.cpu.regs[7][22]
.sym 138953 sys1.cpu.regs[3][22]
.sym 138954 sys1.cpu.regsD[22]
.sym 138958 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 138959 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138960 sys1.cpu.regs[0][22]
.sym 138961 sys1.cpu.regs[1][22]
.sym 138962 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138963 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138964 sys1.cpu.regs[8][22]
.sym 138965 sys1.cpu.regs[9][22]
.sym 138967 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138968 sys1.cpu.regs[5][22]
.sym 138969 sys1.cpu.regs[1][22]
.sym 138970 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 138971 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 138972 sys1.cpu.regs[4][22]
.sym 138973 sys1.cpu.regs[5][22]
.sym 138974 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 138975 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 138976 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 138977 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 138979 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138980 sys1.cpu.regs[7][22]
.sym 138981 sys1.cpu.regs[3][22]
.sym 138983 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 138984 sys1.cpu.regs[14][20]
.sym 138985 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 138986 sys1.cpu.regsD[22]
.sym 138994 sys1.cpu.aluIn1_SB_LUT4_O_8_I0
.sym 138995 sys1.cpu.aluIn1_SB_LUT4_O_8_I1
.sym 138996 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 138997 sys1.cpu.aluIn1_SB_LUT4_O_8_I3
.sym 138999 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 139000 sys1.cpu.regs[10][16]
.sym 139001 sys1.cpu.regs[11][16]
.sym 139002 sys1.cpu.IR[15]
.sym 139003 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 139004 sys1.cpu.regs[10][16]
.sym 139005 sys1.cpu.regs[11][16]
.sym 139006 sys1.cpu.regsD[16]
.sym 139012 sys1.cpu.aluIn1_SB_LUT4_O_8_I1
.sym 139013 sys1.cpu.aluIn1_SB_LUT4_O_8_I3
.sym 139015 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 139016 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 139017 sys1.cpu.regs[14][16]
.sym 139018 sys1.cpu.regsD[16]
.sym 139022 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 139023 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 139024 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139025 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139026 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 139027 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 139028 sys1.cpu.regs[8][16]
.sym 139029 sys1.cpu.regs[9][16]
.sym 139030 sys1.cpu.aluIn1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 139031 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 139032 sys1.cpu.regs[3][16]
.sym 139033 sys1.cpu.regs[1][16]
.sym 139034 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 139035 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 139036 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139037 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139038 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 139039 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I1
.sym 139040 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I2
.sym 139041 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 139042 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 139043 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 139044 sys1.cpu.regs[8][16]
.sym 139045 sys1.cpu.regs[9][16]
.sym 139046 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 139047 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 139048 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139049 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139050 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 139051 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 139052 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139053 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139054 sys1.cpu.regsD[21]
.sym 139058 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 139059 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 139060 sys1.cpu.regs[7][16]
.sym 139061 sys1.cpu.regs[3][16]
.sym 139062 sys1.cpu.regsD[2]
.sym 139066 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 139067 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 139068 sys1.cpu.regs[0][16]
.sym 139069 sys1.cpu.regs[1][16]
.sym 139070 sys1.cpu.aluIn1_SB_LUT4_O_8_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 139071 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 139072 sys1.cpu.regs[8][20]
.sym 139073 sys1.cpu.regs[9][20]
.sym 139074 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 139075 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139076 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139077 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139079 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 139080 sys1.cpu.regs[10][20]
.sym 139081 sys1.cpu.regs[11][20]
.sym 139083 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 139084 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 139085 sys1.cpu.regs[14][20]
.sym 139087 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 139088 sys1.cpu.regs[14][18]
.sym 139089 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 139094 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 139095 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 139096 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139097 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139098 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 139099 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 139100 sys1.cpu.regs[8][20]
.sym 139101 sys1.cpu.regs[9][20]
.sym 139102 sys1.cpu.regsD[16]
.sym 139106 sys1.cpu.IR[15]
.sym 139107 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 139108 sys1.cpu.regs[10][20]
.sym 139109 sys1.cpu.regs[11][20]
.sym 139113 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 139114 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 139115 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 139116 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139117 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139118 sys1.cpu.regsD[18]
.sym 139124 sys1.cpu.aluIn1_SB_LUT4_O_4_I1
.sym 139125 sys1.cpu.aluIn1_SB_LUT4_O_4_I3
.sym 139130 sys1.cpu.aluIn1_SB_LUT4_O_6_I0
.sym 139131 sys1.cpu.aluIn1_SB_LUT4_O_6_I1
.sym 139132 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 139133 sys1.cpu.aluIn1_SB_LUT4_O_6_I3
.sym 139134 sys1.cpu.aluIn1_SB_LUT4_O_4_I0
.sym 139135 sys1.cpu.aluIn1_SB_LUT4_O_4_I1
.sym 139136 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 139137 sys1.cpu.aluIn1_SB_LUT4_O_4_I3
.sym 139142 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 139143 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 139144 sys1.cpu.regs[10][19]
.sym 139145 sys1.cpu.regs[11][19]
.sym 139146 sys1.cpu.aluIn1_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 139147 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 139148 sys1.cpu.regs[3][18]
.sym 139149 sys1.cpu.regs[1][18]
.sym 139150 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 139151 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 139152 sys1.cpu.aluIn1_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 139153 sys1.cpu.aluIn1_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 139154 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 139155 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 139156 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 139157 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 139158 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 139159 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139160 sys1.cpu.regs[11][2]
.sym 139161 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 139162 sys1.cpu.regsD[18]
.sym 139166 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 139167 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139168 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139169 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139170 sys1.cpu.regsD[19]
.sym 139174 sys1.cpu.regsD[18]
.sym 139178 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 139179 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 139180 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 139181 sys1.cpu.regs[14][19]
.sym 139182 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 139183 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 139184 sys1.cpu.regs[6][18]
.sym 139185 sys1.cpu.regs[2][18]
.sym 139186 sys1.cpu.opvalid
.sym 139187 sys1.cpu.IR[15]
.sym 139188 sys1.cpu.regs[13][2]
.sym 139189 sys1.cpu.regs[12][2]
.sym 139190 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 139191 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 139192 sys1.cpu.regs[0][18]
.sym 139193 sys1.cpu.regs[1][18]
.sym 139194 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 139195 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 139196 sys1.cpu.regs[6][18]
.sym 139197 sys1.cpu.regs[4][18]
.sym 139198 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 139199 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 139200 sys1.cpu.regsQ1_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 139201 sys1.cpu.regs[14][2]
.sym 139202 sys1.cpu.aluIn1_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 139203 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 139204 sys1.cpu.regs[2][18]
.sym 139205 sys1.cpu.regs[0][18]
.sym 139207 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 139208 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 139209 sys1.cpu.regs[14][19]
.sym 139210 sys1.cpu.regsD[18]
.sym 139214 sys1.cpu.opvalid
.sym 139215 sys1.cpu.IR[15]
.sym 139216 sys1.cpu.regs[13][19]
.sym 139217 sys1.cpu.regs[12][19]
.sym 139219 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 139220 sys1.cpu.regs[14][2]
.sym 139221 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 139222 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 139223 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 139224 sys1.cpu.regs[12][2]
.sym 139225 sys1.cpu.regs[13][2]
.sym 139226 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 139227 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 139228 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 139229 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_O_I3
.sym 139230 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 139231 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 139232 sys1.cpu.regs[10][2]
.sym 139233 sys1.cpu.regs[11][2]
.sym 139235 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 139236 sys1.cpu.regs[12][19]
.sym 139237 sys1.cpu.regs[13][19]
.sym 139238 sys1.cpu.regsD[19]
.sym 139272 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139273 sys1.uwrtx0
.sym 139282 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139292 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 139293 sys1.uart0.dv_SB_LUT4_I2_O
.sym 139296 sys1.uart0.dv_SB_LUT4_I2_O
.sym 139297 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O
.sym 139303 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 139308 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 139311 $PACKER_VCC_NET
.sym 139312 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 139316 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 139320 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 139322 sys1.wr_spi_ICE
.sym 139323 sys1.cdo[9]
.sym 139324 sys1.dout_spi_ICE[8]
.sym 139325 sys1.spi0.shreg_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 139328 sys1.mc_flag_SB_LUT4_I2_I1
.sym 139329 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 139332 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 139333 sys1.mc_flag_SB_LUT4_I2_I1
.sym 139335 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 139340 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 139343 $PACKER_VCC_NET
.sym 139344 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 139347 $PACKER_VCC_NET
.sym 139348 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 139352 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 139356 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 139358 sys1.wr_spi_ICE
.sym 139359 sys1.cdo[12]
.sym 139360 sys1.dout_spi_ICE[11]
.sym 139361 sys1.spi0.shreg_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 139364 sys1.uart0.dv_SB_LUT4_I2_O
.sym 139365 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 139369 sys1.control_ICE[10]
.sym 139370 EN_5V_UP_SB_DFFESR_Q_D
.sym 139374 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 139378 EN_1V4_M4_SB_DFFESR_Q_D
.sym 139382 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 139383 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 139384 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 139385 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 139390 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 139391 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 139392 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139393 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 139394 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 139395 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139396 sys1.dout_spi_ICE[12]
.sym 139397 sys1.dout_spi_ICE[8]
.sym 139399 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 139403 sys1.control_ICE[9]
.sym 139404 $PACKER_VCC_NET
.sym 139405 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 139407 sys1.control_ICE[10]
.sym 139408 $PACKER_VCC_NET
.sym 139409 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 139411 sys1.control_ICE[11]
.sym 139412 $PACKER_VCC_NET
.sym 139413 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 139415 sys1.control_ICE[12]
.sym 139416 $PACKER_VCC_NET
.sym 139417 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 139418 sys1.cdo[11]
.sym 139422 ICE_MOSI_SB_LUT4_O_I0
.sym 139423 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 139424 ICE_MOSI_SB_LUT4_O_I2
.sym 139425 ICE_MOSI_SB_LUT4_O_I3
.sym 139426 sys1.cdo[6]
.sym 139431 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 139436 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 139440 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 139443 $PACKER_VCC_NET
.sym 139444 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 139448 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 139452 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 139454 sys1.wr_spi_ICE
.sym 139455 sys1.cdo[8]
.sym 139456 sys1.dout_spi_ICE[7]
.sym 139457 sys1.spi0.shreg_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 139459 sys1.wr_spi_ICE
.sym 139460 sys1.cdo[7]
.sym 139461 sys1.dout_spi_ICE[6]
.sym 139462 sys1.mc_flag_SB_DFFE_Q_D
.sym 139469 sys1.control_ICE[9]
.sym 139473 sys1.mc_flag_SB_DFFE_Q_E
.sym 139488 LORA_DIO1_SB_LUT4_I1_I3
.sym 139489 EN_1V4_M4_SB_LUT4_I1_I3
.sym 139491 sys1.mc_flag_SB_DFFE_Q_D
.sym 139492 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 139493 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 139494 sys1.cdo[3]
.sym 139499 LORA_CS_SB_LUT4_O_I2
.sym 139500 LORA_BUSY_SB_LUT4_I2_I0
.sym 139501 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 139502 sys1.uart0.ove_SB_LUT4_I0_O
.sym 139503 sys1.uart1.ove_SB_LUT4_I3_I1
.sym 139504 sys1.uart1.ove_SB_LUT4_I3_I2
.sym 139505 sys1.ove1
.sym 139509 sys1.control_ICE[11]
.sym 139511 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I1
.sym 139512 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I2
.sym 139513 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3
.sym 139518 LORA_BUSY_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 139519 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139520 sys1.dout_spi_ICE[0]
.sym 139521 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139522 sys1.cdo[11]
.sym 139526 sys1.cdo[3]
.sym 139531 sys1.uart2.ove_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 139532 sys1.uart2.ove_SB_LUT4_I3_O
.sym 139533 sys1.uart1.ove_SB_LUT4_I3_O
.sym 139534 sys1.irqvect[5][3]
.sym 139535 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 139536 sys1.irqvect[7][3]
.sym 139537 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 139538 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 139539 sys1.irqvect[2][3]
.sym 139540 sys1.irqvect[6][3]
.sym 139541 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 139542 sys1.cdo[2]
.sym 139547 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 139548 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 139549 sys1.cpu.IR[5]
.sym 139550 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 139551 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 139552 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 139553 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 139554 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 139555 sys1.irqvect[0][3]
.sym 139556 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 139557 sys1.irqvect[4][3]
.sym 139560 sys1.irqen[2]
.sym 139561 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139564 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 139565 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 139566 sys1.cpu.rdata_SB_LUT4_O_29_I0
.sym 139567 sys1.cpu.rdata_SB_LUT4_O_29_I1
.sym 139568 sys1.cpu.rdata_SB_LUT4_O_29_I2
.sym 139569 sys1.cpu.rdata_SB_LUT4_O_29_I3
.sym 139572 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 139573 LORA_BUSY_SB_LUT4_I2_I0
.sym 139576 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2
.sym 139577 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_I3
.sym 139578 sys1.cdo[2]
.sym 139584 sys1.cpu.PCci[6]
.sym 139585 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 139588 sys1.cpu.IR[1]
.sym 139589 sys1.cpu.IR[0]
.sym 139592 sys1.irqen[1]
.sym 139593 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139594 sys1.cpu.rdata_SB_LUT4_O_30_I0
.sym 139595 sys1.cpu.rdata_SB_LUT4_O_30_I1
.sym 139596 sys1.cpu.rdata_SB_LUT4_O_30_I2
.sym 139597 sys1.cpu.rdata_SB_LUT4_O_30_I3
.sym 139598 sys1.cdi[0]
.sym 139602 sys1.cdi[23]
.sym 139606 sys1.cpu.PC[4]
.sym 139610 sys1.cpu.PC[18]
.sym 139614 sys1.cpu.PC[20]
.sym 139618 sys1.cdi[1]
.sym 139622 sys1.cdo[1]
.sym 139626 sys1.cdo[2]
.sym 139630 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 139631 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 139632 sys1.cpu.regsQ1_SB_LUT4_O_27_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 139633 sys1.cpu.regs[14][6]
.sym 139634 sys1.cpu.aluIn1_SB_LUT4_O_19_I0
.sym 139635 sys1.cpu.regsQ1_SB_LUT4_O_27_I2
.sym 139636 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 139637 sys1.cpu.regsQ1_SB_LUT4_O_27_I3
.sym 139638 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 139639 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 139640 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139641 sys1.cpu.regsQ1_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139643 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 139644 sys1.cpu.regs[12][6]
.sym 139645 sys1.cpu.regs[13][6]
.sym 139648 sys1.cpu.regsQ1_SB_LUT4_O_27_I2
.sym 139649 sys1.cpu.regsQ1_SB_LUT4_O_27_I3
.sym 139650 sys1.cpu.opvalid
.sym 139651 sys1.cpu.IR[15]
.sym 139652 sys1.cpu.regs[13][6]
.sym 139653 sys1.cpu.regs[12][6]
.sym 139654 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139655 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 139656 sys1.dout_spi_ICE[22]
.sym 139657 sys1.dout_spi_ICE[18]
.sym 139658 sys1.cpu.regsD[6]
.sym 139662 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 139663 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139664 sys1.dout_spi_ICE[6]
.sym 139665 sys1.dout_spi_ICE[2]
.sym 139666 sys1.dout_spi_ICE[3]
.sym 139667 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139668 ICE_LED3$SB_IO_OUT
.sym 139669 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 139670 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 139671 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139672 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139673 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139674 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 139675 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139676 sys1.dout_spi_ICE[7]
.sym 139677 sys1.dout_spi_ICE[3]
.sym 139678 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 139679 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139680 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139681 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139682 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139683 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 139684 sys1.dout_spi_ICE[23]
.sym 139685 sys1.dout_spi_ICE[19]
.sym 139687 sys1.wr_spi_ICE
.sym 139688 sys1.cdo[1]
.sym 139689 sys1.dout_spi_ICE[0]
.sym 139691 sys1.wr_spi_ICE
.sym 139692 sys1.cdo[2]
.sym 139693 sys1.dout_spi_ICE[1]
.sym 139694 sys1.dout_spi_ICE[2]
.sym 139695 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139696 ICE_LED2$SB_IO_OUT
.sym 139697 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 139699 sys1.wr_spi_ICE
.sym 139700 sys1.cdo[4]
.sym 139701 sys1.dout_spi_ICE[3]
.sym 139702 ICE_LED1_SB_LUT4_I0_O
.sym 139703 sys1.cpu.rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I1
.sym 139704 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139705 sys1.dout_spi_ICE[1]
.sym 139706 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 139707 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 139708 sys1.dout_spi_ICE[17]
.sym 139709 sys1.dout_spi_ICE[1]
.sym 139710 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 139711 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 139712 sys1.dout_spi_ICE[21]
.sym 139713 sys1.dout_spi_ICE[5]
.sym 139715 sys1.wr_spi_ICE
.sym 139716 sys1.cdo[3]
.sym 139717 sys1.dout_spi_ICE[2]
.sym 139718 sys1.cpu.regsD[5]
.sym 139722 sys1.cpu.regsD[6]
.sym 139726 sys1.dout_spi_LORA[2]
.sym 139727 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 139728 sys1.uart2_do[2]
.sym 139729 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 139730 sys1.dout_spi_LORA[4]
.sym 139731 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 139732 sys1.dout_spi_ICE[4]
.sym 139733 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139734 sys1.cpu.regsD[3]
.sym 139738 sys1.uart2.ove_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I0
.sym 139739 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 139740 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 139741 sys1.tcount_SB_DFFSR_Q_27_D_SB_LUT4_I0_I3
.sym 139743 sys1.cpu.rdata_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.sym 139744 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 139745 sys1.tcount_SB_DFFSR_Q_29_D_SB_LUT4_I2_I1
.sym 139746 sys1.cpu.regsD[4]
.sym 139751 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 139755 $PACKER_VCC_NET
.sym 139756 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 139759 $PACKER_VCC_NET
.sym 139760 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 139764 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 139767 $PACKER_VCC_NET
.sym 139768 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 139772 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 139774 sys1.wr_spi_ICE
.sym 139775 sys1.cdo_SB_LUT4_O_1_I3
.sym 139776 sys1.dout_spi_ICE[21]
.sym 139777 sys1.spi0.shreg_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 139778 sys1.dout_spi_ICE[22]
.sym 139779 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139780 sys1.tcount[22]
.sym 139781 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139783 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 139788 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 139791 $PACKER_VCC_NET
.sym 139792 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 139796 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 139798 sys1.wr_spi_ICE
.sym 139799 sys1.cdo_SB_LUT4_O_4_I3
.sym 139800 sys1.dout_spi_ICE[18]
.sym 139801 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 139802 LORA_DIO1_SB_LUT4_I1_I2
.sym 139803 LORA_BUSY_SB_LUT4_I2_O
.sym 139804 EN_5V_M4_SB_LUT4_I3_I0_SB_LUT4_O_I1
.sym 139805 sys1.uart2_do[0]
.sym 139806 gpout_bus[20]
.sym 139807 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 139808 sys1.tcount[20]
.sym 139809 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139810 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 139811 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 139812 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I2
.sym 139813 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 139815 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 139819 $PACKER_VCC_NET
.sym 139820 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 139824 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 139828 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 139831 $PACKER_VCC_NET
.sym 139832 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 139836 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 139838 sys1.wr_spi_ICE
.sym 139839 sys1.cdo_SB_LUT4_O_5_I3
.sym 139840 sys1.dout_spi_ICE[17]
.sym 139841 sys1.spi0.shreg_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 139842 sys1.dout_spi_LORA[3]
.sym 139843 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 139844 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 139845 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I3
.sym 139846 sys1.dout_spi_ICE[18]
.sym 139847 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139848 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 139849 sys1.cdo_SB_LUT4_O_5_I3_SB_DFFE_D_Q
.sym 139850 sys1.cpu.regsD[23]
.sym 139854 sys1.dout_spi_ICE[26]
.sym 139855 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139856 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 139857 sys1.tcount_SB_DFFSR_Q_5_D_SB_LUT4_I1_I2
.sym 139858 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 139859 sys1.tcount_SB_DFFSR_Q_D_SB_LUT4_I2_I0
.sym 139860 sys1.tcount[31]
.sym 139861 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139864 sys1.cpu.PCci[23]
.sym 139865 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 139866 sys1.cpu.aluIn1_SB_LUT4_O_14_I0
.sym 139867 sys1.cpu.regsQ1_SB_LUT4_O_10_I2
.sym 139868 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 139869 sys1.cpu.regsQ1_SB_LUT4_O_10_I3
.sym 139872 sys1.cpu.regsQ1_SB_LUT4_O_10_I2
.sym 139873 sys1.cpu.regsQ1_SB_LUT4_O_10_I3
.sym 139874 ICE_LED1$SB_IO_OUT
.sym 139875 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 139876 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 139877 ICE_LED1_SB_LUT4_I0_I3
.sym 139880 sys1.cpu.PCci[17]
.sym 139881 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 139882 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 139883 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 139884 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I2
.sym 139885 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 139887 sys1.cpu.rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 139888 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139889 sys1.tcount[18]
.sym 139893 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 139894 sys1.dout_spi_ICE[17]
.sym 139895 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139896 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 139897 sys1.cdo_SB_LUT4_O_6_I3_SB_DFFE_D_Q
.sym 139898 sys1.dout_spi_ICE[9]
.sym 139899 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139900 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 139901 sys1.tcount_SB_DFFSR_Q_22_D_SB_LUT4_I2_I1
.sym 139903 sys1.cpu.rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 139904 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139905 sys1.tcount[26]
.sym 139906 sys1.cpu.regsD[18]
.sym 139911 sys1.cpu.rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 139912 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139913 sys1.tcount[17]
.sym 139914 gpout_bus[16]
.sym 139915 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 139916 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 139917 sys1.cdo_SB_LUT4_O_7_I3_SB_DFFE_D_Q
.sym 139921 sys1.cdo[7]
.sym 139923 sys1.cpu.rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 139924 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139925 sys1.tcount[16]
.sym 139926 sys1.cdo_SB_LUT4_O_6_I3
.sym 139930 sys1.cdo_SB_LUT4_O_4_I3
.sym 139935 sys1.cpu.rdata_SB_LUT4_O_22_I2_SB_LUT4_O_I1
.sym 139936 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 139937 sys1.tcount[9]
.sym 139941 sys1.cdo[3]
.sym 139945 sys1.cpu.regs[0][22]
.sym 139946 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 139947 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I1
.sym 139948 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 139949 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 139950 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 139951 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 139952 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 139953 sys1.cpu.regsQ1_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 139954 sys1.cpu.regsD[22]
.sym 139969 sys1.cdo[7]
.sym 139971 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 139972 sys1.cpu.regs[14][22]
.sym 139973 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 139974 sys1.cpu.regsD[16]
.sym 139978 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 139979 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 139980 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 139981 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 139984 sys1.cpu.PCci[20]
.sym 139985 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 139986 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 139987 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 139988 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 139989 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 139990 sys1.cpu.regsD[22]
.sym 139994 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 139995 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 139996 sys1.cpu.regs[12][23]
.sym 139997 sys1.cpu.regs[13][23]
.sym 140008 sys1.cpu.PCci[21]
.sym 140009 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 140011 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 140012 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 140013 sys1.cpu.IR[20]
.sym 140025 sys1.cpu.aluIn1[20]
.sym 140026 sys1.cpu.regsD[22]
.sym 140032 sys1.cpu.PCci[16]
.sym 140033 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 140035 sys1.cpu.aluAdder_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140036 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 140037 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 140041 sys1.cdo[11]
.sym 140044 sys1.cpu.aluIn1_SB_LUT4_O_I1
.sym 140045 sys1.cpu.aluIn1_SB_LUT4_O_I3
.sym 140046 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 140047 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 140048 sys1.cpu.aluIn1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140049 sys1.cpu.aluIn1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140050 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140051 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140052 sys1.cpu.regs[7][16]
.sym 140053 sys1.cpu.regs[5][16]
.sym 140054 sys1.cdo_SB_LUT4_O_5_I3
.sym 140061 sys1.cdo[9]
.sym 140062 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 140063 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140064 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 140065 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140066 sys1.cpu.aluIn1_SB_LUT4_O_I0
.sym 140067 sys1.cpu.aluIn1_SB_LUT4_O_I1
.sym 140068 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 140069 sys1.cpu.aluIn1_SB_LUT4_O_I3
.sym 140072 sys1.cpu.aluIn1_SB_LUT4_O_27_I2
.sym 140073 sys1.cpu.aluIn1_SB_LUT4_O_27_I3
.sym 140074 sys1.cpu.aluIn1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 140075 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140076 sys1.cpu.regs[2][16]
.sym 140077 sys1.cpu.regs[0][16]
.sym 140078 sys1.cpu.regsD[22]
.sym 140082 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140083 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140084 sys1.cpu.regs[6][16]
.sym 140085 sys1.cpu.regs[4][16]
.sym 140086 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 140087 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 140088 sys1.cpu.regs[6][16]
.sym 140089 sys1.cpu.regs[2][16]
.sym 140092 sys1.cpu.PCci[2]
.sym 140093 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 140094 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 140095 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 140096 sys1.cpu.regs[4][16]
.sym 140097 sys1.cpu.regs[5][16]
.sym 140098 sys1.cpu.regsD[16]
.sym 140103 sys1.cpu.IR[15]
.sym 140104 sys1.cpu.regs[13][18]
.sym 140105 sys1.cpu.regs[12][18]
.sym 140106 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 140107 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I1
.sym 140108 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 140109 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140110 sys1.cpu.regsD[16]
.sym 140114 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 140115 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140116 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140117 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 140118 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 140119 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 140120 sys1.cpu.regs[10][18]
.sym 140121 sys1.cpu.regs[11][18]
.sym 140122 sys1.cpu.IR[15]
.sym 140123 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140124 sys1.cpu.regs[10][18]
.sym 140125 sys1.cpu.regs[11][18]
.sym 140126 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 140127 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 140128 sys1.cpu.regs[12][18]
.sym 140129 sys1.cpu.regs[13][18]
.sym 140131 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140132 sys1.cpu.regs[14][18]
.sym 140133 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140134 sys1.cpu.regsD[17]
.sym 140138 sys1.cpu.regsD[20]
.sym 140142 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140143 sys1.cpu.regs[11][19]
.sym 140144 sys1.cpu.opvalid
.sym 140145 sys1.cpu.IR[15]
.sym 140146 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 140147 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 140148 sys1.cpu.regs[8][18]
.sym 140149 sys1.cpu.regs[9][18]
.sym 140150 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140151 sys1.cpu.aluIn1_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 140152 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 140153 sys1.cpu.regs[10][19]
.sym 140154 sys1.cpu.aluIn1_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 140155 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140156 sys1.cpu.regs[8][18]
.sym 140157 sys1.cpu.regs[9][18]
.sym 140158 sys1.cpu.regsD[18]
.sym 140162 sys1.cpu.regsD[19]
.sym 140166 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 140167 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I1
.sym 140168 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I2
.sym 140169 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 140172 sys1.cpu.aluIn1_SB_LUT4_O_2_I1
.sym 140173 sys1.cpu.aluIn1_SB_LUT4_O_2_I3
.sym 140174 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140175 sys1.cpu.IR[15]
.sym 140176 sys1.cpu.regs[10][2]
.sym 140177 sys1.cpu.opvalid
.sym 140179 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140180 sys1.cpu.regs[7][17]
.sym 140181 sys1.cpu.regs[3][17]
.sym 140182 sys1.cpu.aluIn1_SB_LUT4_O_2_I0
.sym 140183 sys1.cpu.aluIn1_SB_LUT4_O_2_I1
.sym 140184 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 140185 sys1.cpu.aluIn1_SB_LUT4_O_2_I3
.sym 140186 sys1.cpu.regsD[17]
.sym 140190 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140191 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 140192 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 140193 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 140194 sys1.cpu.regsD[18]
.sym 140198 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 140199 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 140200 sys1.cpu.regs[0][17]
.sym 140201 sys1.cpu.regs[4][17]
.sym 140202 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 140203 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 140204 sys1.cpu.regs[2][17]
.sym 140205 sys1.cpu.regs[3][17]
.sym 140207 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140208 sys1.cpu.regs[4][17]
.sym 140209 sys1.cpu.regs[0][17]
.sym 140210 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 140211 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140212 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140213 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140214 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 140215 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 140216 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 140217 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 140218 sys1.cpu.regsD[17]
.sym 140222 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 140223 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140224 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140225 sys1.cpu.aluIn1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 140226 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 140227 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 140228 sys1.cpu.regs[6][17]
.sym 140229 sys1.cpu.regs[7][17]
.sym 140230 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 140231 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140232 sys1.cpu.regs[10][17]
.sym 140233 sys1.cpu.regs[11][17]
.sym 140234 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 140235 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 140236 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 140237 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140239 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140240 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140241 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140243 sys1.cpu.regs[9][17]
.sym 140244 sys1.cpu.IR[15]
.sym 140245 sys1.cpu.opvalid
.sym 140246 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140247 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140248 sys1.cpu.aluIn1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 140249 sys1.cpu.regs[14][17]
.sym 140250 sys1.cpu.regsD[17]
.sym 140254 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 140255 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 140256 sys1.cpu.regs[10][17]
.sym 140257 sys1.cpu.regs[11][17]
.sym 140258 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140259 sys1.cpu.opvalid
.sym 140260 sys1.cpu.IR[15]
.sym 140261 sys1.cpu.regs[8][17]
.sym 140266 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 140267 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 140268 sys1.cpu.regs[8][17]
.sym 140269 sys1.cpu.regs[9][17]
.sym 140275 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140276 sys1.cpu.regs[14][17]
.sym 140277 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 140282 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 140283 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 140284 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140285 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 140286 sys1.cpu.regsD[17]
.sym 140298 sys1.cdo[11]
.sym 140306 sys1.cdo[6]
.sym 140325 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 140327 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 140331 $PACKER_VCC_NET
.sym 140332 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 140335 $PACKER_VCC_NET
.sym 140336 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 140339 $PACKER_VCC_NET
.sym 140340 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 140344 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 140346 sys1.wr_spi_ICE
.sym 140347 sys1.cdo[29]
.sym 140348 sys1.dout_spi_ICE[28]
.sym 140349 sys1.spi0.shreg_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 140353 sys1.cdo[11]
.sym 140359 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 140363 $PACKER_VCC_NET
.sym 140364 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 140368 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 140371 $PACKER_VCC_NET
.sym 140372 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 140375 $PACKER_VCC_NET
.sym 140376 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 140380 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 140382 sys1.wr_spi_ICE
.sym 140383 sys1.cdo[26]
.sym 140384 sys1.dout_spi_ICE[25]
.sym 140385 sys1.spi0.shreg_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 140390 sys1.irqvect[3][6]
.sym 140391 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 140392 sys1.irqvect[7][6]
.sym 140393 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 140395 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 140396 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 140397 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 140398 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140399 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140400 sys1.dout_spi_ICE[30]
.sym 140401 sys1.dout_spi_ICE[26]
.sym 140402 ICE_MISO$SB_IO_IN
.sym 140408 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 140409 sys1.uart0.dv_SB_LUT4_I2_O
.sym 140410 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140411 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140412 sys1.dout_spi_ICE[28]
.sym 140413 sys1.dout_spi_ICE[24]
.sym 140414 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 140415 sys1.uart0.dv_SB_LUT4_I2_O
.sym 140416 sys1.irqvect[3][11]
.sym 140417 sys1.irqvect[7][11]
.sym 140418 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140419 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140420 sys1.dout_spi_ICE[14]
.sym 140421 sys1.dout_spi_ICE[10]
.sym 140422 sys1.cdo[11]
.sym 140426 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 140427 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140428 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 140429 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 140430 sys1.irqvect[5][11]
.sym 140431 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 140432 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 140433 sys1.irqvect[4][11]
.sym 140434 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 140435 ICE_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 140436 ICE_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140437 ICE_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 140438 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140439 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140440 sys1.dout_spi_ICE[31]
.sym 140441 sys1.dout_spi_ICE[27]
.sym 140442 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140443 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140444 sys1.dout_spi_ICE[15]
.sym 140445 sys1.dout_spi_ICE[11]
.sym 140446 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140447 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140448 sys1.dout_spi_ICE[29]
.sym 140449 sys1.dout_spi_ICE[13]
.sym 140450 ICE_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 140451 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140452 sys1.dout_spi_ICE[25]
.sym 140453 sys1.dout_spi_ICE[9]
.sym 140455 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 140460 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 140464 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 140467 $PACKER_VCC_NET
.sym 140468 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 140471 $PACKER_VCC_NET
.sym 140472 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 140476 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 140478 sys1.wr_spi_ICE
.sym 140479 sys1.cdo[24]
.sym 140480 sys1.dout_spi_ICE[23]
.sym 140481 sys1.spi0.shreg_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 140483 sys1.wr_spi_ICE
.sym 140484 sys1.cdo[0]
.sym 140485 sys1.spi0.sin
.sym 140486 sys1.cdo[11]
.sym 140490 sys1.cdo[6]
.sym 140496 sys1.irqen[3]
.sym 140497 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140500 sys1.irqen[6]
.sym 140501 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140502 sys1.cdo[3]
.sym 140506 sys1.irqvect[2][11]
.sym 140507 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 140508 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 140509 sys1.irqvect[0][11]
.sym 140513 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 140515 LORA_CS_SB_LUT4_O_I2
.sym 140516 LORA_DIO1_SB_LUT4_I1_I3
.sym 140517 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 140518 sys1.cpu.aluIn1[4]
.sym 140519 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 140520 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 140521 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 140524 sys1.irqen[5]
.sym 140525 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140528 sys1.irqen[4]
.sym 140529 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140530 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 140531 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140532 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 140533 sys1.cpu.aluAdder[4]
.sym 140534 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 140535 sys1.cpu.rdata_SB_LUT4_O_27_I1
.sym 140536 sys1.cpu.rdata_SB_LUT4_O_27_I2
.sym 140537 sys1.cpu.rdata_SB_LUT4_O_27_I3
.sym 140540 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 140541 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.sym 140543 sys1.cpu.rdata_SB_LUT4_O_27_I1
.sym 140544 sys1.cpu.rdata_SB_LUT4_O_27_I2
.sym 140545 sys1.cpu.rdata_SB_LUT4_O_27_I3
.sym 140547 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 140548 sys1.cpu.aluIn1[4]
.sym 140549 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 140550 sys1.cpu.opvalid
.sym 140551 sys1.cpu.IR[4]
.sym 140552 sys1.cpu.IR[6]
.sym 140553 sys1.cpu.IR[3]
.sym 140554 sys1.irqvect[1][3]
.sym 140555 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 140556 sys1.irqvect[3][3]
.sym 140557 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 140559 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 140560 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 140561 sys1.cpu.IR[3]
.sym 140562 sys1.cdo[2]
.sym 140566 sys1.cdo[3]
.sym 140570 sys1.cpu.opvalid
.sym 140571 sys1.cpu.IR[5]
.sym 140572 sys1.cpu.IR[6]
.sym 140573 sys1.cpu.IR[4]
.sym 140576 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 140577 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 140580 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 140581 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 140584 sys1.cpu.opvalid
.sym 140585 sys1.cpu.IR[6]
.sym 140588 sys1.cpu.opvalid
.sym 140589 sys1.cpu.IR[6]
.sym 140590 sys1.cpu.IR[1]
.sym 140591 sys1.cpu.IR[0]
.sym 140592 sys1.cpu.IR[2]
.sym 140593 sys1.cpu.IR[3]
.sym 140594 sys1.cpu.opvalid
.sym 140595 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 140596 sys1.cpu.IR[4]
.sym 140597 sys1.cpu.IR[6]
.sym 140598 sys1.cpu.IR[5]
.sym 140599 sys1.cpu.IR[4]
.sym 140600 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 140601 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 140603 sys1.cpu.IR[1]
.sym 140604 sys1.cpu.IR[0]
.sym 140605 sys1.cpu.IR[2]
.sym 140606 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 140607 sys1.cpu.rdata_SB_LUT4_O_25_I1
.sym 140608 EN_5V_M4_SB_LUT4_I3_O
.sym 140609 sys1.cpu.rdata_SB_LUT4_O_25_I3
.sym 140611 sys1.cpu.rdata_SB_LUT4_O_25_I1
.sym 140612 EN_5V_M4_SB_LUT4_I3_O
.sym 140613 sys1.cpu.rdata_SB_LUT4_O_25_I3
.sym 140614 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 140615 sys1.irqvect[0][2]
.sym 140616 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 140617 sys1.irqvect[4][2]
.sym 140618 sys1.cpu.rdata_SB_LUT4_O_31_I0
.sym 140619 sys1.cpu.rdata_SB_LUT4_O_31_I1
.sym 140620 sys1.irqen[0]
.sym 140621 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140622 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 140623 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140624 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 140625 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 140626 sys1.cdo[0]
.sym 140630 sys1.irqvect[1][2]
.sym 140631 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 140632 sys1.irqvect[6][2]
.sym 140633 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 140634 sys1.irqvect[3][2]
.sym 140635 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 140636 sys1.irqvect[5][2]
.sym 140637 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 140638 sys1.cdo[5]
.sym 140642 sys1.cdo[4]
.sym 140647 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140648 sys1.cpu.regs[4][6]
.sym 140649 sys1.cpu.regs[0][6]
.sym 140650 sys1.cdo[2]
.sym 140654 sys1.cdo[3]
.sym 140658 sys1.dout_spi_ICE[24]
.sym 140659 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140660 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 140661 sys1.tcount_SB_DFFSR_Q_7_D_SB_LUT4_I2_I1
.sym 140662 sys1.cpu.regsD_SB_LUT4_O_28_I0
.sym 140663 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 140664 sys1.cpu.regsD_SB_LUT4_O_28_I2
.sym 140665 sys1.cpu.regsD_SB_LUT4_O_28_I3
.sym 140667 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I1
.sym 140668 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2
.sym 140669 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140671 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I1
.sym 140672 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.sym 140673 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140674 sys1.cpu.regsD_SB_LUT4_O_29_I0
.sym 140675 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 140676 sys1.cpu.regsD_SB_LUT4_O_29_I2
.sym 140677 sys1.cpu.regsD_SB_LUT4_O_29_I3
.sym 140678 sys1.dout_spi_ICE[6]
.sym 140679 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140680 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 140681 sys1.tcount_SB_DFFSR_Q_28_D_SB_LUT4_I0_I2
.sym 140682 EN_5V_M4_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 140683 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 140684 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 140685 sys1.dout_spi_LORA[6]
.sym 140686 sys1.cpu.regsD[6]
.sym 140693 sys1.cpu.regs[4]_SB_DFFE_Q_E
.sym 140696 LORA_DIO1_SB_LUT4_I1_I2
.sym 140697 LORA_BUSY_SB_LUT4_I2_I0
.sym 140701 ICE_LED4_SB_DFFESR_Q_D
.sym 140704 EN_5V_M4_SB_DFFESR_Q_D
.sym 140705 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 140708 sys1.cpu.PCci[5]
.sym 140709 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 140710 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 140711 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140712 sys1.dout_spi_ICE[16]
.sym 140713 sys1.dout_spi_ICE[0]
.sym 140714 ICE_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140715 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140716 sys1.dout_spi_ICE[20]
.sym 140717 sys1.dout_spi_ICE[4]
.sym 140718 sys1.cpu.aluIn1[3]
.sym 140719 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 140720 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 140721 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 140722 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 140723 sys1.irqvect[2][2]
.sym 140724 sys1.irqvect[7][2]
.sym 140725 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 140726 sys1.dout_spi_ICE[23]
.sym 140727 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140728 gpout_bus[23]
.sym 140729 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 140731 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 140732 sys1.cpu.aluIn1[3]
.sym 140733 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 140734 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 140735 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140736 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 140737 sys1.cpu.aluAdder[3]
.sym 140738 sys1.cdo[2]
.sym 140743 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 140748 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 140751 $PACKER_VCC_NET
.sym 140752 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 140756 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 140759 $PACKER_VCC_NET
.sym 140760 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 140764 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 140766 sys1.wr_spi_ICE
.sym 140767 sys1.cdo_SB_LUT4_O_3_I3
.sym 140768 sys1.dout_spi_ICE[19]
.sym 140769 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 140771 sys1.wr_spi_ICE
.sym 140772 sys1.cdo[5]
.sym 140773 sys1.dout_spi_ICE[4]
.sym 140774 sys1.cpu.regsD[5]
.sym 140780 ICE_LED1_SB_DFFESR_Q_D
.sym 140781 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 140782 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 140783 sys1.cdo_SB_LUT4_O_I3_SB_DFFE_D_Q
.sym 140784 sys1.tcount[23]
.sym 140785 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140786 sys1.cpu.aluIn1_SB_LUT4_O_25_I0
.sym 140787 sys1.cpu.regsQ1_SB_LUT4_O_30_I2
.sym 140788 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 140789 sys1.cpu.regsQ1_SB_LUT4_O_30_I3
.sym 140790 sys1.cpu.regsD[3]
.sym 140794 sys1.cpu.rdata_SB_LUT4_O_8_I0
.sym 140795 sys1.cpu.rdata_SB_LUT4_O_8_I1
.sym 140796 sys1.cpu.rdata_SB_LUT4_O_8_I2
.sym 140797 sys1.cpu.rdata_SB_LUT4_O_8_I3
.sym 140798 sys1.cpu.regsD[30]
.sym 140804 sys1.cpu.PCci[22]
.sym 140805 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 140807 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 140811 $PACKER_VCC_NET
.sym 140812 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 140816 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 140819 $PACKER_VCC_NET
.sym 140820 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 140824 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 140826 sys1.wr_spi_ICE
.sym 140827 sys1.cdo_SB_LUT4_O_2_I3
.sym 140828 sys1.dout_spi_ICE[20]
.sym 140829 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 140830 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 140831 sys1.cpu.rdata_SB_LUT4_O_11_I1
.sym 140832 sys1.cpu.rdata_SB_LUT4_O_11_I2
.sym 140833 sys1.cpu.rdata_SB_LUT4_O_11_I3
.sym 140834 sys1.dout_spi_ICE[30]
.sym 140835 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140836 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 140837 sys1.tcount_SB_DFFSR_Q_1_D_SB_LUT4_I1_I2
.sym 140838 sys1.cpu.regsD[23]
.sym 140842 sys1.dout_spi_ICE[20]
.sym 140843 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140844 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 140845 sys1.cdo_SB_LUT4_O_3_I3_SB_DFFE_D_Q
.sym 140847 sys1.cpu.IR[15]
.sym 140848 sys1.cpu.regs[13][3]
.sym 140849 sys1.cpu.regs[12][3]
.sym 140850 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 140851 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140852 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140853 sys1.cpu.regsQ1_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 140854 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 140855 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 140856 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 140857 sys1.cpu.regs[14][3]
.sym 140858 sys1.cpu.opvalid
.sym 140859 sys1.cpu.IR[20]
.sym 140860 sys1.cpu.regs[13][3]
.sym 140861 sys1.cpu.regs[12][3]
.sym 140863 sys1.cpu.rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 140864 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 140865 sys1.dout_spi_LORA[20]
.sym 140866 L_TX$SB_IO_OUT
.sym 140867 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 140868 sys1.tcount[8]
.sym 140869 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140870 sys1.dout_spi_ICE[15]
.sym 140871 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140872 sys1.tcount[15]
.sym 140873 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140875 sys1.cpu.aluAdder[1]
.sym 140876 sys1.cdo[6]
.sym 140877 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 140879 sys1.cpu.aluAdder[1]
.sym 140880 sys1.cdo[7]
.sym 140881 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140882 sys1.dout_spi_ICE[21]
.sym 140883 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140884 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 140885 sys1.cdo_SB_LUT4_O_2_I3_SB_DFFE_D_Q
.sym 140887 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140888 sys1.cpu.regs[14][3]
.sym 140889 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140890 sys1.dout_spi_ICE[14]
.sym 140891 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140892 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 140893 sys1.tcount_SB_DFFSR_Q_17_D_SB_LUT4_I2_I1
.sym 140894 sys1.dout_spi_ICE[25]
.sym 140895 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140896 sys1.tcount[25]
.sym 140897 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140898 sys1.cpu.regsD[3]
.sym 140905 sys1.cdo[30]
.sym 140909 sys1.cdo[14]
.sym 140911 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 140912 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 140913 sys1.cpu.IR[22]
.sym 140917 sys1.cdo[0]
.sym 140919 sys1.cpu.aluAdder_SB_LUT4_O_16_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140920 sys1.cdo_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 140921 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 140923 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 140924 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 140925 sys1.cpu.IR[23]
.sym 140929 sys1.cdo[29]
.sym 140930 sys1.cdo_SB_LUT4_O_1_I3
.sym 140935 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140936 sys1.cpu.regs[14][23]
.sym 140937 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140938 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 140939 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 140940 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140941 sys1.cpu.regsQ1_SB_LUT4_O_10_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 140942 gpout_bus[19]
.sym 140943 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 140944 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 140945 sys1.cdo_SB_LUT4_O_4_I3_SB_DFFE_D_Q
.sym 140947 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 140948 sys1.cdo_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 140949 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 140950 sys1.cdo[19]
.sym 140954 sys1.cdo[16]
.sym 140960 sys1.cpu.regsQ1_SB_LUT4_O_11_I2
.sym 140961 sys1.cpu.regsQ1_SB_LUT4_O_11_I3
.sym 140963 sys1.cpu.rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 140964 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 140965 sys1.tcount[19]
.sym 140966 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140967 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 140968 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 140969 sys1.cpu.regs[10][22]
.sym 140970 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140971 sys1.cpu.regs[11][22]
.sym 140972 sys1.cpu.opvalid
.sym 140973 sys1.cpu.IR[15]
.sym 140974 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 140975 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 140976 sys1.cpu.regs[10][22]
.sym 140977 sys1.cpu.regs[11][22]
.sym 140978 sys1.cpu.regsD[22]
.sym 140982 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 140983 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 140984 sys1.cpu.regsQ1_SB_LUT4_O_11_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 140985 sys1.cpu.regs[14][22]
.sym 140986 sys1.cpu.regsD[20]
.sym 140990 sys1.cpu.regsD[23]
.sym 140994 sys1.cpu.aluIn1_SB_LUT4_O_12_I0
.sym 140995 sys1.cpu.regsQ1_SB_LUT4_O_11_I2
.sym 140996 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 140997 sys1.cpu.regsQ1_SB_LUT4_O_11_I3
.sym 140998 sys1.cdo_SB_LUT4_O_3_I3
.sym 141005 sys1.cdo[26]
.sym 141007 sys1.cpu.IR[15]
.sym 141008 sys1.cpu.regs[13][23]
.sym 141009 sys1.cpu.regs[12][23]
.sym 141010 sys1.cdo_SB_LUT4_O_2_I3
.sym 141017 sys1.cdo[12]
.sym 141018 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 141019 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 141020 sys1.cpu.regs[12][22]
.sym 141021 sys1.cpu.regs[13][22]
.sym 141023 sys1.cpu.aluAdder[1]
.sym 141024 sys1.cdo[5]
.sym 141025 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 141026 sys1.cpu.opvalid
.sym 141027 sys1.cpu.IR[15]
.sym 141028 sys1.cpu.regs[13][22]
.sym 141029 sys1.cpu.regs[12][22]
.sym 141030 sys1.cpu.regsD[20]
.sym 141035 sys1.cpu.aluAdder[1]
.sym 141036 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 141037 sys1.cdo[3]
.sym 141038 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 141039 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 141040 sys1.cpu.aluIn1[20]
.sym 141041 sys1.cpu.aluAdder_SB_LUT4_O_19_I2_SB_LUT4_O_I3
.sym 141042 sys1.cpu.aluIn1[20]
.sym 141043 sys1.cpu.aluAdder_SB_LUT4_O_19_I2_SB_LUT4_O_I3
.sym 141044 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141045 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141049 sys1.cdo_SB_LUT4_O_4_I3
.sym 141051 sys1.cpu.aluAdder[1]
.sym 141052 sys1.cdo_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 141053 sys1.cdo[4]
.sym 141055 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 141056 sys1.cdo_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 141057 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 141058 sys1.cpu.regsD[21]
.sym 141062 sys1.cpu.regsD[20]
.sym 141067 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 141068 sys1.cpu.regs[14][16]
.sym 141069 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 141071 sys1.cpu.IR[15]
.sym 141072 sys1.cpu.regs[13][16]
.sym 141073 sys1.cpu.regs[12][16]
.sym 141074 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 141075 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141076 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 141077 sys1.cpu.aluIn1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141078 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 141079 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 141080 sys1.cpu.regs[12][16]
.sym 141081 sys1.cpu.regs[13][16]
.sym 141085 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 141086 sys1.cpu.regsD[21]
.sym 141090 sys1.cpu.regsD[16]
.sym 141094 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141095 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141096 sys1.cpu.aluIn1[3]
.sym 141097 sys1.cpu.aluIn1[28]
.sym 141099 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141100 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141101 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141103 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141104 sys1.cpu.aluIn1[3]
.sym 141105 sys1.cpu.aluIn1[28]
.sym 141107 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141108 sys1.cpu.aluIn1[4]
.sym 141109 sys1.cpu.aluIn1[27]
.sym 141110 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141111 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 141112 sys1.cpu.aluIn1[4]
.sym 141113 sys1.cpu.aluIn1[27]
.sym 141115 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141116 sys1.cpu.aluIn1[11]
.sym 141117 sys1.cpu.aluIn1[20]
.sym 141119 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141120 sys1.cpu.aluIn1[11]
.sym 141121 sys1.cpu.aluIn1[20]
.sym 141122 sys1.cpu.regsD[16]
.sym 141126 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 141127 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 141128 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141129 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141130 sys1.cpu.regsD[20]
.sym 141135 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141136 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141137 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141138 sys1.cpu.regsD[17]
.sym 141142 sys1.cpu.regsD[18]
.sym 141146 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 141147 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 141148 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I3_I2
.sym 141149 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 141152 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O
.sym 141153 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141155 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141156 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141157 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141159 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141160 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141161 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141162 sys1.cpu.regsD[20]
.sym 141167 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141168 sys1.cpu.aluIn1[12]
.sym 141169 sys1.cpu.aluIn1[19]
.sym 141171 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141172 sys1.cpu.aluIn1[15]
.sym 141173 sys1.cpu.aluIn1[16]
.sym 141175 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 141176 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 141177 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 141179 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 141180 sys1.cpu.aluIn1[12]
.sym 141181 sys1.cpu.aluIn1[19]
.sym 141182 sys1.cpu.regsD[18]
.sym 141188 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141189 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141192 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141193 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141195 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 141196 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 141197 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 141198 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 141199 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 141200 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141201 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141202 sys1.cpu.regsD[2]
.sym 141207 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141208 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141209 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141211 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141212 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141213 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141215 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141216 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141217 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141218 sys1.cpu.regsD[18]
.sym 141223 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 141224 sys1.cpu.regs[5][17]
.sym 141225 sys1.cpu.regs[1][17]
.sym 141227 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141228 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141229 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 141230 sys1.cpu.regsD[17]
.sym 141235 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 141236 sys1.cpu.regs[6][17]
.sym 141237 sys1.cpu.regs[2][17]
.sym 141238 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 141239 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 141240 sys1.cpu.regs[1][17]
.sym 141241 sys1.cpu.regs[5][17]
.sym 141243 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141244 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141245 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141247 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 141248 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 141249 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141251 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141252 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141253 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141254 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 141255 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 141256 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141257 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 141258 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 141259 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 141260 sys1.cpu.regs[12][17]
.sym 141261 sys1.cpu.regs[13][17]
.sym 141264 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141265 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 141268 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141269 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141270 sys1.cpu.regsD[17]
.sym 141274 sys1.cpu.opvalid
.sym 141275 sys1.cpu.IR[15]
.sym 141276 sys1.cpu.regs[13][17]
.sym 141277 sys1.cpu.regs[12][17]
.sym 141278 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141279 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 141280 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141281 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141282 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 141283 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 141284 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 141285 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 141286 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141287 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 141288 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141289 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141290 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141291 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 141292 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141293 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 141294 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141295 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 141296 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141297 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141298 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 141299 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141300 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 141301 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141302 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 141303 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 141304 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141305 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 141310 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141311 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 141312 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141313 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141314 sys1.cpu.regsD[17]
.sym 141334 sys1.cdo[5]
.sym 141338 sys1.cdo[7]
.sym 141342 sys1.cdo[4]
.sym 141351 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 141355 $PACKER_VCC_NET
.sym 141356 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 141360 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 141364 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 141366 sys1.wr_spi_ICE
.sym 141367 sys1.cdo[11]
.sym 141368 sys1.dout_spi_ICE[10]
.sym 141369 sys1.spi0.shreg_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 141373 $PACKER_VCC_NET
.sym 141376 sys1.irqvect[7][4]
.sym 141377 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 141382 sys1.cdo[11]
.sym 141386 sys1.cdo[6]
.sym 141390 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 141391 sys1.irqvect[1][11]
.sym 141392 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 141393 sys1.irqvect[6][11]
.sym 141398 sys1.cdo[7]
.sym 141406 sys1.cdo[5]
.sym 141410 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141411 sys1.irqvect[2][7]
.sym 141412 sys1.irqvect[6][7]
.sym 141413 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 141415 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 141420 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 141423 $PACKER_VCC_NET
.sym 141424 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 141427 $PACKER_VCC_NET
.sym 141428 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 141432 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 141434 sys1.wr_spi_ICE
.sym 141435 sys1.cdo[25]
.sym 141436 sys1.dout_spi_ICE[24]
.sym 141437 sys1.spi0.shreg_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 141441 $PACKER_VCC_NET
.sym 141442 sys1.irqvect[2][6]
.sym 141443 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141444 sys1.irqvect[6][6]
.sym 141445 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 141449 sys1.spi0.sin
.sym 141453 sys1.ca[2]
.sym 141457 sys1.control_ICE[12]
.sym 141461 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 141465 sys1.uwrtx0
.sym 141466 sys1.cdo[8]
.sym 141470 sys1.ram0.ram_array.2.0.0_RDATA_SB_LUT4_I2_I0
.sym 141471 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141472 sys1.ram0.ram_array.2.0.0_RDATA
.sym 141473 sys1.ram0.ram_array.2.1.0_RDATA
.sym 141474 sys1.ram0.ram_array.2.0.0_RDATA_SB_LUT4_I2_I0
.sym 141475 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141476 sys1.ram0.ram_array.2.1.0_RDATA_1
.sym 141477 sys1.ram0.ram_array.2.0.0_RDATA_1
.sym 141478 sys1.uart0.rd_SB_LUT4_O_I0
.sym 141479 LORA_CS_SB_LUT4_O_I1
.sym 141480 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141481 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 141483 sys1.uart2.wrbaud_SB_LUT4_O_I1
.sym 141484 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141485 sys1.uart0.rd_SB_LUT4_O_I0
.sym 141488 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 141489 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 141490 LORA_CS_SB_LUT4_O_I1
.sym 141491 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141492 sys1.uart0.rd_SB_LUT4_O_I0
.sym 141493 sys1.owr_SB_LUT4_O_3_I3
.sym 141494 sys1.cdo[3]
.sym 141501 $PACKER_VCC_NET
.sym 141502 sys1.irqen[7]
.sym 141503 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141504 sys1.dv2
.sym 141505 sys1.irqen[6]
.sym 141507 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141508 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141509 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 141511 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 141515 $PACKER_VCC_NET
.sym 141516 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 141519 $PACKER_VCC_NET
.sym 141520 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 141523 $PACKER_VCC_NET
.sym 141524 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 141527 $PACKER_VCC_NET
.sym 141528 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 141532 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 141534 sys1.wr_spi_ICE
.sym 141535 sys1.cdo[30]
.sym 141536 sys1.dout_spi_ICE[29]
.sym 141537 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 141539 sys1.wr_spi_ICE
.sym 141540 sys1.cdo[6]
.sym 141541 sys1.dout_spi_ICE[5]
.sym 141542 sys1.cdo[6]
.sym 141546 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 141547 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 141548 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141549 sys1.cpu.rdata_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 141550 sys1.dout_spi_LORA[0]
.sym 141551 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 141552 sys1.dv2
.sym 141553 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 141554 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 141555 sys1.cpu.rdata_SB_LUT4_O_26_I1
.sym 141556 sys1.cpu.rdata_SB_LUT4_O_26_I2
.sym 141557 sys1.cpu.rdata_SB_LUT4_O_26_I3
.sym 141562 sys1.cdo[7]
.sym 141566 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 141567 sys1.cpu.rdata_SB_LUT4_O_28_I1
.sym 141568 sys1.cpu.rdata_SB_LUT4_O_28_I2
.sym 141569 sys1.cpu.rdata_SB_LUT4_O_28_I3
.sym 141571 sys1.irqen[7]
.sym 141572 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 141573 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.sym 141574 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141575 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 141576 sys1.cpu.IR[5]
.sym 141577 sys1.cpu.IR[4]
.sym 141579 sys1.cpu.IR[4]
.sym 141580 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141581 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 141582 sys1.cpu.IR[5]
.sym 141583 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 141584 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141585 sys1.cpu.IR[4]
.sym 141586 sys1.cdi[28]
.sym 141590 sys1.cpu.rdata_SB_LUT4_O_29_I0_SB_LUT4_O_I0
.sym 141591 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141592 sys1.ram0.ram_array.1.1.0_RDATA_1
.sym 141593 sys1.ram0.ram_array.1.0.0_RDATA_1
.sym 141594 sys1.cdi[27]
.sym 141598 sys1.cdi[24]
.sym 141603 sys1.cpu.rdata_SB_LUT4_O_26_I1
.sym 141604 sys1.cpu.rdata_SB_LUT4_O_26_I2
.sym 141605 sys1.cpu.rdata_SB_LUT4_O_26_I3
.sym 141606 sys1.cpu.issub_SB_LUT4_O_I0
.sym 141607 sys1.cpu.Bimm[10]
.sym 141608 sys1.cpu.issub_SB_LUT4_O_I2
.sym 141609 sys1.cpu.IR[5]
.sym 141610 sys1.cpu.IR[20]
.sym 141611 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 141612 sys1.cpu.Bimm[11]
.sym 141613 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 141614 sys1.cpu.regsD[6]
.sym 141618 sys1.cpu.regsD[4]
.sym 141623 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 141624 sys1.cpu.issub_SB_LUT4_O_I2
.sym 141625 sys1.cpu.IR[5]
.sym 141627 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 141628 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141629 sys1.cpu.IR[4]
.sym 141630 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 141631 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 141632 sys1.cpu.issub_SB_LUT4_O_I2
.sym 141633 sys1.cpu.IR[5]
.sym 141634 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 141635 sys1.cpu.IR[13]
.sym 141636 sys1.cpu.issub_SB_LUT4_O_I2
.sym 141637 sys1.cpu.IR[14]
.sym 141638 sys1.cpu.rdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 141639 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141640 sys1.ram0.ram_array.0.1.0_RDATA_1
.sym 141641 sys1.ram0.ram_array.0.0.0_RDATA_1
.sym 141642 sys1.cpu.rdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 141643 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141644 sys1.ram0.ram_array.0.0.0_RDATA
.sym 141645 sys1.ram0.ram_array.0.1.0_RDATA
.sym 141646 sys1.cdo[2]
.sym 141651 sys1.cpu.mmode
.sym 141652 sys1.cpu.PC1[5]
.sym 141653 sys1.cpu.PC0[5]
.sym 141654 sys1.cpu.PC0[6]
.sym 141655 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 141656 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141657 sys1.cpu.PC[6]
.sym 141658 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I0
.sym 141659 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 141660 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I2
.sym 141661 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I3
.sym 141662 sys1.cpu.PC0[5]
.sym 141663 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 141664 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141665 sys1.cpu.PC[5]
.sym 141667 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O
.sym 141668 sys1.cdo[0]
.sym 141669 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 141672 ICE_LED4_SB_DFFESR_Q_D
.sym 141673 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 141674 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 141675 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 141676 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 141677 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 141678 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 141679 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 141680 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 141681 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 141682 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 141683 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 141684 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141685 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 141686 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I0
.sym 141687 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I1
.sym 141688 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I2
.sym 141689 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I3
.sym 141690 sys1.cpu.regsD[6]
.sym 141695 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I1
.sym 141696 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.sym 141697 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141698 sys1.cpu.regsD_SB_LUT4_O_27_I0
.sym 141699 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 141700 sys1.cpu.regsD_SB_LUT4_O_27_I2
.sym 141701 sys1.cpu.regsD_SB_LUT4_O_27_I3
.sym 141702 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 141703 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 141704 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 141705 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 141707 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 141708 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141709 sys1.cpu.IR[14]
.sym 141710 sys1.cpu.regsD[4]
.sym 141716 sys1.cpu.PC[4]
.sym 141717 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141718 sys1.cpu.regsD[6]
.sym 141724 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141725 sys1.cpu.regsD_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141726 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141727 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 141728 sys1.cpu.IR[21]
.sym 141729 sys1.cpu.IR[14]
.sym 141730 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I0
.sym 141731 sys1.cpu.regsD_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 141732 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 141733 sys1.cpu.PC0[4]
.sym 141734 sys1.cpu.regsD_SB_LUT4_O_30_I0
.sym 141735 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 141736 sys1.cpu.regsD_SB_LUT4_O_30_I2
.sym 141737 sys1.cpu.regsD_SB_LUT4_O_30_I3
.sym 141738 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 141739 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 141740 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 141741 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141742 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 141743 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 141744 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 141745 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 141746 sys1.dout_spi_ICE[13]
.sym 141747 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141748 sys1.tcount[13]
.sym 141749 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141751 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 141752 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2
.sym 141753 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141756 EN_1V4_M4_SB_DFFESR_Q_D
.sym 141757 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 141758 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I0
.sym 141759 sys1.cpu.regsD_SB_LUT4_O_30_I0_SB_LUT4_O_I1
.sym 141760 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 141761 sys1.cpu.PC0[3]
.sym 141762 sys1.cdo[23]
.sym 141767 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 141768 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 141769 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141772 sys1.cpu.mmode
.sym 141773 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 141774 sys1.cdi[8]
.sym 141778 sys1.cpu.PC0[20]
.sym 141779 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 141780 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141781 sys1.cpu.PC[20]
.sym 141782 sys1.cdi[2]
.sym 141788 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 141789 sys1.cdi[2]
.sym 141791 sys1.cpu.IR[13]
.sym 141792 sys1.cpu.IR[12]
.sym 141793 sys1.cpu.IR[14]
.sym 141795 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 141796 sys1.cdi[22]
.sym 141797 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141798 sys1.cpu.rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 141799 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141800 sys1.ram0.ram_array.11.0.0_RDATA
.sym 141801 sys1.ram0.ram_array.11.1.0_RDATA
.sym 141802 sys1.cpu.IR[21]
.sym 141803 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 141804 sys1.cpu.Bimm[1]
.sym 141805 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 141808 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141809 sys1.cdi[20]
.sym 141811 sys1.cpu.rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 141812 sys1.ram0.ram_array.11.1.0_RDATA_1
.sym 141813 sys1.ram0.ram_array.11.0.0_RDATA_1
.sym 141814 sys1.cpu.PC0[2]
.sym 141815 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 141816 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141817 sys1.cpu.PC[2]
.sym 141818 sys1.cpu.aluAdder[1]
.sym 141819 sys1.cpu.IR[13]
.sym 141820 sys1.cpu.IR[12]
.sym 141821 sys1.cpu.aluAdder[0]
.sym 141822 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141823 sys1.cpu.rdata_SB_LUT4_O_9_I1
.sym 141824 sys1.cpu.rdata_SB_LUT4_O_9_I2
.sym 141825 sys1.cpu.rdata_SB_LUT4_O_9_I3
.sym 141826 sys1.cpu.regsD[5]
.sym 141830 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 141831 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141832 sys1.cpu.IR[13]
.sym 141833 sys1.cdi[20]
.sym 141835 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 141836 sys1.cdi[21]
.sym 141837 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141838 gpout_bus[22]
.sym 141839 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 141840 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 141841 sys1.cdo_SB_LUT4_O_1_I3_SB_DFFE_D_Q
.sym 141842 sys1.cpu.aluAdder[0]
.sym 141843 sys1.cpu.aluAdder[1]
.sym 141844 sys1.cdi[14]
.sym 141845 sys1.cdi[30]
.sym 141846 sys1.cdo[22]
.sym 141850 sys1.cdo[20]
.sym 141855 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O
.sym 141856 sys1.cdo[1]
.sym 141857 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 141859 sys1.cpu.rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 141860 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 141861 sys1.dout_spi_LORA[22]
.sym 141863 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 141868 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 141872 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 141875 $PACKER_VCC_NET
.sym 141876 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 141880 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 141882 sys1.wr_spi_ICE
.sym 141883 sys1.cdo_SB_LUT4_O_6_I3
.sym 141884 sys1.dout_spi_ICE[16]
.sym 141885 sys1.spi0.shreg_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 141889 sys1.cdo_SB_LUT4_O_I3
.sym 141893 sys1.cdo_SB_LUT4_O_1_I3
.sym 141894 sys1.cdi[14]
.sym 141899 sys1.cpu.rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 141900 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 141901 sys1.dout_spi_LORA[21]
.sym 141904 sys1.cpu.IR[12]
.sym 141905 sys1.cpu.IR[13]
.sym 141906 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141907 sys1.cpu.rdata_SB_LUT4_O_10_I1
.sym 141908 sys1.cpu.rdata_SB_LUT4_O_10_I2
.sym 141909 sys1.cpu.rdata_SB_LUT4_O_10_I3
.sym 141910 sys1.dout_spi_LORA[19]
.sym 141911 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 141912 sys1.dout_spi_ICE[19]
.sym 141913 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141916 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141917 sys1.cdi[19]
.sym 141918 sys1.cdi[19]
.sym 141922 sys1.cdi[30]
.sym 141927 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 141928 sys1.cdi[18]
.sym 141929 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 141930 sys1.cdo[18]
.sym 141934 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141935 sys1.cpu.rdata_SB_LUT4_O_13_I1
.sym 141936 sys1.cpu.rdata_SB_LUT4_O_13_I2
.sym 141937 sys1.cpu.rdata_SB_LUT4_O_13_I3
.sym 141939 sys1.cpu.regsD_SB_LUT4_O_18_I1
.sym 141940 sys1.cpu.regsD_SB_LUT4_O_18_I2
.sym 141941 sys1.cpu.regsD_SB_LUT4_O_18_I3
.sym 141942 sys1.dout_spi_LORA[18]
.sym 141943 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 141944 gpout_bus[18]
.sym 141945 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 141948 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 141949 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 141952 sys1.cpu.aluAdder[20]
.sym 141953 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 141954 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 141955 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I1
.sym 141956 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I2
.sym 141957 sys1.cpu.regsD_SB_LUT4_O_31_I0_SB_LUT4_O_I3
.sym 141958 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 141959 sys1.cpu.rdata_SB_LUT4_O_12_I1
.sym 141960 sys1.cpu.rdata_SB_LUT4_O_12_I2
.sym 141961 sys1.cpu.rdata_SB_LUT4_O_12_I3
.sym 141963 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 141964 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 141965 sys1.cpu.IR[14]
.sym 141966 gpout_bus[21]
.sym 141967 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 141968 sys1.tcount[21]
.sym 141969 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 141970 sys1.cpu.Bimm[10]
.sym 141971 sys1.cpu.IR[14]
.sym 141972 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 141973 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 141976 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 141977 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 141978 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 141979 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 141980 sys1.cpu.IR[13]
.sym 141981 sys1.cdi[19]
.sym 141983 sys1.cpu.IR[13]
.sym 141984 sys1.cpu.IR[14]
.sym 141985 sys1.cpu.IR[12]
.sym 141986 sys1.cdo[21]
.sym 141991 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 141992 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 141993 sys1.cpu.IR[21]
.sym 141997 sys1.cdo_SB_LUT4_O_7_I3
.sym 141998 sys1.cpu.regsD[16]
.sym 142005 sys1.cdo_SB_LUT4_O_6_I3
.sym 142006 sys1.cpu.regsD[22]
.sym 142010 sys1.cpu.regsD[23]
.sym 142015 sys1.cpu.aluAdder[1]
.sym 142016 sys1.cdo[0]
.sym 142017 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 142019 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 142020 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 142021 sys1.cpu.IR[17]
.sym 142023 sys1.cpu.aluAdder_SB_LUT4_O_18_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142024 sys1.cdo_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 142025 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 142026 sys1.cpu.regsD[23]
.sym 142030 sys1.cpu.regsD[22]
.sym 142035 sys1.cpu.aluAdder[1]
.sym 142036 sys1.cdo[1]
.sym 142037 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 142040 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 142041 sys1.cpu.aluIn1[23]
.sym 142043 sys1.cpu.aluAdder_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142044 sys1.cdo_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 142045 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 142047 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 142048 sys1.cpu.aluIn1[23]
.sym 142049 sys1.cpu.aluIn1_SB_LUT4_O_15_I3
.sym 142050 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 142051 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O
.sym 142052 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 142053 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O
.sym 142056 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 142057 sys1.cpu.aluAdder_SB_LUT4_O_19_I2_SB_LUT4_O_I3
.sym 142061 sys1.cdo_SB_LUT4_O_3_I3
.sym 142062 sys1.cpu.aluIn1[2]
.sym 142063 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142064 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142065 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142066 sys1.cpu.regsD[23]
.sym 142070 sys1.cpu.regsD[22]
.sym 142074 sys1.cpu.regsD_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 142075 sys1.cpu.regsD_SB_LUT4_O_31_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142076 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 142077 sys1.cpu.aluAdder[2]
.sym 142079 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 142080 sys1.cpu.aluIn1[2]
.sym 142081 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142085 sys1.cdo_SB_LUT4_O_2_I3
.sym 142086 sys1.cpu.regsD[16]
.sym 142091 sys1.cpu.rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 142092 sys1.ram0.ram_array.10.1.0_RDATA_1
.sym 142093 sys1.ram0.ram_array.10.0.0_RDATA_1
.sym 142095 sys1.cpu.rdata_SB_LUT4_O_11_I1_SB_LUT4_O_I1
.sym 142096 sys1.ram0.ram_array.10.0.0_RDATA
.sym 142097 sys1.ram0.ram_array.10.1.0_RDATA
.sym 142099 sys1.cpu.regsD_SB_LUT4_O_31_I2_SB_LUT4_O_I1
.sym 142100 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 142101 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142104 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 142105 sys1.cpu.aluIn1[31]
.sym 142106 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 142107 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 142108 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 142109 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.sym 142110 sys1.cpu.regsD_SB_LUT4_O_31_I0
.sym 142111 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 142112 sys1.cpu.regsD_SB_LUT4_O_31_I2
.sym 142113 sys1.cpu.regsD_SB_LUT4_O_31_I3
.sym 142114 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 142115 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 142116 sys1.cpu.aluIn1[24]
.sym 142117 sys1.cpu.aluIn1[7]
.sym 142119 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142120 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 142121 sys1.cpu.aluAdder[20]
.sym 142123 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 142124 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142125 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142126 sys1.cpu.regsD[16]
.sym 142131 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 142132 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142133 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142135 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 142136 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142137 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142138 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 142139 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I1
.sym 142140 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 142141 sys1.cpu.regsD_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 142143 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 142144 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142145 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142147 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 142148 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142149 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142151 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 142152 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142153 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142154 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 142155 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 142156 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142157 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142159 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 142160 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142161 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142162 sys1.cpu.regsD[18]
.sym 142167 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 142168 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142169 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142171 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 142172 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142173 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142175 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 142176 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142177 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142179 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 142180 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142181 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142183 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142184 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142185 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 142187 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 142188 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 142189 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142191 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 142192 sys1.cpu.aluIn1[31]
.sym 142193 sys1.cpu.aluIn1[0]
.sym 142195 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 142196 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 142197 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142199 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 142200 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O
.sym 142201 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142203 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 142204 sys1.cpu.aluIn1[15]
.sym 142205 sys1.cpu.aluIn1[16]
.sym 142207 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 142208 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142209 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142210 sys1.cpu.regsD[2]
.sym 142215 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 142216 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142217 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142219 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142220 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142221 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142222 sys1.cpu.regsD[19]
.sym 142226 sys1.cpu.regsD[17]
.sym 142231 sys1.cpu.rdata_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 142232 sys1.ram0.ram_array.9.1.0_RDATA_1
.sym 142233 sys1.ram0.ram_array.9.0.0_RDATA_1
.sym 142234 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 142235 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 142236 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142237 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142239 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 142240 sys1.cpu.aluIn1[31]
.sym 142241 sys1.cpu.aluIn1[0]
.sym 142243 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 142244 sys1.cpu.aluIn1_SB_LUT4_O_15_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 142245 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142248 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142249 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142251 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 142252 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 142253 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 142255 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 142256 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142257 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 142258 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142259 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142260 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142261 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142262 sys1.cpu.regsD[17]
.sym 142266 sys1.cpu.regsD[19]
.sym 142270 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 142271 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 142272 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142273 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 142275 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 142276 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 142277 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O
.sym 142278 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 142279 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142280 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142281 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142282 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142283 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 142284 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142285 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142286 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 142287 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142288 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142289 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142291 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142292 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142293 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142296 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 142297 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142300 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 142301 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142302 sys1.cpu.regsD[17]
.sym 142307 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142308 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 142309 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142311 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 142312 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142313 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142315 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142316 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142317 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142323 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142324 sys1.cpu.aluIn1_SB_LUT4_O_16_I2_SB_LUT4_I2_O_SB_LUT4_I3_1_O
.sym 142325 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 142326 sys1.cpu.regsD[17]
.sym 142331 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142332 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142333 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142335 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142336 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 142337 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 142338 sys1.cpu.regsD[19]
.sym 142370 sys1.cdo[7]
.sym 142374 sys1.cpu.regsD[28]
.sym 142382 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 142383 sys1.irqvect[0][7]
.sym 142384 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 142385 sys1.irqvect[4][7]
.sym 142390 sys1.cpu.regsD[24]
.sym 142394 sys1.cpu.regsD[7]
.sym 142398 sys1.cpu.regsD[13]
.sym 142406 sys1.cdo[7]
.sym 142414 sys1.irqvect[5][7]
.sym 142415 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 142416 sys1.irqvect[7][7]
.sym 142417 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 142418 sys1.cdo[6]
.sym 142422 sys1.cdo[5]
.sym 142434 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 142435 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142436 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142437 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142439 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 142443 $PACKER_VCC_NET
.sym 142444 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 142447 $PACKER_VCC_NET
.sym 142448 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 142452 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 142454 sys1.wr_spi_ICE
.sym 142455 sys1.cdo[27]
.sym 142456 sys1.dout_spi_ICE[26]
.sym 142457 sys1.spi0.shreg_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 142458 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 142459 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142460 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142461 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 142462 sys1.irqvect[5][6]
.sym 142463 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 142464 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 142465 sys1.irqvect[4][6]
.sym 142466 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 142467 sys1.irqvect[0][6]
.sym 142468 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 142469 sys1.irqvect[1][6]
.sym 142471 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 142475 $PACKER_VCC_NET
.sym 142476 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 142479 $PACKER_VCC_NET
.sym 142480 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 142484 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 142488 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 142490 sys1.wr_spi_ICE
.sym 142491 sys1.cdo[13]
.sym 142492 sys1.dout_spi_ICE[12]
.sym 142493 sys1.spi0.shreg_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 142494 sys1.wr_spi_ICE
.sym 142495 sys1.cdo[31]
.sym 142496 sys1.control_ICE[13]
.sym 142497 sys1.dout_spi_ICE[30]
.sym 142501 sys1.cdo[27]
.sym 142503 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 142508 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 142511 $PACKER_VCC_NET
.sym 142512 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 142515 $PACKER_VCC_NET
.sym 142516 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 142519 $PACKER_VCC_NET
.sym 142520 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 142524 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 142526 sys1.wr_spi_ICE
.sym 142527 sys1.cdo[28]
.sym 142528 sys1.dout_spi_ICE[27]
.sym 142529 sys1.spi0.shreg_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 142533 sys1.ca[9]
.sym 142534 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 142535 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 142536 sys1.uart2.ove_SB_LUT4_I3_I2
.sym 142537 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142538 sys1.cdo[11]
.sym 142544 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 142545 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 142549 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 142550 sys1.cdo[6]
.sym 142554 sys1.ram0.ram_array.3.0.0_RDATA_SB_LUT4_I2_I0
.sym 142555 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142556 sys1.ram0.ram_array.3.1.0_RDATA_1
.sym 142557 sys1.ram0.ram_array.3.0.0_RDATA_1
.sym 142562 sys1.ram0.ram_array.3.0.0_RDATA_SB_LUT4_I2_I0
.sym 142563 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142564 sys1.ram0.ram_array.3.0.0_RDATA
.sym 142565 sys1.ram0.ram_array.3.1.0_RDATA
.sym 142567 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 142571 $PACKER_VCC_NET
.sym 142572 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 142575 $PACKER_VCC_NET
.sym 142576 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 142579 $PACKER_VCC_NET
.sym 142580 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 142584 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 142588 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 142590 sys1.wr_spi_ICE
.sym 142591 sys1.cdo[14]
.sym 142592 sys1.dout_spi_ICE[13]
.sym 142593 sys1.spi0.shreg_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 142596 LORA_CS_SB_LUT4_O_I2
.sym 142597 EN_1V4_M4_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 142600 sys1.cpu.PCci[3]
.sym 142601 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 142602 sys1.cdo_SB_LUT4_O_9_I1
.sym 142603 sys1.cpu.rdata_SB_LUT4_O_24_I1
.sym 142604 sys1.cpu.rdata_SB_LUT4_O_24_I3
.sym 142605 sys1.cpu.rdata_SB_LUT4_O_24_I2
.sym 142608 sys1.cpu.PCci[8]
.sym 142609 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 142611 sys1.cpu.rdata_SB_LUT4_O_24_I1
.sym 142612 sys1.cpu.rdata_SB_LUT4_O_24_I2
.sym 142613 sys1.cpu.rdata_SB_LUT4_O_24_I3
.sym 142614 sys1.cpu.rdata_SB_LUT4_O_29_I0_SB_LUT4_O_I0
.sym 142615 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142616 sys1.ram0.ram_array.1.0.0_RDATA
.sym 142617 sys1.ram0.ram_array.1.1.0_RDATA
.sym 142618 sys1.dout_spi_ICE[31]
.sym 142619 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142620 gpout_bus[31]
.sym 142621 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 142622 sys1.cdo[24]
.sym 142626 sys1.cdo[31]
.sym 142630 sys1.uart2.rd_SB_LUT4_O_I0
.sym 142631 LORA_CS_SB_LUT4_O_I1
.sym 142632 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142633 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 142636 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142637 sys1.cpu.regsD_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 142640 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 142641 sys1.owr_SB_LUT4_O_3_I3
.sym 142643 sys1.cpu.issub_SB_LUT4_O_I2
.sym 142644 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 142645 sys1.cpu.IR[14]
.sym 142646 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142647 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 142648 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 142649 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142650 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 142651 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 142652 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 142653 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142655 sys1.cpu.issub_SB_LUT4_O_I2
.sym 142656 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 142657 sys1.cpu.IR[14]
.sym 142661 sys1.urd2
.sym 142662 sys1.cpu.IR[24]
.sym 142663 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 142664 sys1.cpu.Bimm[4]
.sym 142665 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 142666 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 142671 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 142672 sys1.cdo[4]
.sym 142673 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 142674 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 142678 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 142682 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 142686 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 142692 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 142693 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 142694 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142695 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 142696 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142697 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 142698 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142699 sys1.cpu.rdata_SB_LUT4_O_7_I1
.sym 142700 sys1.cpu.rdata_SB_LUT4_O_7_I2
.sym 142701 sys1.cpu.rdata_SB_LUT4_O_7_I3
.sym 142703 sys1.cpu.rdata_SB_LUT4_O_7_I2_SB_LUT4_O_I1
.sym 142704 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 142705 sys1.dout_spi_LORA[24]
.sym 142706 gpout_bus[24]
.sym 142707 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 142708 sys1.tcount[24]
.sym 142709 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142710 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142711 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 142712 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 142713 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142714 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 142715 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 142716 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2
.sym 142717 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 142720 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 142721 sys1.owr_SB_LUT4_O_3_I3
.sym 142722 sys1.cpu.PC[5]
.sym 142726 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 142730 sys1.cpu.IR[21]
.sym 142731 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 142732 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142733 sys1.cpu.IR[14]
.sym 142735 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 142736 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 142737 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 142738 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 142744 sys1.cpu.IR[14]
.sym 142745 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142748 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 142749 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 142750 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 142754 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 142758 sys1.cpu.regsD[6]
.sym 142764 sys1.owr_SB_LUT4_O_1_I2
.sym 142765 sys1.owr_SB_LUT4_O_I3
.sym 142768 sys1.owr_SB_LUT4_O_1_I2
.sym 142769 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 142770 sys1.owr_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 142771 sys1.cpu.aluAdder[1]
.sym 142772 sys1.cdi[11]
.sym 142773 sys1.cdi[27]
.sym 142774 sys1.cpu.regsD[5]
.sym 142780 sys1.cpu.aluAdder[0]
.sym 142781 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142782 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142783 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 142784 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 142785 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 142788 sys1.owr_SB_LUT4_O_1_I2
.sym 142789 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 142792 LORA_DIO1_SB_LUT4_I1_I2
.sym 142793 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142794 sys1.dout_spi_ICE[27]
.sym 142795 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142796 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 142797 sys1.tcount_SB_DFFSR_Q_4_D_SB_LUT4_I2_I0
.sym 142798 sys1.cdo[2]
.sym 142802 sys1.cpu.PC0[18]
.sym 142803 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 142804 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142805 sys1.cpu.PC[18]
.sym 142807 sys1.cpu.mmode
.sym 142808 sys1.cpu.PC1[19]
.sym 142809 sys1.cpu.PC0[19]
.sym 142811 sys1.cpu.mmode
.sym 142812 sys1.cpu.PC1[20]
.sym 142813 sys1.cpu.PC0[20]
.sym 142814 sys1.cpu.PC0[19]
.sym 142815 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 142816 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142817 sys1.cpu.PC[19]
.sym 142819 sys1.cpu.mmode
.sym 142820 sys1.cpu.PC1[18]
.sym 142821 sys1.cpu.PC0[18]
.sym 142822 sys1.cpu.aluAdder[0]
.sym 142823 sys1.cpu.aluAdder[1]
.sym 142824 sys1.cdi[8]
.sym 142825 sys1.cdi[24]
.sym 142830 sys1.dout_spi_ICE[12]
.sym 142831 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142832 sys1.tcount[12]
.sym 142833 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142836 sys1.cpu.PCci[19]
.sym 142837 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 142841 TXD_SB_LUT4_O_I3
.sym 142844 sys1.cpu.aluAdder[19]
.sym 142845 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 142846 sys1.cpu.regsD[3]
.sym 142853 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 142855 sys1.cpu.q0
.sym 142856 sys1.cpu.mmode
.sym 142857 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 142858 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 142859 sys1.cpu.mmode
.sym 142860 sys1.cpu.q0
.sym 142861 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 142863 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 142864 sys1.cpu.q0
.sym 142865 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 142866 sys1.cpu.PCadd1_SB_LUT4_O_29_I2
.sym 142867 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142868 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 142869 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 142870 sys1.dout_spi_LORA[8]
.sym 142871 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 142872 sys1.dout_spi_ICE[8]
.sym 142873 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142874 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142875 sys1.cpu.rdata_SB_LUT4_O_23_I1
.sym 142876 sys1.cpu.rdata_SB_LUT4_O_23_I2
.sym 142877 sys1.cpu.rdata_SB_LUT4_O_23_I3
.sym 142878 sys1.dout_spi_LORA[5]
.sym 142879 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 142880 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 142881 sys1.tcount_SB_DFFSR_Q_26_D_SB_LUT4_I2_I1
.sym 142885 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 142887 sys1.spi0.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 142892 sys1.spi0.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 142896 sys1.spi0.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 142900 sys1.spi0.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 142903 $PACKER_VCC_NET
.sym 142904 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 142908 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 142910 sys1.wr_spi_ICE
.sym 142911 sys1.cdo_SB_LUT4_O_7_I3
.sym 142912 sys1.dout_spi_ICE[15]
.sym 142913 sys1.spi0.shreg_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 142915 L_TX_SB_LUT4_I0_O
.sym 142916 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 142917 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 142918 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 142919 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 142920 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142921 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142922 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 142923 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 142924 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 142925 sys1.cdi[16]
.sym 142927 sys1.cpu.rdata_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 142928 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 142929 sys1.tcount_SB_DFFSR_Q_2_D_SB_LUT4_I1_I0
.sym 142930 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142931 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 142932 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142933 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142935 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 142936 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 142937 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 142938 sys1.cpu.regsD[3]
.sym 142942 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 142943 sys1.cpu.regsD_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 142944 sys1.cdi[0]
.sym 142945 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 142946 gpout_bus[29]
.sym 142947 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 142948 sys1.tcount[29]
.sym 142949 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142950 gpout_bus[14]
.sym 142951 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 142952 sys1.tcount[14]
.sym 142953 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142957 sys1.ca[12]
.sym 142959 sys1.cpu.regsD_SB_LUT4_O_20_I1
.sym 142960 sys1.cpu.regsD_SB_LUT4_O_20_I2
.sym 142961 sys1.cpu.regsD_SB_LUT4_O_20_I3
.sym 142968 sys1.cpu.IR[13]
.sym 142969 sys1.cdi[18]
.sym 142970 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 142971 sys1.cpu.regsD_SB_LUT4_O_20_I2_SB_LUT4_O_I1
.sym 142972 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 142973 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 142974 sys1.dout_spi_LORA[16]
.sym 142975 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 142976 sys1.dout_spi_ICE[16]
.sym 142977 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 142978 sys1.cdo[29]
.sym 142983 sys1.cpu.regsD_SB_LUT4_O_22_I1
.sym 142984 sys1.cpu.regsD_SB_LUT4_O_22_I2
.sym 142985 sys1.cpu.regsD_SB_LUT4_O_22_I3
.sym 142988 sys1.cpu.IR[13]
.sym 142989 sys1.cdi[16]
.sym 142990 sys1.cdi[16]
.sym 142994 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 142995 sys1.cpu.rdata_SB_LUT4_O_14_I1
.sym 142996 sys1.cpu.rdata_SB_LUT4_O_14_I2
.sym 142997 sys1.cpu.rdata_SB_LUT4_O_14_I3
.sym 142999 sys1.cpu.rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 143000 sys1.ram0.ram_array.8.0.0_RDATA
.sym 143001 sys1.ram0.ram_array.8.1.0_RDATA
.sym 143003 sys1.cpu.rdata_SB_LUT4_O_15_I1_SB_LUT4_O_I1
.sym 143004 sys1.ram0.ram_array.8.1.0_RDATA_1
.sym 143005 sys1.ram0.ram_array.8.0.0_RDATA_1
.sym 143006 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 143007 sys1.cpu.rdata_SB_LUT4_O_15_I1
.sym 143008 sys1.cpu.rdata_SB_LUT4_O_15_I2
.sym 143009 sys1.cpu.rdata_SB_LUT4_O_15_I3
.sym 143010 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 143011 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 143012 sys1.cpu.regsD_SB_LUT4_O_22_I2_SB_LUT4_O_I2
.sym 143013 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 143017 sys1.cdo[27]
.sym 143018 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 143019 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 143020 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143021 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143022 sys1.cpu.aluIn1[8]
.sym 143023 sys1.cpu.aluAdder_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 143024 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143025 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143028 sys1.cpu.aluIn1_SB_LUT4_O_15_I2
.sym 143029 sys1.cpu.aluIn1_SB_LUT4_O_15_I3
.sym 143030 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 143031 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143032 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 143033 sys1.cpu.aluAdder[8]
.sym 143034 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 143035 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 143036 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143037 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143038 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 143039 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143040 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 143041 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 143043 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143044 sys1.cpu.aluIn1[8]
.sym 143045 sys1.cpu.aluAdder_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 143048 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 143049 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143051 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143052 sys1.cpu.aluIn1[17]
.sym 143053 sys1.cpu.aluAdder_SB_LUT4_O_23_I2_SB_LUT4_O_I3
.sym 143056 sys1.cpu.aluIn1_SB_LUT4_O_15_I3
.sym 143060 sys1.cpu.IR[16]
.sym 143061 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 143062 sys1.cpu.regsD_SB_LUT4_O_21_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143063 sys1.cpu.regsD_SB_LUT4_O_21_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143064 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 143065 sys1.cpu.aluAdder[17]
.sym 143066 sys1.cpu.aluIn1[17]
.sym 143067 sys1.cpu.aluAdder_SB_LUT4_O_23_I2_SB_LUT4_O_I3
.sym 143068 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143069 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143071 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 143072 sys1.cpu.aluIn1_SB_LUT4_O_15_I3
.sym 143073 sys1.cpu.aluIn1_SB_LUT4_O_15_I2
.sym 143075 sys1.cpu.regsD_SB_LUT4_O_21_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143076 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 143077 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 143078 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 143079 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143080 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 143081 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.sym 143082 sys1.cpu.aluAdder_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 143083 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 143084 sys1.cdo_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 143085 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 143088 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 143089 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 143092 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 143093 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 143096 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 143097 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 143099 sys1.cpu.aluAdder_SB_LUT4_O_21_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 143100 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 143101 sys1.cpu.IR[19]
.sym 143104 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 143105 sys1.cpu.aluAdder_SB_LUT4_O_23_I2_SB_LUT4_O_I3
.sym 143108 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 143109 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 143111 sys1.cpu.aluAdder[1]
.sym 143112 sys1.cdo[2]
.sym 143113 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 143116 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 143117 sys1.cpu.aluAdder_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.sym 143121 sys1.cdo_SB_LUT4_O_5_I3
.sym 143123 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143124 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 143125 sys1.cpu.aluAdder[16]
.sym 143126 sys1.cpu.regsD[21]
.sym 143130 sys1.cpu.aluIn1[16]
.sym 143131 sys1.cpu.aluAdder_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.sym 143132 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143133 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143134 sys1.cpu.aluAdder_SB_LUT4_O_24_I2_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 143135 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143136 sys1.cpu.aluIn1[16]
.sym 143137 sys1.cpu.aluAdder_SB_LUT4_O_24_I2_SB_LUT4_O_I3
.sym 143138 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 143139 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 143140 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143141 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143143 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143144 sys1.cpu.aluIn1[19]
.sym 143145 sys1.cpu.aluAdder_SB_LUT4_O_21_I2_SB_LUT4_O_I3
.sym 143146 sys1.cpu.aluIn1[19]
.sym 143147 sys1.cpu.aluAdder_SB_LUT4_O_21_I2_SB_LUT4_O_I3
.sym 143148 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143149 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143152 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 143153 sys1.cpu.aluAdder_SB_LUT4_O_18_I2_SB_LUT4_O_I3
.sym 143156 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 143157 sys1.cpu.aluAdder_SB_LUT4_O_21_I2_SB_LUT4_O_I3
.sym 143159 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 143160 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143161 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 143162 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143163 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143164 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 143165 sys1.cpu.aluAdder[19]
.sym 143167 sys1.cpu.regsD_SB_LUT4_O_19_I1
.sym 143168 sys1.cpu.regsD_SB_LUT4_O_19_I2
.sym 143169 sys1.cpu.regsD_SB_LUT4_O_19_I3
.sym 143171 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143172 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3
.sym 143173 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143174 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 143175 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143176 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143177 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 143178 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 143179 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I1
.sym 143180 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I2
.sym 143181 sys1.cpu.regsD_SB_LUT4_O_19_I3_SB_LUT4_O_I3
.sym 143182 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143183 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 143184 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143185 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143187 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143188 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143189 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143190 sys1.cpu.regsD[18]
.sym 143194 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 143195 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I1
.sym 143196 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 143197 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 143199 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143200 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143201 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 143202 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 143203 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143204 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 143205 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143206 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 143207 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143208 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 143209 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143210 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 143211 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143212 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 143213 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143215 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 143216 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143217 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143219 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143220 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 143221 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143222 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 143223 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143224 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143225 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 143226 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 143227 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143228 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143229 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143232 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143233 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143236 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143237 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143239 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 143240 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143241 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143243 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 143244 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143245 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 143247 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 143248 sys1.cpu.aluIn1[29]
.sym 143249 sys1.cpu.aluIn1_SB_LUT4_O_27_I3
.sym 143251 sys1.cpu.rdata_SB_LUT4_O_13_I1_SB_LUT4_O_I1
.sym 143252 sys1.ram0.ram_array.9.0.0_RDATA
.sym 143253 sys1.ram0.ram_array.9.1.0_RDATA
.sym 143255 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 143256 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143257 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 143259 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 143260 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143261 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143263 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 143264 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 143265 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143266 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143267 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 143268 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143269 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 143270 sys1.cpu.regsD[2]
.sym 143274 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143275 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 143276 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143277 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143279 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 143280 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 143281 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3
.sym 143283 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 143284 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143285 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143286 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 143287 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143288 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143289 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143291 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 143292 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143293 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143294 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143295 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 143296 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143297 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143299 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 143300 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143301 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 143302 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 143303 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143304 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143305 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143306 sys1.cpu.regsD[15]
.sym 143310 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143311 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143312 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143313 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143316 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143317 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143319 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143320 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143321 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143322 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 143323 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143324 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143325 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143328 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143329 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143331 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 143332 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 143333 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143335 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 143336 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143337 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143339 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 143340 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143341 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 143343 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 143344 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143345 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 143348 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 143349 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 143350 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 143351 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 143352 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 143353 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O
.sym 143355 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 143356 sys1.cpu.regsD_SB_LUT4_O_31_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143357 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143359 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 143360 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143361 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143362 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 143363 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 143364 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143365 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143373 sys1.uart0.thr[6]
.sym 143385 sys1.cpu.regsD[24]
.sym 143386 sys1.cdo[4]
.sym 143398 sys1.irqvect[5][4]
.sym 143399 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 143400 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 143401 sys1.irqvect[4][4]
.sym 143406 sys1.cdo[7]
.sym 143410 sys1.cdo[4]
.sym 143414 sys1.cdo[5]
.sym 143418 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143419 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143420 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 143421 sys1.irqvect[2][4]
.sym 143422 sys1.irqvect[7][5]
.sym 143423 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 143424 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 143425 sys1.irqvect[4][5]
.sym 143430 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 143431 sys1.irqvect[3][5]
.sym 143432 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 143433 sys1.irqvect[6][5]
.sym 143436 sys1.uart0.rd_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143437 sys1.spi0.wr_SB_LUT4_O_I3
.sym 143438 sys1.irqvect[1][7]
.sym 143439 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 143440 sys1.irqvect[3][7]
.sym 143441 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 143442 sys1.cdo[5]
.sym 143446 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143447 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143448 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143449 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143450 sys1.cdo[7]
.sym 143456 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 143457 sys1.cpu.addr_SB_LUT4_O_I3
.sym 143458 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 143459 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 143460 sys1.irqvect[1][5]
.sym 143461 sys1.irqvect[5][5]
.sym 143463 LORA_DIO1_SB_LUT4_I1_I3
.sym 143464 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 143465 sys1.spi0.wr_SB_LUT4_O_I3
.sym 143466 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 143467 sys1.cpu.IR[15]
.sym 143468 sys1.cpu.regs[10][8]
.sym 143469 sys1.cpu.opvalid
.sym 143470 sys1.cpu.regsD[7]
.sym 143476 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143477 LORA_CS_SB_LUT4_O_I0
.sym 143480 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 143481 sys1.cpu.addr_SB_LUT4_O_I3
.sym 143484 sys1.spi0.wr_SB_LUT4_O_I2
.sym 143485 sys1.spi0.wr_SB_LUT4_O_I3
.sym 143486 LORA_CS_SB_LUT4_O_I3
.sym 143487 LORA_CS_SB_LUT4_O_I1
.sym 143488 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 143489 sys1.cpu.addr_SB_LUT4_O_I3
.sym 143490 sys1.cpu.regsD[8]
.sym 143495 sys1.spi0.bitcnt[0]
.sym 143499 sys1.spi0.bitcnt[1]
.sym 143500 $PACKER_VCC_NET
.sym 143501 sys1.spi0.bitcnt[0]
.sym 143503 sys1.spi0.bitcnt[2]
.sym 143504 $PACKER_VCC_NET
.sym 143505 sys1.spi0.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 143507 sys1.spi0.bitcnt[3]
.sym 143508 $PACKER_VCC_NET
.sym 143509 sys1.spi0.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 143511 sys1.spi0.bitcnt[4]
.sym 143512 $PACKER_VCC_NET
.sym 143513 sys1.spi0.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 143514 sys1.wr_spi_ICE
.sym 143515 sys1.spi0.bitcnt[5]
.sym 143516 sys1.control_ICE[13]
.sym 143517 sys1.spi0.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 143519 sys1.wr_spi_ICE
.sym 143520 sys1.control_ICE[9]
.sym 143521 sys1.spi0.bitcnt_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 143523 sys1.wr_spi_ICE
.sym 143524 ICE_MOSI_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 143525 sys1.spi0.bitcnt[0]
.sym 143526 sys1.cpu.regsD[13]
.sym 143533 sys1.cpu.aluAdder[7]
.sym 143534 sys1.cpu.regsD[4]
.sym 143538 sys1.cpu.regsD[6]
.sym 143542 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 143543 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143544 LORA_DIO1_SB_LUT4_I1_I3
.sym 143545 LORA_BUSY_SB_LUT4_I2_I0
.sym 143549 sys1.control_ICE[13]
.sym 143550 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 143551 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143552 LORA_DIO1_SB_LUT4_I1_I3
.sym 143553 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 143556 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143557 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 143559 LORA_CS_SB_LUT4_O_I2
.sym 143560 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143561 LORA_DIO1_SB_LUT4_I1_I3
.sym 143564 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 143565 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 143568 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 143569 sys1.cpu.addr_SB_LUT4_O_I3
.sym 143570 sys1.cpu.regsD[8]
.sym 143574 LORA_CS_SB_LUT4_O_I3
.sym 143575 LORA_DIO1_SB_LUT4_I1_I2
.sym 143576 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2
.sym 143577 EN_1V4_M4_SB_LUT4_I1_I3
.sym 143579 LORA_CS_SB_LUT4_O_I2
.sym 143580 LORA_BUSY_SB_LUT4_I2_I0
.sym 143581 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143584 sys1.spi0.wr_SB_LUT4_O_I2
.sym 143585 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143586 sys1.cpu.regsD[7]
.sym 143591 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 143596 sys1.spi0.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 143598 sys1.wr_spi_ICE
.sym 143599 sys1.cdo[15]
.sym 143600 sys1.dout_spi_ICE[14]
.sym 143601 sys1.spi0.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 143602 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 143603 LORA_CS_SB_LUT4_O_I1
.sym 143604 EN_1V4_M4_SB_LUT4_I1_I3
.sym 143605 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 143606 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 143607 sys1.cpu.addr_SB_LUT4_O_I3
.sym 143608 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 143609 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 143610 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 143611 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 143612 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 143613 sys1.cpu.addr_SB_LUT4_O_I3
.sym 143616 sys1.uart1.rxst0_SB_LUT4_I3_O
.sym 143617 sys1.urd1
.sym 143619 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 143620 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 143621 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 143622 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 143623 sys1.cpu.rdata_SB_LUT4_O_2_I1
.sym 143624 sys1.cpu.rdata_SB_LUT4_O_2_I2
.sym 143625 sys1.cpu.rdata_SB_LUT4_O_2_I3
.sym 143626 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 143627 sys1.cpu.IR[14]
.sym 143628 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143629 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143630 sys1.cpu.regsD_SB_LUT4_O_26_I0
.sym 143631 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 143632 sys1.cpu.regsD_SB_LUT4_O_26_I2
.sym 143633 sys1.cpu.regsD_SB_LUT4_O_26_I3
.sym 143635 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I1
.sym 143636 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.sym 143637 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 143638 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I0
.sym 143639 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 143640 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I2
.sym 143641 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3
.sym 143643 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 143644 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 143645 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 143646 sys1.dv1
.sym 143650 sys1.dout_spi_LORA[29]
.sym 143651 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 143652 sys1.dout_spi_ICE[29]
.sym 143653 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 143654 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 143655 sys1.cdi[23]
.sym 143656 sys1.cdi[7]
.sym 143657 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143658 sys1.cdi[7]
.sym 143662 sys1.cpu.PC[6]
.sym 143666 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143667 sys1.cpu.aluAdder[1]
.sym 143668 sys1.cpu.aluAdder[0]
.sym 143669 sys1.cdi[23]
.sym 143670 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 143671 sys1.cdi[29]
.sym 143672 sys1.cdi[13]
.sym 143673 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143674 sys1.cdi[13]
.sym 143678 sys1.cpu.aluAdder[0]
.sym 143679 sys1.cpu.aluAdder[1]
.sym 143680 sys1.cdi[13]
.sym 143681 sys1.cdi[29]
.sym 143684 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 143685 sys1.cpu.aluAdder_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 143686 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 143687 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 143688 sys1.cpu.IR[13]
.sym 143689 sys1.cdi[28]
.sym 143692 sys1.cpu.aluAdder[6]
.sym 143693 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 143695 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143696 sys1.cpu.aluIn1[6]
.sym 143697 sys1.cpu.aluAdder_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 143698 sys1.cdo[3]
.sym 143702 sys1.cpu.regsD_SB_LUT4_O_10_I0
.sym 143703 sys1.cpu.regsD_SB_LUT4_O_10_I1
.sym 143704 sys1.cpu.regsD_SB_LUT4_O_10_I2
.sym 143705 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 143706 sys1.cpu.aluIn1[6]
.sym 143707 sys1.cpu.aluAdder_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 143708 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143709 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143710 sys1.cdo[2]
.sym 143714 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143715 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 143716 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 143717 sys1.cpu.aluAdder[6]
.sym 143720 sys1.cdo_SB_LUT4_O_9_I1
.sym 143721 sys1.owr_SB_LUT4_O_2_I2
.sym 143724 sys1.owr_SB_LUT4_O_I2
.sym 143725 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 143727 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 143728 sys1.cpu.PC[13]
.sym 143729 sys1.cpu.ldstaddr[13]
.sym 143733 sys1.urd1
.sym 143735 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 143736 sys1.owr_SB_LUT4_O_2_I2
.sym 143737 LORA_CS_SB_LUT4_O_I1
.sym 143739 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O
.sym 143740 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_3_O
.sym 143741 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_4_O
.sym 143743 sys1.owr_SB_LUT4_O_2_I2
.sym 143744 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 143745 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 143748 sys1.cpu.aluAdder[5]
.sym 143749 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 143752 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 143753 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_E
.sym 143756 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143757 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 143758 sys1.cpu.regsD[7]
.sym 143762 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 143763 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 143764 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143765 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143768 sys1.cpu.aluAdder[1]
.sym 143769 sys1.cpu.IR[13]
.sym 143772 sys1.cpu.IR[13]
.sym 143773 sys1.cpu.IR[12]
.sym 143776 sys1.owr_SB_LUT4_O_I2
.sym 143777 sys1.owr_SB_LUT4_O_I3
.sym 143780 sys1.owr_SB_LUT4_O_I3
.sym 143781 sys1.owr_SB_LUT4_O_3_I3
.sym 143782 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143783 sys1.cpu.rdata_SB_LUT4_O_19_I1_SB_LUT4_I1_O
.sym 143784 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 143785 sys1.cdi[28]
.sym 143786 sys1.ram0.ram_array.0.1.0_RCLKE
.sym 143787 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 143788 sys1.owr_SB_LUT4_O_2_I2
.sym 143789 sys1.owr_SB_LUT4_O_2_I3
.sym 143790 sys1.cpu.aluIn1[25]
.sym 143791 sys1.cpu.aluAdder_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 143792 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 143793 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 143794 sys1.cpu.regsD_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 143795 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143796 sys1.cpu.aluIn1[25]
.sym 143797 sys1.cpu.aluAdder_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 143800 sys1.cpu.aluAdder[1]
.sym 143801 sys1.cpu.aluAdder[0]
.sym 143802 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 143803 sys1.cpu.rdata_SB_LUT4_O_18_I1
.sym 143804 sys1.cpu.rdata_SB_LUT4_O_18_I2
.sym 143805 sys1.cpu.rdata_SB_LUT4_O_18_I3
.sym 143807 sys1.cpu.regsD_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 143808 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 143809 sys1.cpu.aluAdder[25]
.sym 143810 sys1.cpu.regsD_SB_LUT4_O_13_I2_SB_LUT4_O_I0
.sym 143811 sys1.cpu.regsD_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 143812 sys1.cpu.regsD_SB_LUT4_O_27_I2_SB_LUT4_O_I2
.sym 143813 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 143814 sys1.cpu.regsD_SB_LUT4_O_23_I2_SB_LUT4_O_I0
.sym 143815 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 143816 sys1.cdi[12]
.sym 143817 sys1.owr_SB_LUT4_O_2_I2
.sym 143820 sys1.cpu.aluAdder[0]
.sym 143821 sys1.cpu.aluAdder[1]
.sym 143822 sys1.dout_spi_ICE[28]
.sym 143823 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 143824 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 143825 sys1.tcount_SB_DFFSR_Q_3_D_SB_LUT4_I2_I1
.sym 143827 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O
.sym 143828 sys1.cdo[3]
.sym 143829 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 143832 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 143833 sys1.cdi[28]
.sym 143834 sys1.cpu.PC[19]
.sym 143838 sys1.owr_SB_LUT4_O_I3
.sym 143839 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 143840 sys1.owr_SB_LUT4_O_2_I2
.sym 143841 sys1.owr_SB_LUT4_O_2_I3
.sym 143842 sys1.cdi[12]
.sym 143846 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 143847 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 143848 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 143849 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 143850 sys1.owr_SB_LUT4_O_2_I3
.sym 143851 sys1.cpu.rdata_SB_LUT4_O_19_I1
.sym 143852 sys1.cpu.rdata_SB_LUT4_O_19_I2
.sym 143853 sys1.cpu.rdata_SB_LUT4_O_19_I3
.sym 143857 sys1.cdo[28]
.sym 143859 sys1.cpu.rdata_SB_LUT4_O_19_I2_SB_LUT4_O_I1
.sym 143860 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 143861 sys1.dout_spi_LORA[12]
.sym 143862 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 143863 sys1.cdi[24]
.sym 143864 sys1.cdi[8]
.sym 143865 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 143869 sys1.cdo[2]
.sym 143873 sys1.cdo[6]
.sym 143875 sys1.cpu.rdata_SB_LUT4_O_19_I1
.sym 143876 sys1.cpu.rdata_SB_LUT4_O_19_I2
.sym 143877 sys1.cpu.rdata_SB_LUT4_O_19_I3
.sym 143880 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 143881 sys1.cpu.LTU_SB_LUT4_I3_O
.sym 143882 sys1.cpu.opvalid
.sym 143883 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 143884 sys1.cpu.IR[20]
.sym 143885 sys1.cpu.IR[21]
.sym 143886 sys1.cdi[20]
.sym 143890 sys1.cdi[21]
.sym 143896 sys1.cpu.IR[23]
.sym 143897 sys1.cpu.IR[22]
.sym 143899 LORA_DIO1$SB_IO_IN
.sym 143900 LORA_DIO1_SB_LUT4_I1_I2
.sym 143901 LORA_DIO1_SB_LUT4_I1_I3
.sym 143902 sys1.cdi[22]
.sym 143906 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I0
.sym 143907 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 143908 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 143909 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 143912 sys1.tcount_SB_DFFSR_Q_23_D_SB_LUT4_I0_I3
.sym 143916 sys1.cpu.opvalid
.sym 143917 sys1.cpu.IR[22]
.sym 143920 sys1.cpu.opvalid
.sym 143921 sys1.cpu.IR[18]
.sym 143924 sys1.cpu.opvalid
.sym 143925 sys1.cpu.IR[17]
.sym 143928 sys1.cpu.opvalid
.sym 143929 sys1.cpu.IR[21]
.sym 143930 sys1.cpu.regsD[4]
.sym 143934 sys1.cpu.regsD[3]
.sym 143940 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 143941 sys1.cpu.aluAdder_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 143942 sys1.cpu.PC[23]
.sym 143947 sys1.cpu.regsD_SB_LUT4_O_15_I1
.sym 143948 sys1.cpu.regsD_SB_LUT4_O_15_I2
.sym 143949 sys1.cpu.regsD_SB_LUT4_O_15_I3
.sym 143950 sys1.cdi[17]
.sym 143954 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 143955 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 143956 sys1.cpu.IR[13]
.sym 143957 sys1.cdi[21]
.sym 143958 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 143959 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 143960 sys1.cpu.IR[13]
.sym 143961 sys1.cdi[23]
.sym 143962 sys1.cdi[18]
.sym 143968 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 143969 sys1.cpu.aluAdder_SB_LUT4_O_27_I2_SB_LUT4_O_I3
.sym 143970 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 143971 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 143972 sys1.cpu.IR[13]
.sym 143973 sys1.cdi[22]
.sym 143975 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 143976 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 143977 gpout_bus[12]
.sym 143979 sys1.cpu.regsD_SB_LUT4_O_17_I1
.sym 143980 sys1.cpu.regsD_SB_LUT4_O_17_I2
.sym 143981 sys1.cpu.regsD_SB_LUT4_O_17_I3
.sym 143982 sys1.cpu.regsD_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 143983 sys1.cpu.aluAdder[1]
.sym 143984 sys1.cdi[25]
.sym 143985 sys1.cdi[17]
.sym 143987 sys1.cpu.rdata_SB_LUT4_O_19_I3_SB_LUT4_O_I1
.sym 143988 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 143989 sys1.tcount_SB_DFFSR_Q_19_D_SB_LUT4_I2_I1
.sym 143992 sys1.cpu.opvalid
.sym 143993 sys1.cpu.IR[16]
.sym 143994 sys1.cdo[12]
.sym 143998 sys1.cpu.regsD_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 143999 sys1.cpu.IR[13]
.sym 144000 sys1.cdi[1]
.sym 144001 EN_5V_M4_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 144002 sys1.cdo[14]
.sym 144006 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 144007 sys1.cpu.aluAdder[12]
.sym 144008 sys1.cpu.aluAdder[11]
.sym 144009 sys1.cpu.aluAdder[9]
.sym 144012 sys1.cpu.IR[13]
.sym 144013 sys1.cdi[17]
.sym 144014 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 144015 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 144016 sys1.cpu.aluAdder[15]
.sym 144017 sys1.cpu.aluAdder[14]
.sym 144019 sys1.cpu.regsD_SB_LUT4_O_16_I1
.sym 144020 sys1.cpu.regsD_SB_LUT4_O_16_I2
.sym 144021 sys1.cpu.regsD_SB_LUT4_O_16_I3
.sym 144022 sys1.cpu.aluAdder[7]
.sym 144023 sys1.cpu.aluAdder[6]
.sym 144024 sys1.cpu.aluAdder[4]
.sym 144025 sys1.cpu.IR[14]
.sym 144026 sys1.dout_spi_LORA[17]
.sym 144027 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 144028 gpout_bus[17]
.sym 144029 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 144030 sys1.cpu.aluAdder[27]
.sym 144031 sys1.cpu.aluAdder[21]
.sym 144032 sys1.cpu.aluAdder[18]
.sym 144033 sys1.cpu.aluAdder[13]
.sym 144034 sys1.cdo[17]
.sym 144038 sys1.cpu.LTU_SB_LUT4_I3_I0
.sym 144039 sys1.cpu.IR[12]
.sym 144040 sys1.cpu.IR[13]
.sym 144041 sys1.cpu.LTU
.sym 144044 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 144045 sys1.cpu.aluAdder_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 144046 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 144047 sys1.cpu.regsD_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144048 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 144049 sys1.cpu.aluAdder[23]
.sym 144051 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144052 sys1.cpu.aluIn1[23]
.sym 144053 sys1.cpu.aluAdder_SB_LUT4_O_16_I2_SB_LUT4_O_I3
.sym 144054 EN_5V_M4_SB_DFFESR_Q_D
.sym 144060 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 144061 sys1.cpu.aluAdder_SB_LUT4_O_16_I2_SB_LUT4_O_I3
.sym 144062 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 144063 sys1.cpu.regsD_SB_LUT4_O_21_I2_SB_LUT4_O_I1
.sym 144064 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 144065 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 144066 sys1.cpu.aluIn1[23]
.sym 144067 sys1.cpu.aluAdder_SB_LUT4_O_16_I2_SB_LUT4_O_I3
.sym 144068 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 144069 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 144071 sys1.cpu.regsD_SB_LUT4_O_21_I1
.sym 144072 sys1.cpu.regsD_SB_LUT4_O_21_I2
.sym 144073 sys1.cpu.regsD_SB_LUT4_O_21_I3
.sym 144074 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 144075 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 144076 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 144077 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 144078 sys1.cpu.aluAdder[30]
.sym 144079 sys1.cpu.aluAdder[23]
.sym 144080 sys1.cpu.aluAdder[20]
.sym 144081 sys1.cpu.aluAdder[19]
.sym 144082 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 144083 sys1.cpu.regsD_SB_LUT4_O_21_I3_SB_LUT4_O_I1
.sym 144084 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 144085 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 144088 sys1.cpu.aluAdder[1]
.sym 144089 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 144092 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 144093 sys1.cpu.aluAdder_SB_LUT4_O_3_I2_SB_LUT4_O_I3
.sym 144096 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 144097 sys1.cpu.aluAdder_SB_LUT4_O_14_I2_SB_LUT4_O_I3
.sym 144100 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 144101 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_I2_O
.sym 144103 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 144107 sys1.cpu.aluIn1[0]
.sym 144108 sys1.cpu.aluAdder_SB_LUT4_O_31_I2
.sym 144109 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 144111 sys1.cpu.aluIn1[1]
.sym 144112 sys1.cpu.aluAdder_SB_LUT4_O_20_I2
.sym 144113 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 144115 sys1.cpu.aluIn1[2]
.sym 144116 sys1.cpu.aluAdder_SB_LUT4_O_9_I2
.sym 144117 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 144119 sys1.cpu.aluIn1[3]
.sym 144120 sys1.cpu.aluAdder_SB_LUT4_O_6_I2
.sym 144121 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 144123 sys1.cpu.aluIn1[4]
.sym 144124 sys1.cpu.aluAdder_SB_LUT4_O_5_I2
.sym 144125 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 144127 sys1.cpu.aluIn1[5]
.sym 144128 sys1.cpu.aluAdder_SB_LUT4_O_4_I2
.sym 144129 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 144131 sys1.cpu.aluIn1[6]
.sym 144132 sys1.cpu.aluAdder_SB_LUT4_O_3_I2
.sym 144133 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 144135 sys1.cpu.aluIn1[7]
.sym 144136 sys1.cpu.aluAdder_SB_LUT4_O_2_I2
.sym 144137 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 144139 sys1.cpu.aluIn1[8]
.sym 144140 sys1.cpu.aluAdder_SB_LUT4_O_1_I2
.sym 144141 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 144143 sys1.cpu.aluIn1[9]
.sym 144144 sys1.cpu.aluAdder_SB_LUT4_O_I2
.sym 144145 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 144147 sys1.cpu.aluIn1[10]
.sym 144148 sys1.cpu.aluAdder_SB_LUT4_O_30_I2
.sym 144149 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 144151 sys1.cpu.aluIn1[11]
.sym 144152 sys1.cpu.aluAdder_SB_LUT4_O_29_I2
.sym 144153 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 144155 sys1.cpu.aluIn1[12]
.sym 144156 sys1.cpu.aluAdder_SB_LUT4_O_28_I2
.sym 144157 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 144159 sys1.cpu.aluIn1[13]
.sym 144160 sys1.cpu.aluAdder_SB_LUT4_O_27_I2
.sym 144161 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 144163 sys1.cpu.aluIn1[14]
.sym 144164 sys1.cpu.aluAdder_SB_LUT4_O_26_I2
.sym 144165 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 144167 sys1.cpu.aluIn1[15]
.sym 144168 sys1.cpu.aluAdder_SB_LUT4_O_25_I2
.sym 144169 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 144171 sys1.cpu.aluIn1[16]
.sym 144172 sys1.cpu.aluAdder_SB_LUT4_O_24_I2
.sym 144173 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 144175 sys1.cpu.aluIn1[17]
.sym 144176 sys1.cpu.aluAdder_SB_LUT4_O_23_I2
.sym 144177 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 144179 sys1.cpu.aluIn1[18]
.sym 144180 sys1.cpu.aluAdder_SB_LUT4_O_22_I2
.sym 144181 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 144183 sys1.cpu.aluIn1[19]
.sym 144184 sys1.cpu.aluAdder_SB_LUT4_O_21_I2
.sym 144185 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 144187 sys1.cpu.aluIn1[20]
.sym 144188 sys1.cpu.aluAdder_SB_LUT4_O_19_I2
.sym 144189 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 144191 sys1.cpu.aluIn1[21]
.sym 144192 sys1.cpu.aluAdder_SB_LUT4_O_18_I2
.sym 144193 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 144195 sys1.cpu.aluIn1[22]
.sym 144196 sys1.cpu.aluAdder_SB_LUT4_O_17_I2
.sym 144197 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 144199 sys1.cpu.aluIn1[23]
.sym 144200 sys1.cpu.aluAdder_SB_LUT4_O_16_I2
.sym 144201 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 144203 sys1.cpu.aluIn1[24]
.sym 144204 sys1.cpu.aluAdder_SB_LUT4_O_15_I2
.sym 144205 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 144207 sys1.cpu.aluIn1[25]
.sym 144208 sys1.cpu.aluAdder_SB_LUT4_O_14_I2
.sym 144209 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 144211 sys1.cpu.aluIn1[26]
.sym 144212 sys1.cpu.aluAdder_SB_LUT4_O_13_I2
.sym 144213 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 144215 sys1.cpu.aluIn1[27]
.sym 144216 sys1.cpu.aluAdder_SB_LUT4_O_12_I2
.sym 144217 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 144219 sys1.cpu.aluIn1[28]
.sym 144220 sys1.cpu.aluAdder_SB_LUT4_O_11_I2
.sym 144221 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 144223 sys1.cpu.aluIn1[29]
.sym 144224 sys1.cpu.aluAdder_SB_LUT4_O_10_I2
.sym 144225 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 144227 sys1.cpu.aluIn1[30]
.sym 144228 sys1.cpu.aluAdder_SB_LUT4_O_8_I2
.sym 144229 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 144231 sys1.cpu.aluIn1[31]
.sym 144232 sys1.cpu.aluAdder_SB_LUT4_O_7_I2
.sym 144233 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[31]
.sym 144236 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 144237 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[32]
.sym 144238 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 144239 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 144240 sys1.cpu.aluIn1[6]
.sym 144241 sys1.cpu.aluIn1[25]
.sym 144242 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 144243 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 144244 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 144245 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 144247 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 144248 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 144249 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 144250 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 144251 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 144252 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 144253 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 144255 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 144256 sys1.cpu.aluIn1[14]
.sym 144257 sys1.cpu.aluIn1[17]
.sym 144259 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 144260 sys1.cpu.aluIn1[6]
.sym 144261 sys1.cpu.aluIn1[25]
.sym 144263 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 144264 sys1.cpu.aluIn1[9]
.sym 144265 sys1.cpu.aluIn1[22]
.sym 144266 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 144267 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 144268 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144269 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144271 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 144272 sys1.cpu.aluIn1[13]
.sym 144273 sys1.cpu.aluIn1[18]
.sym 144275 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 144276 sys1.cpu.aluIn1[14]
.sym 144277 sys1.cpu.aluIn1[17]
.sym 144279 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 144280 sys1.cpu.aluIn1[9]
.sym 144281 sys1.cpu.aluIn1[22]
.sym 144283 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 144284 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 144285 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 144287 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 144288 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 144289 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144292 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144293 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 144295 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 144296 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144297 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144299 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 144300 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144301 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144303 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 144304 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 144305 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 144307 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 144308 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144309 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 144311 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 144312 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144313 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 144314 sys1.cpu.regsD[15]
.sym 144319 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 144320 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 144321 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 144323 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 144324 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_2_I2
.sym 144325 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O
.sym 144327 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 144328 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144329 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144331 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 144332 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 144333 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144335 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 144336 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 144337 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144338 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 144339 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 144340 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 144341 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144342 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 144343 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 144344 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144345 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 144346 sys1.cpu.regsD[15]
.sym 144350 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 144351 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 144352 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 144353 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144354 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 144355 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 144356 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 144357 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 144359 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 144360 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144361 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 144362 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 144363 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 144364 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 144365 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144368 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 144369 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144370 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 144371 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 144372 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144373 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 144375 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 144376 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144377 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 144380 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 144381 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O
.sym 144382 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 144383 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 144384 sys1.cpu.aluIn1_SB_LUT4_O_27_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 144385 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 144386 sys1.cpu.regsD[15]
.sym 144402 sys1.cdo[5]
.sym 144413 LORA_BUSY_SB_LUT4_I2_I0
.sym 144418 sys1.cdo[4]
.sym 144423 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 144424 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 144425 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 144427 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 144428 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 144429 sys1.uart0.thr[5]
.sym 144431 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 144432 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 144433 sys1.uart0.thr[6]
.sym 144435 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 144436 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 144437 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 144442 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 144443 sys1.uart0.thr[7]
.sym 144444 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 144445 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 144454 sys1.cdo[6]
.sym 144458 sys1.cdo[7]
.sym 144462 sys1.cdo[11]
.sym 144466 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 144467 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 144468 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 144469 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 144470 sys1.cdo[5]
.sym 144474 sys1.irqvect[2][5]
.sym 144475 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 144476 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 144477 sys1.irqvect[0][5]
.sym 144479 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 144480 sys1.cpu.regs[14][8]
.sym 144481 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 144484 EN_5V_UP_SB_DFFESR_Q_D
.sym 144485 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 144486 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 144487 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 144488 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 144489 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 144490 sys1.cpu.PC[24]
.sym 144494 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 144495 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 144496 sys1.cpu.regs[11][8]
.sym 144497 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 144498 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 144499 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 144500 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 144501 sys1.cpu.regs[14][8]
.sym 144502 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 144503 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 144504 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 144505 sys1.cpu.regs[10][7]
.sym 144506 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 144507 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 144508 sys1.cpu.regs[10][7]
.sym 144509 sys1.cpu.regs[11][7]
.sym 144510 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 144511 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 144512 sys1.cpu.regs[10][8]
.sym 144513 sys1.cpu.regs[11][8]
.sym 144514 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 144515 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I1
.sym 144516 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 144517 sys1.cpu.regsQ1_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 144518 sys1.cdo[6]
.sym 144522 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 144523 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 144524 sys1.cpu.regsQ1_SB_LUT4_O_25_I2
.sym 144525 sys1.cpu.regsQ1_SB_LUT4_O_25_I3
.sym 144526 sys1.spi0.bitcnt[5]
.sym 144527 sys1.spi0.bitcnt[4]
.sym 144528 sys1.spi0.bitcnt[3]
.sym 144529 sys1.spi0.bitcnt[2]
.sym 144531 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 144532 sys1.spi0.bitcnt[1]
.sym 144533 sys1.spi0.bitcnt[0]
.sym 144535 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 144536 sys1.cpu.regsQ1_SB_LUT4_O_25_I2
.sym 144537 sys1.cpu.regsQ1_SB_LUT4_O_25_I3
.sym 144538 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 144539 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 144540 sys1.cpu.regs[7][8]
.sym 144541 sys1.cpu.regs[3][8]
.sym 144542 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 144543 sys1.cpu.regs[11][7]
.sym 144544 sys1.cpu.opvalid
.sym 144545 sys1.cpu.IR[15]
.sym 144546 sys1.cdo[7]
.sym 144550 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 144551 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 144552 sys1.cpu.regs[4][8]
.sym 144553 sys1.cpu.regs[5][8]
.sym 144554 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 144555 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 144556 sys1.cpu.regs[7][8]
.sym 144557 sys1.cpu.regs[5][8]
.sym 144558 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 144559 sys1.cpu.addr_SB_LUT4_O_I3
.sym 144560 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 144561 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 144562 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 144563 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 144564 sys1.cpu.regs[0][8]
.sym 144565 sys1.cpu.regs[1][8]
.sym 144566 sys1.cpu.regsD[7]
.sym 144570 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 144571 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 144572 sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I2
.sym 144573 sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.sym 144577 sys1.cpu.regsD[7]
.sym 144578 sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 144579 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 144580 sys1.cpu.regs[2][8]
.sym 144581 sys1.cpu.regs[0][8]
.sym 144582 sys1.cpu.aluIn1[24]
.sym 144583 sys1.cpu.aluAdder_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 144584 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 144585 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 144587 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144588 sys1.cpu.aluIn1[7]
.sym 144589 sys1.cpu.aluAdder_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 144590 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 144591 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 144592 sys1.cpu.regs[6][8]
.sym 144593 sys1.cpu.regs[4][8]
.sym 144594 sys1.cpu.aluIn1[7]
.sym 144595 sys1.cpu.aluAdder_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 144596 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 144597 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 144599 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144600 sys1.cpu.aluIn1[24]
.sym 144601 sys1.cpu.aluAdder_SB_LUT4_O_15_I2_SB_LUT4_O_I3
.sym 144602 sys1.cdo[5]
.sym 144606 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 144607 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 144608 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 144609 sys1.cpu.aluAdder[7]
.sym 144610 sys1.cpu.regsQ1_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 144611 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 144612 sys1.cpu.regs[3][8]
.sym 144613 sys1.cpu.regs[1][8]
.sym 144614 sys1.cpu.regsD[28]
.sym 144618 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 144619 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144620 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 144621 sys1.cpu.aluAdder[24]
.sym 144623 sys1.cpu.aluAdder[0]
.sym 144624 sys1.cdo[0]
.sym 144625 sys1.cdo_SB_LUT4_O_23_I3
.sym 144626 sys1.cpu.regsD[24]
.sym 144630 sys1.cpu.regsD[8]
.sym 144636 sys1.cpu.aluAdder[7]
.sym 144637 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 144638 sys1.cpu.regsD[13]
.sym 144642 sys1.cpu.regsD[7]
.sym 144646 sys1.cdo_SB_LUT4_O_23_I3
.sym 144647 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 144648 sys1.cpu.Bimm[8]
.sym 144649 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 144652 sys1.cpu.PC[13]
.sym 144653 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 144654 sys1.cpu.regsD_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 144655 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 144656 sys1.cpu.regsD_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 144657 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 144658 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I0
.sym 144659 sys1.cpu.regsD_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 144660 sys1.cpu.regsD_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.sym 144661 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 144662 sys1.cpu.regsD_SB_LUT4_O_14_I0
.sym 144663 sys1.cpu.regsD_SB_LUT4_O_14_I1
.sym 144664 sys1.cpu.regsD_SB_LUT4_O_14_I2
.sym 144665 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 144666 sys1.cpu.regsD[8]
.sym 144670 sys1.cdo[7]
.sym 144671 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 144672 sys1.cpu.Bimm[7]
.sym 144673 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 144674 sys1.cpu.regsD[30]
.sym 144679 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 144680 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 144681 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 144684 sys1.cpu.IR[3]
.sym 144685 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 144688 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 144689 sys1.cpu.aluAdder_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 144690 sys1.cpu.regsD[4]
.sym 144695 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 144696 sys1.cpu.IR[17]
.sym 144697 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 144698 sys1.cpu.Bimm[9]
.sym 144699 sys1.cpu.Bimm[8]
.sym 144700 sys1.cpu.Bimm[6]
.sym 144701 sys1.cpu.IR[20]
.sym 144704 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 144705 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 144707 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 144708 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 144709 sys1.cpu.IR[14]
.sym 144710 sys1.cpu.regsD_SB_LUT4_O_11_I0
.sym 144711 sys1.cpu.regsD_SB_LUT4_O_11_I1
.sym 144712 sys1.cpu.regsD_SB_LUT4_O_11_I2
.sym 144713 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 144714 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 144715 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 144716 sys1.cpu.IR[13]
.sym 144717 sys1.cdi[27]
.sym 144720 sys1.cpu.Bimm[12]
.sym 144721 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 144722 sys1.cpu.regsD[8]
.sym 144726 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 144727 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 144728 sys1.cpu.IR[13]
.sym 144729 sys1.cdi[24]
.sym 144730 sys1.cpu.IR[21]
.sym 144731 sys1.cpu.Bimm[12]
.sym 144732 sys1.cpu.Bimm[10]
.sym 144733 sys1.cpu.Bimm[7]
.sym 144734 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 144735 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 144736 sys1.cpu.regsD_SB_LUT4_O_29_I2_SB_LUT4_O_I2
.sym 144737 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 144738 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 144739 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1
.sym 144740 sys1.cpu.Bimm[5]
.sym 144741 sys1.cpu.IR[24]
.sym 144742 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 144747 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 144748 sys1.cpu.aluIn1[5]
.sym 144749 sys1.cpu.aluAdder_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 144751 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O
.sym 144752 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_3_O
.sym 144753 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_4_O
.sym 144754 sys1.cpu.aluIn1[5]
.sym 144755 sys1.cpu.aluAdder_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 144756 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 144757 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 144758 sys1.cdo[6]
.sym 144759 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 144760 sys1.cpu.Bimm[6]
.sym 144761 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 144762 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 144766 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 144767 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 144768 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 144769 sys1.cpu.aluAdder[5]
.sym 144772 sys1.owr_SB_LUT4_O_I2
.sym 144773 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 144774 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 144778 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 144782 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 144787 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 144788 sys1.cpu.PC[30]
.sym 144789 sys1.cpu.ldstaddr[30]
.sym 144790 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 144795 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 144796 sys1.cpu.PC[29]
.sym 144797 sys1.cpu.ldstaddr[29]
.sym 144798 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFNE_Q_D
.sym 144805 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 144806 sys1.cpu.regsD[8]
.sym 144810 sys1.ram0.ram_array.0.0.0_RCLKE
.sym 144811 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 144812 sys1.owr_SB_LUT4_O_2_I2
.sym 144813 sys1.owr_SB_LUT4_O_2_I3
.sym 144816 sys1.cpu.aluAdder[3]
.sym 144817 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 144818 sys1.cdo[5]
.sym 144819 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 144820 sys1.cpu.Bimm[5]
.sym 144821 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 144823 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_I2_I1
.sym 144824 sys1.cdo_SB_LUT4_O_14_I3
.sym 144825 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 144828 sys1.cpu.aluAdder[4]
.sym 144829 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 144832 sys1.cpu.PC[3]
.sym 144833 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 144835 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 144836 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 144837 sys1.cpu.Bimm[5]
.sym 144838 sys1.cpu.IR[23]
.sym 144839 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 144840 sys1.cpu.Bimm[3]
.sym 144841 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 144842 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 144843 sys1.cpu.rdata_SB_LUT4_O_3_I1
.sym 144844 sys1.cpu.rdata_SB_LUT4_O_3_I2
.sym 144845 sys1.cpu.rdata_SB_LUT4_O_3_I3
.sym 144847 sys1.cpu.rdata_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 144848 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 144849 sys1.dout_spi_LORA[28]
.sym 144851 sys1.cpu.rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 144852 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 144853 sys1.dout_spi_LORA[27]
.sym 144856 sys1.cpu.regsD_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 144857 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 144858 sys1.cpu.PC[22]
.sym 144862 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 144863 sys1.cpu.rdata_SB_LUT4_O_4_I1
.sym 144864 sys1.cpu.rdata_SB_LUT4_O_4_I2
.sym 144865 sys1.cpu.rdata_SB_LUT4_O_4_I3
.sym 144866 sys1.owr_SB_LUT4_O_2_I2
.sym 144867 sys1.cdi[11]
.sym 144868 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 144869 sys1.cdi[27]
.sym 144870 sys1.cpu.IR[22]
.sym 144871 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 144872 sys1.cpu.Bimm[2]
.sym 144873 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_3_O
.sym 144876 sys1.cpu.aluAdder[18]
.sym 144877 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 144878 sys1.cpu.regsD_SB_LUT4_O_24_I0
.sym 144879 sys1.cpu.regsD_SB_LUT4_O_24_I1
.sym 144880 sys1.cpu.regsD_SB_LUT4_O_24_I2
.sym 144881 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 144882 sys1.cdo[28]
.sym 144886 gpout_bus[28]
.sym 144887 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 144888 sys1.tcount[28]
.sym 144889 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 144892 sys1.cpu.PC[8]
.sym 144893 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 144896 sys1.cpu.aluAdder[2]
.sym 144897 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 144898 sys1.cpu.PC0[22]
.sym 144899 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 144900 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 144901 sys1.cpu.PC[22]
.sym 144902 LORA_BUSY_SB_LUT4_I2_I0
.sym 144903 ICE_LED4$SB_IO_OUT
.sym 144904 LORA_BUSY$SB_IO_IN
.sym 144905 LORA_DIO1_SB_LUT4_I1_I3
.sym 144906 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 144907 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 144908 sys1.cpu.IR[13]
.sym 144909 sys1.cdi[30]
.sym 144911 sys1.cpu.regsD_SB_LUT4_O_8_I1
.sym 144912 sys1.cpu.regsD_SB_LUT4_O_8_I2
.sym 144913 sys1.cpu.regsD_SB_LUT4_O_8_I3
.sym 144914 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 144915 sys1.cpu.rdata_SB_LUT4_O_1_I1
.sym 144916 sys1.cpu.rdata_SB_LUT4_O_1_I2
.sym 144917 sys1.cpu.rdata_SB_LUT4_O_1_I3
.sym 144921 sys1.cdo[5]
.sym 144925 sys1.cdo[1]
.sym 144927 sys1.cpu.regsD_SB_LUT4_O_5_I1
.sym 144928 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 144929 sys1.cpu.PC0[8]
.sym 144933 sys1.cdo[8]
.sym 144934 gpout_bus[30]
.sym 144935 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 144936 sys1.tcount[30]
.sym 144937 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 144938 gpout_bus[25]
.sym 144939 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 144940 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 144941 sys1.tcount_SB_DFFSR_Q_6_D_SB_LUT4_I2_I0
.sym 144942 sys1.cdo[30]
.sym 144947 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O
.sym 144948 sys1.cdo[2]
.sym 144949 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 144950 sys1.cdo[25]
.sym 144954 sys1.cdo[27]
.sym 144958 gpout_bus[27]
.sym 144959 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 144960 sys1.tcount[27]
.sym 144961 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 144963 sys1.cpu.rdata_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 144964 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 144965 sys1.dout_spi_LORA[30]
.sym 144967 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 144971 sys1.cpu.rs1[1]
.sym 144972 $PACKER_VCC_NET
.sym 144975 sys1.cpu.rs1[2]
.sym 144976 $PACKER_VCC_NET
.sym 144977 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 144979 sys1.cpu.rs1[3]
.sym 144980 $PACKER_VCC_NET
.sym 144981 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 144984 sys1.cpu.aluAdder[23]
.sym 144985 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 144986 sys1.cpu.rs1[3]
.sym 144987 sys1.cpu.rs1[2]
.sym 144988 sys1.cpu.rs1[1]
.sym 144989 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 144990 sys1.cdo[8]
.sym 144994 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 144995 sys1.cdi[30]
.sym 144996 sys1.cdi[14]
.sym 144997 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 144998 sys1.cpu.aluAdder[0]
.sym 144999 sys1.cpu.aluAdder[1]
.sym 145000 sys1.cdi[10]
.sym 145001 sys1.cdi[26]
.sym 145002 sys1.dout_spi_LORA[26]
.sym 145003 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145004 gpout_bus[26]
.sym 145005 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 145006 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 145007 sys1.cpu.rdata_SB_LUT4_O_5_I1
.sym 145008 sys1.cpu.rdata_SB_LUT4_O_5_I2
.sym 145009 sys1.cpu.rdata_SB_LUT4_O_5_I3
.sym 145010 sys1.cdo[26]
.sym 145016 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 145017 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 145018 sys1.dout_spi_LORA[10]
.sym 145019 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145020 sys1.dout_spi_ICE[10]
.sym 145021 sys1.spi0.wr_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145022 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 145023 sys1.cpu.rdata_SB_LUT4_O_17_I1
.sym 145024 sys1.cpu.rdata_SB_LUT4_O_17_I2
.sym 145025 sys1.cpu.rdata_SB_LUT4_O_17_I3
.sym 145027 sys1.cpu.rdata_SB_LUT4_O_17_I2_SB_LUT4_O_I1
.sym 145028 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145029 sys1.dout_spi_LORA[14]
.sym 145030 sys1.cpu.aluAdder[29]
.sym 145031 sys1.cpu.aluAdder[26]
.sym 145032 sys1.cpu.aluAdder[5]
.sym 145033 sys1.cpu.aluAdder[3]
.sym 145035 sys1.cpu.rs1[1]
.sym 145036 $PACKER_VCC_NET
.sym 145037 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 145038 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 145039 sys1.cpu.rdata_SB_LUT4_O_21_I1
.sym 145040 sys1.cpu.rdata_SB_LUT4_O_21_I2
.sym 145041 sys1.cpu.rdata_SB_LUT4_O_21_I3
.sym 145042 LORA_RESET$SB_IO_OUT
.sym 145043 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 145044 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 145045 LORA_RESET_SB_LUT4_I0_I3
.sym 145047 LORA_RESET_SB_LUT4_I0_O
.sym 145048 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145049 sys1.tcount[10]
.sym 145050 sys1.cpu.aluAdder[31]
.sym 145051 sys1.cpu.aluAdder[25]
.sym 145052 sys1.cpu.aluAdder[10]
.sym 145053 sys1.cpu.aluAdder[2]
.sym 145056 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 145057 sys1.cpu.aluAdder_SB_LUT4_O_4_I2_SB_LUT4_O_I3
.sym 145058 sys1.cdo_SB_LUT4_O_9_I1
.sym 145059 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 145060 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 145061 sys1.cpu.aluAdder[8]
.sym 145063 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 145064 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 145065 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 145066 sys1.cpu.aluIn1[0]
.sym 145067 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 145068 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 145069 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 145070 sys1.cpu.IR[12]
.sym 145071 sys1.cpu.IR[14]
.sym 145072 sys1.cpu.LTU_SB_LUT4_I3_1_I2
.sym 145073 sys1.cpu.LTU
.sym 145075 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 145076 sys1.cpu.IR[14]
.sym 145077 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 145078 sys1.cpu.regsD_SB_LUT4_O_6_I0
.sym 145079 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 145080 sys1.cpu.regsD_SB_LUT4_O_6_I2
.sym 145081 sys1.cpu.regsD_SB_LUT4_O_6_I3
.sym 145082 sys1.cpu.regsD_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 145083 sys1.cpu.regsD_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 145084 sys1.cpu.regsD_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 145085 sys1.cpu.IR[13]
.sym 145086 sys1.cpu.IR[13]
.sym 145087 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1
.sym 145088 sys1.cpu.IR[14]
.sym 145089 sys1.cpu.LTU_SB_LUT4_I1_O
.sym 145090 sys1.cpu.IR[14]
.sym 145091 sys1.cpu.LTU_SB_LUT4_I1_O
.sym 145092 sys1.cpu.aluIn1[0]
.sym 145093 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 145094 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 145095 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 145096 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 145097 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 145099 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145100 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 145101 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 145103 sys1.cpu.LTU
.sym 145104 sys1.cpu.aluIn1[31]
.sym 145105 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_I2_O
.sym 145106 sys1.cpu.aluAdder[0]
.sym 145107 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 145108 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 145109 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 145110 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 145111 sys1.cpu.LTU_SB_LUT4_I1_O_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 145112 sys1.cpu.aluAdder[24]
.sym 145113 sys1.cpu.aluAdder[22]
.sym 145115 sys1.cpu.regsD_SB_LUT4_O_I1
.sym 145116 sys1.cpu.regsD_SB_LUT4_O_I2
.sym 145117 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 145119 sys1.cpu.aluAdder[0]
.sym 145120 sys1.cdo[1]
.sym 145121 sys1.cdo_SB_LUT4_O_22_I3
.sym 145123 sys1.cpu.aluAdder[28]
.sym 145124 sys1.cpu.aluAdder[17]
.sym 145125 sys1.cpu.aluAdder[16]
.sym 145128 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 145129 sys1.cpu.aluAdder_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 145131 sys1.cpu.aluAdder_SB_LUT4_O_22_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 145132 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 145133 sys1.cpu.IR[18]
.sym 145134 sys1.cpu.regsD[1]
.sym 145138 sys1.cpu.regsD[31]
.sym 145144 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 145145 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 145147 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 145148 sys1.cdo_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 145149 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 145151 sys1.cpu.regsD_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 145152 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 145153 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145154 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 145155 sys1.cpu.regsD_SB_LUT4_O_20_I3_SB_LUT4_O_I1
.sym 145156 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 145157 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 145158 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 145159 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 145160 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 145161 sys1.cpu.aluAdder[12]
.sym 145163 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 145164 sys1.cpu.aluIn1[12]
.sym 145165 sys1.cpu.aluAdder_SB_LUT4_O_28_I2_SB_LUT4_O_I3
.sym 145168 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 145169 sys1.cpu.aluAdder_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 145171 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 145172 sys1.cpu.regs[14][1]
.sym 145173 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 145176 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 145177 sys1.cpu.aluAdder_SB_LUT4_O_22_I2_SB_LUT4_O_I3
.sym 145180 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 145181 sys1.cpu.aluAdder_SB_LUT4_O_28_I2_SB_LUT4_O_I3
.sym 145182 sys1.cpu.regsD[1]
.sym 145186 sys1.cpu.aluIn1[12]
.sym 145187 sys1.cpu.aluAdder_SB_LUT4_O_28_I2_SB_LUT4_O_I3
.sym 145188 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 145189 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 145192 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 145193 sys1.cpu.aluAdder_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.sym 145194 sys1.cpu.regsD_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 145195 sys1.cpu.regsD_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 145196 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 145197 sys1.cpu.aluAdder[18]
.sym 145200 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 145201 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3
.sym 145202 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 145203 sys1.cpu.regsD_SB_LUT4_O_8_I3_SB_LUT4_O_I1
.sym 145204 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145205 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 145206 sys1.cpu.regsD[9]
.sym 145211 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 145212 sys1.cpu.aluIn1[18]
.sym 145213 sys1.cpu.aluAdder_SB_LUT4_O_22_I2_SB_LUT4_O_I3
.sym 145214 sys1.cpu.regsD[1]
.sym 145218 sys1.cpu.aluIn1[18]
.sym 145219 sys1.cpu.aluAdder_SB_LUT4_O_22_I2_SB_LUT4_O_I3
.sym 145220 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 145221 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 145222 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 145223 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145224 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 145225 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 145226 sys1.cpu.regsD_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 145227 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 145228 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 145229 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 145230 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 145231 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1
.sym 145232 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 145233 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I3
.sym 145234 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 145235 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 145236 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 145237 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 145240 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 145241 sys1.cpu.aluAdder_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 145242 sys1.cpu.regsD[1]
.sym 145246 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 145247 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 145248 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 145249 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 145250 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 145251 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 145252 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 145253 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 145255 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 145256 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 145257 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 145259 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 145260 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 145261 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 145262 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 145263 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.sym 145264 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 145265 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I3
.sym 145266 sys1.cpu.regsD[10]
.sym 145270 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 145271 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145272 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 145273 sys1.cpu.regsD_SB_LUT4_O_23_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 145274 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 145275 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 145276 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145277 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 145278 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 145279 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145280 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 145281 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 145282 sys1.cpu.regsD[0]
.sym 145288 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 145289 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 145290 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 145291 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 145292 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 145293 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 145295 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 145296 sys1.cpu.regsD_SB_LUT4_O_30_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 145297 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 145299 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 145300 sys1.cpu.aluIn1[13]
.sym 145301 sys1.cpu.aluIn1[18]
.sym 145302 sys1.cpu.regsD[15]
.sym 145306 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 145307 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 145308 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 145309 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145310 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 145311 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 145312 sys1.cpu.aluIn1[2]
.sym 145313 sys1.cpu.aluIn1[29]
.sym 145314 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 145315 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 145316 sys1.cpu.aluIn1_SB_LUT4_O_15_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 145317 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145318 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 145319 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 145320 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 145321 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145323 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 145324 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145325 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 145327 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 145328 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 145329 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145331 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 145332 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145333 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 145334 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 145335 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 145336 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145337 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 145338 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 145339 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 145340 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 145341 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145342 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 145343 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 145344 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145345 sys1.cpu.regsD_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 145346 sys1.cpu.regsD[15]
.sym 145350 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 145351 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 145352 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 145353 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 145354 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 145355 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 145356 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145357 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 145358 sys1.cpu.regsD[15]
.sym 145363 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_4_O_SB_LUT4_I1_O
.sym 145364 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145365 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 145367 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 145368 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145369 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 145371 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 145372 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145373 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 145375 sys1.cpu.IR[15]
.sym 145376 sys1.cpu.regs[13][15]
.sym 145377 sys1.cpu.regs[12][15]
.sym 145378 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 145379 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 145380 sys1.cpu.regs[12][15]
.sym 145381 sys1.cpu.regs[13][15]
.sym 145383 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 145384 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 145385 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 145386 sys1.cpu.regsD[15]
.sym 145392 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 145393 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O
.sym 145395 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 145396 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 145397 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 145399 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 145400 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 145401 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 145402 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 145403 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 145404 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145405 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 145407 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I1_O
.sym 145408 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145409 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 145415 LORA_CS_SB_LUT4_O_I1
.sym 145420 LORA_CS_SB_LUT4_O_I3
.sym 145421 LORA_CS_SB_LUT4_O_I1
.sym 145424 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 145427 $PACKER_VCC_NET
.sym 145428 sys1.cpu.addr_SB_LUT4_O_I3
.sym 145432 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 145436 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 145441 $nextpnr_ICESTORM_LC_2$I3
.sym 145442 sys1.uart1.rrxd[0]
.sym 145446 sys1.cdo[4]
.sym 145451 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 145452 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2
.sym 145453 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145455 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 145456 sys1.cpu.regs[5][7]
.sym 145457 sys1.cpu.regs[1][7]
.sym 145459 sys1.cpu.addr_SB_LUT4_O_I3
.sym 145460 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 145461 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 145462 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 145463 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 145464 sys1.cpu.regs[4][7]
.sym 145465 sys1.cpu.regs[5][7]
.sym 145466 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 145467 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 145468 sys1.cpu.regs[0][7]
.sym 145469 sys1.cpu.regs[1][7]
.sym 145473 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 145476 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 145477 sys1.cpu.addr_SB_LUT4_O_2_I3
.sym 145478 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 145479 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 145480 sys1.cpu.regs[8][8]
.sym 145481 sys1.cpu.regs[9][8]
.sym 145482 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 145483 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 145484 sys1.cpu.regs[12][8]
.sym 145485 sys1.cpu.regs[13][8]
.sym 145486 sys1.cpu.regsD[7]
.sym 145490 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 145491 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 145492 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145493 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 145494 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 145495 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 145496 sys1.cpu.regs[8][7]
.sym 145497 sys1.cpu.regs[9][7]
.sym 145499 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 145500 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 145501 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 145502 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 145503 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 145504 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 145505 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 145506 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 145507 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 145508 sys1.cpu.regs[8][7]
.sym 145509 sys1.cpu.regs[9][7]
.sym 145510 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 145511 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 145512 sys1.cpu.regs[8][8]
.sym 145513 sys1.cpu.regs[9][8]
.sym 145514 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 145515 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I1
.sym 145516 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I2
.sym 145517 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I3
.sym 145518 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 145519 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 145520 sys1.cpu.regs[7][7]
.sym 145521 sys1.cpu.regs[3][7]
.sym 145522 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 145523 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I1
.sym 145524 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I2
.sym 145525 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I3
.sym 145526 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 145527 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 145528 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 145529 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 145530 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 145531 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 145532 sys1.cpu.regs[6][7]
.sym 145533 sys1.cpu.regs[2][7]
.sym 145534 sys1.cpu.opvalid
.sym 145535 sys1.cpu.IR[15]
.sym 145536 sys1.cpu.regs[13][8]
.sym 145537 sys1.cpu.regs[12][8]
.sym 145538 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 145539 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 145540 sys1.cpu.regs[6][8]
.sym 145541 sys1.cpu.regs[2][8]
.sym 145542 sys1.cpu.regsD[8]
.sym 145546 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 145547 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 145548 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145549 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 145550 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 145551 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 145552 sys1.cpu.regsQ1_SB_LUT4_O_26_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 145553 sys1.cpu.regs[14][7]
.sym 145554 sys1.cpu.regsD[13]
.sym 145559 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 145560 sys1.cpu.regs[7][7]
.sym 145561 sys1.cpu.regs[3][7]
.sym 145563 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 145564 EN_5V_UP_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 145565 sys1.cpu.regs[14][7]
.sym 145566 sys1.cpu.regsD[7]
.sym 145570 sys1.cpu.regsD[24]
.sym 145576 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 145579 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 145580 sys1.cpu.regs[6][7]
.sym 145581 sys1.cpu.regs[2][7]
.sym 145582 sys1.cpu.regsD[24]
.sym 145586 sys1.cpu.regsD[8]
.sym 145591 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 145592 sys1.cpu.regs[12][7]
.sym 145593 sys1.cpu.regs[13][7]
.sym 145594 sys1.cpu.opvalid
.sym 145595 sys1.cpu.IR[15]
.sym 145596 sys1.cpu.regs[13][7]
.sym 145597 sys1.cpu.regs[12][7]
.sym 145598 sys1.cpu.regsD[7]
.sym 145602 sys1.cpu.regsD[28]
.sym 145606 sys1.cpu.regsD[7]
.sym 145610 sys1.cpu.regsD[28]
.sym 145614 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 145615 sys1.cpu.aluIn1[7]
.sym 145616 sys1.cpu.aluIn1_SB_LUT4_O_16_I2
.sym 145617 sys1.cpu.aluIn1_SB_LUT4_O_16_I3
.sym 145618 sys1.cpu.regsD[8]
.sym 145623 sys1.cdo_SB_LUT4_O_9_I1
.sym 145624 sys1.cdo[8]
.sym 145625 sys1.cdo_SB_LUT4_O_15_I3
.sym 145626 sys1.cpu.regsD[13]
.sym 145632 sys1.cpu.PCci[24]
.sym 145633 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 145636 sys1.cpu.aluIn1_SB_LUT4_O_16_I2
.sym 145637 sys1.cpu.aluIn1_SB_LUT4_O_16_I3
.sym 145639 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 145640 sys1.cpu.aluIn1[28]
.sym 145641 sys1.cpu.aluAdder_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 145643 sys1.cpu.mmode
.sym 145644 sys1.cpu.PC1[7]
.sym 145645 sys1.cpu.PC0[7]
.sym 145647 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_I2_I1
.sym 145648 sys1.cdo_SB_LUT4_O_15_I3
.sym 145649 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 145650 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 145651 sys1.cpu.regsD_SB_LUT4_O_10_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 145652 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 145653 sys1.cpu.aluAdder[28]
.sym 145654 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 145655 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1
.sym 145656 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I2
.sym 145657 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I3
.sym 145659 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 145660 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 145661 sys1.cpu.IR[24]
.sym 145662 sys1.cpu.aluIn1[28]
.sym 145663 sys1.cpu.aluAdder_SB_LUT4_O_11_I2_SB_LUT4_O_I3
.sym 145664 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 145665 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 145667 sys1.cpu.mmode
.sym 145668 sys1.cpu.PC1[27]
.sym 145669 sys1.cpu.PC0[27]
.sym 145670 sys1.cpu.PC[7]
.sym 145674 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145675 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 145676 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145677 sys1.cpu.PCadd1[6]
.sym 145678 sys1.cpu.PC0[7]
.sym 145679 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 145680 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145681 sys1.cpu.PC[7]
.sym 145682 sys1.cdi[29]
.sym 145686 sys1.cpu.PC[29]
.sym 145690 sys1.cpu.PC[27]
.sym 145694 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145695 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 145696 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145697 sys1.cpu.PCadd1[5]
.sym 145698 sys1.cpu.PC[13]
.sym 145702 sys1.cpu.Bimm[4]
.sym 145703 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 145704 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 145705 sys1.cpu.IR[24]
.sym 145706 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145707 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 145708 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145709 sys1.cpu.PCadd1[11]
.sym 145711 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 145712 sys1.cpu.IR[13]
.sym 145713 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 145714 sys1.cpu.regsD[29]
.sym 145719 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 145720 sys1.cpu.IR[14]
.sym 145721 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 145722 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145723 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 145724 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145725 sys1.cpu.PCadd1[7]
.sym 145727 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 145728 sys1.cpu.IR[16]
.sym 145729 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 145732 sys1.cpu.aluAdder[27]
.sym 145733 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 145735 sys1.cpu.mmode
.sym 145736 sys1.cpu.PC1[6]
.sym 145737 sys1.cpu.PC0[6]
.sym 145738 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145739 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 145740 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145741 sys1.cpu.PCadd1[18]
.sym 145742 sys1.cpu.PC0[27]
.sym 145743 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 145744 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145745 sys1.cpu.PC[27]
.sym 145747 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 145748 sys1.cpu.IR[12]
.sym 145749 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 145751 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 145752 sys1.cpu.IR[18]
.sym 145753 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 145754 sys1.cdo[15]
.sym 145759 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 145760 sys1.cpu.IR[19]
.sym 145761 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 145763 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 145764 sys1.cpu.IR[24]
.sym 145765 sys1.cpu.Bimm[4]
.sym 145766 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145767 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 145768 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145769 sys1.cpu.PCadd1[20]
.sym 145770 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145771 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 145772 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145773 sys1.cpu.PCadd1[19]
.sym 145774 sys1.cpu.regsD_SB_LUT4_O_9_I0
.sym 145775 sys1.cpu.regsD_SB_LUT4_O_9_I1
.sym 145776 sys1.cpu.regsD_SB_LUT4_O_9_I2
.sym 145777 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 145778 sys1.cpu.PC0[29]
.sym 145779 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 145780 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145781 sys1.cpu.PC[29]
.sym 145782 sys1.cpu.Bimm[3]
.sym 145783 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 145784 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 145785 sys1.cpu.IR[23]
.sym 145786 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145787 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 145788 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 145789 sys1.cpu.PCadd1[27]
.sym 145790 sys1.cdi[11]
.sym 145794 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 145795 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 145796 sys1.cpu.IR[13]
.sym 145797 sys1.cdi[29]
.sym 145799 sys1.cpu.PC[2]
.sym 145800 sys1.cpu.PCadd1_SB_LUT4_O_29_I2
.sym 145803 sys1.cpu.PC[3]
.sym 145805 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[1]
.sym 145807 sys1.cpu.PC[4]
.sym 145809 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[2]
.sym 145811 sys1.cpu.PC[5]
.sym 145813 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[3]
.sym 145815 sys1.cpu.PC[6]
.sym 145817 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[4]
.sym 145819 sys1.cpu.PC[7]
.sym 145821 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[5]
.sym 145823 sys1.cpu.PC[8]
.sym 145825 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[6]
.sym 145827 sys1.cpu.PC[9]
.sym 145829 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[7]
.sym 145831 sys1.cpu.PC[10]
.sym 145833 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[8]
.sym 145835 sys1.cpu.PC[11]
.sym 145837 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[9]
.sym 145839 sys1.cpu.PC[12]
.sym 145841 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[10]
.sym 145843 sys1.cpu.PC[13]
.sym 145845 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[11]
.sym 145847 sys1.cpu.PC[14]
.sym 145849 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[12]
.sym 145851 sys1.cpu.PC[15]
.sym 145853 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[13]
.sym 145855 sys1.cpu.PC[16]
.sym 145857 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[14]
.sym 145859 sys1.cpu.PC[17]
.sym 145861 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[15]
.sym 145863 sys1.cpu.PC[18]
.sym 145865 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[16]
.sym 145867 sys1.cpu.PC[19]
.sym 145869 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[17]
.sym 145871 sys1.cpu.PC[20]
.sym 145873 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[18]
.sym 145875 sys1.cpu.PC[21]
.sym 145877 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[19]
.sym 145879 sys1.cpu.PC[22]
.sym 145881 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[20]
.sym 145883 sys1.cpu.PC[23]
.sym 145885 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[21]
.sym 145887 sys1.cpu.PC[24]
.sym 145889 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[22]
.sym 145891 sys1.cpu.PC[25]
.sym 145893 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[23]
.sym 145895 sys1.cpu.PC[26]
.sym 145897 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[24]
.sym 145899 sys1.cpu.PC[27]
.sym 145901 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[25]
.sym 145903 sys1.cpu.PC[28]
.sym 145905 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[26]
.sym 145907 sys1.cpu.PC[29]
.sym 145909 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[27]
.sym 145911 sys1.cpu.PC[30]
.sym 145913 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[28]
.sym 145915 sys1.cpu.PC[31]
.sym 145917 sys1.cpu.PCadd1_SB_LUT4_O_29_I2_SB_CARRY_I1_CO[29]
.sym 145919 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 145920 sys1.cpu.PC[31]
.sym 145921 sys1.cpu.ldstaddr[31]
.sym 145922 sys1.cdo[20]
.sym 145929 sys1.cpu.addr_SB_LUT4_O_1_I3
.sym 145930 sys1.cpu.PC[21]
.sym 145937 sys1.cpu.addr_SB_LUT4_O_I3
.sym 145939 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 145940 sys1.cpu.PC[5]
.sym 145941 sys1.cpu.ldstaddr[5]
.sym 145943 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 145944 sys1.cpu.PC[6]
.sym 145945 sys1.cpu.ldstaddr[6]
.sym 145947 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 145948 sys1.cpu.PC[7]
.sym 145949 sys1.cpu.ldstaddr[7]
.sym 145950 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 145951 sys1.cpu.rdata_SB_LUT4_O_20_I1
.sym 145952 sys1.cpu.rdata_SB_LUT4_O_20_I2
.sym 145953 sys1.cpu.rdata_SB_LUT4_O_20_I3
.sym 145954 sys1.cpu.PC[16]
.sym 145959 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 145960 sys1.cpu.IR[21]
.sym 145961 sys1.cpu.Bimm[1]
.sym 145962 sys1.cpu.aluAdder[0]
.sym 145963 sys1.cpu.aluAdder[1]
.sym 145964 sys1.cdi[15]
.sym 145965 sys1.cdi[31]
.sym 145967 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 145968 sys1.cpu.IR[23]
.sym 145969 sys1.cpu.Bimm[3]
.sym 145970 sys1.cdi[25]
.sym 145975 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 145976 sys1.cpu.IR[22]
.sym 145977 sys1.cpu.Bimm[2]
.sym 145978 sys1.cpu.PC[17]
.sym 145982 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 145983 sys1.cpu.rdata_SB_LUT4_O_6_I1
.sym 145984 sys1.cpu.rdata_SB_LUT4_O_6_I2
.sym 145985 sys1.cpu.rdata_SB_LUT4_O_6_I3
.sym 145986 sys1.cpu.PC0[17]
.sym 145987 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 145988 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 145989 sys1.cpu.PC[17]
.sym 145993 sys1.cdo[26]
.sym 145994 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 145995 sys1.cdi[25]
.sym 145996 sys1.cdi[9]
.sym 145997 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 146000 sys1.cpu.aluAdder[8]
.sym 146001 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146002 sys1.cpu.regsD[27]
.sym 146006 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I0
.sym 146007 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 146008 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 146009 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 146013 sys1.cpu.Bimm[8]
.sym 146014 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 146015 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 146016 sys1.cpu.IR[13]
.sym 146017 sys1.cdi[25]
.sym 146019 sys1.cpu.rdata_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 146020 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 146021 sys1.dout_spi_LORA[25]
.sym 146022 sys1.cpu.regsD_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 146023 sys1.cdi[26]
.sym 146024 sys1.cdi[10]
.sym 146025 sys1.owr_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 146026 gpout_bus[13]
.sym 146027 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 146028 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146029 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I3
.sym 146031 sys1.cpu.rdata_SB_LUT4_O_18_I2_SB_LUT4_O_I1
.sym 146032 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 146033 sys1.dout_spi_LORA[13]
.sym 146036 sys1.cpu.opvalid
.sym 146037 sys1.cpu.IR[15]
.sym 146038 gpout_bus[15]
.sym 146039 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 146040 sys1.mc_flag_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146041 sys1.tcount_SB_DFFSR_Q_18_D_SB_LUT4_I0_I2
.sym 146042 sys1.cdo[13]
.sym 146046 sys1.cdo[15]
.sym 146050 sys1.cpu.aluAdder[0]
.sym 146051 sys1.cpu.IR[12]
.sym 146052 sys1.cpu.aluAdder[1]
.sym 146053 sys1.cdi[9]
.sym 146054 sys1.cdi[26]
.sym 146058 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 146059 sys1.cpu.rdata_SB_LUT4_O_22_I1
.sym 146060 sys1.cpu.rdata_SB_LUT4_O_22_I2
.sym 146061 sys1.cpu.rdata_SB_LUT4_O_22_I3
.sym 146062 sys1.cdi[10]
.sym 146066 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 146067 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 146068 sys1.cpu.IR[13]
.sym 146069 sys1.cdi[31]
.sym 146070 sys1.cpu.PC[15]
.sym 146074 sys1.cdi[9]
.sym 146080 sys1.cpu.Bimm[12]
.sym 146081 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 146082 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 146083 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 146084 sys1.cpu.IR[13]
.sym 146085 sys1.cdi[26]
.sym 146086 sys1.cpu.aluIn1[26]
.sym 146087 sys1.cpu.aluAdder_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 146088 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 146089 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 146090 sys1.cpu.IR[13]
.sym 146091 sys1.cdi[15]
.sym 146092 sys1.cpu.IR[12]
.sym 146093 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 146095 sys1.cpu.aluAdder[1]
.sym 146096 sys1.cdi[15]
.sym 146097 sys1.cdi[31]
.sym 146098 sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_I0
.sym 146099 sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 146100 sys1.cpu.regsD_SB_LUT4_O_28_I2_SB_LUT4_O_I2
.sym 146101 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 146102 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 146103 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 146104 sys1.cpu.regsD_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 146105 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 146107 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 146108 sys1.cpu.aluIn1[26]
.sym 146109 sys1.cpu.aluAdder_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 146110 sys1.cpu.regsD_SB_LUT4_O_7_I0
.sym 146111 sys1.cpu.regsD_SB_LUT4_O_7_I1
.sym 146112 sys1.cpu.regsD_SB_LUT4_O_7_I2
.sym 146113 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 146114 sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 146115 sys1.cpu.regsD_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 146116 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 146117 sys1.cpu.aluAdder[26]
.sym 146118 sys1.cpu.regsD[31]
.sym 146124 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 146125 sys1.cpu.aluAdder_SB_LUT4_O_13_I2_SB_LUT4_O_I3
.sym 146126 sys1.cpu.aluIn1[30]
.sym 146127 sys1.cpu.aluAdder_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 146128 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 146129 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 146130 sys1.cpu.regsD_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 146131 sys1.cpu.regsD_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 146132 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 146133 sys1.cpu.aluAdder[30]
.sym 146134 sys1.cdo_SB_LUT4_O_22_I3
.sym 146135 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 146136 sys1.cpu.Bimm[9]
.sym 146137 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 146138 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 146139 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 146140 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 146141 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 146143 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 146144 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 146145 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146147 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 146148 sys1.cpu.aluIn1[30]
.sym 146149 sys1.cpu.aluAdder_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 146150 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 146151 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 146152 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 146153 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 146154 sys1.cpu.regsD[9]
.sym 146158 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 146159 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 146160 sys1.cpu.aluIn1[9]
.sym 146161 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 146162 sys1.cpu.aluIn1[9]
.sym 146163 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 146164 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 146165 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 146166 sys1.cpu.opvalid
.sym 146167 sys1.cpu.IR[15]
.sym 146168 sys1.cpu.regs[13][1]
.sym 146169 sys1.cpu.regs[12][1]
.sym 146171 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 146172 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 146173 sys1.cpu.aluAdder[9]
.sym 146174 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 146175 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 146176 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 146177 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 146178 sys1.cpu.regsD[1]
.sym 146183 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 146187 sys1.cpu.rs2[1]
.sym 146188 $PACKER_VCC_NET
.sym 146189 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 146191 sys1.cpu.rs2[2]
.sym 146192 $PACKER_VCC_NET
.sym 146193 sys1.cpu.opvalid_SB_LUT4_I1_I3[2]
.sym 146195 sys1.cpu.opvalid
.sym 146196 sys1.cpu.IR[23]
.sym 146197 sys1.cpu.opvalid_SB_LUT4_I1_I3[3]
.sym 146198 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 146199 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 146200 sys1.cpu.regs[12][1]
.sym 146201 sys1.cpu.regs[13][1]
.sym 146202 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 146203 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 146204 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 146205 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 146207 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 146208 sys1.cpu.regs[14][1]
.sym 146209 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 146210 sys1.cpu.regsD[1]
.sym 146215 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 146216 sys1.cpu.aluIn1[1]
.sym 146217 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 146219 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 146220 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 146221 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 146222 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 146223 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 146224 sys1.cpu.regs[7][1]
.sym 146225 sys1.cpu.regs[5][1]
.sym 146228 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 146229 sys1.cpu.aluAdder_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 146230 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 146231 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 146232 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146233 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 146234 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 146235 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 146236 sys1.cpu.regs[1][1]
.sym 146237 sys1.cpu.regs[5][1]
.sym 146238 sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 146239 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 146240 sys1.cpu.regs[3][1]
.sym 146241 sys1.cpu.regs[1][1]
.sym 146242 sys1.cpu.regsD[1]
.sym 146246 sys1.cpu.aluIn1[22]
.sym 146247 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3
.sym 146248 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 146249 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 146250 sys1.cpu.regsD[9]
.sym 146254 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 146255 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 146256 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 146257 sys1.cpu.aluAdder[22]
.sym 146258 sys1.cpu.aluIn1[1]
.sym 146259 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_3_O_SB_LUT4_I1_O
.sym 146260 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 146261 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 146263 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 146264 sys1.cpu.aluIn1[22]
.sym 146265 sys1.cpu.aluAdder_SB_LUT4_O_17_I2_SB_LUT4_O_I3
.sym 146266 sys1.cpu.regsD[14]
.sym 146270 sys1.cpu.regsD[1]
.sym 146274 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 146275 sys1.cpu.regsD_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 146276 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 146277 sys1.cpu.aluAdder[1]
.sym 146278 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 146279 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 146280 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 146281 sys1.cpu.regs[14][0]
.sym 146282 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I0
.sym 146283 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 146284 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 146285 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146288 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 146289 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 146292 sys1.cpu.regsD_SB_LUT4_O_1_I2
.sym 146293 sys1.cpu.regsD_SB_LUT4_O_1_I3
.sym 146294 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 146295 sys1.cpu.regsD_SB_LUT4_O_17_I3_SB_LUT4_O_I1
.sym 146296 sys1.cpu.regsD_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 146297 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I2
.sym 146298 sys1.cpu.regsD_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 146299 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 146300 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 146301 sys1.cpu.regsD_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 146303 sys1.cpu.regsD_SB_LUT4_O_4_I1
.sym 146304 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 146305 sys1.cpu.regsD_SB_LUT4_O_4_I3
.sym 146306 sys1.cpu.regsD[0]
.sym 146310 sys1.cpu.regsD[0]
.sym 146315 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 146316 sys1.cpu.aluIn1[5]
.sym 146317 sys1.cpu.aluIn1[26]
.sym 146319 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 146320 sys1.cpu.aluIn1[5]
.sym 146321 sys1.cpu.aluIn1[26]
.sym 146322 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 146323 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 146324 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 146325 sys1.cpu.aluIn1_SB_LUT4_O_11_I2_SB_LUT4_I3_O
.sym 146327 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 146328 sys1.cpu.aluIn1[1]
.sym 146329 sys1.cpu.aluIn1[30]
.sym 146331 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 146332 sys1.cpu.aluIn1[1]
.sym 146333 sys1.cpu.aluIn1[30]
.sym 146335 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 146336 sys1.cpu.aluIn1[21]
.sym 146337 sys1.cpu.aluIn1_SB_LUT4_O_11_I3
.sym 146340 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 146341 sys1.cpu.aluIn1[21]
.sym 146342 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 146343 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 146344 sys1.cpu.regs[8][15]
.sym 146345 sys1.cpu.regs[9][15]
.sym 146346 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 146347 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 146348 sys1.cpu.regs[8][15]
.sym 146349 sys1.cpu.regs[9][15]
.sym 146350 sys1.cpu.IR[15]
.sym 146351 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 146352 sys1.cpu.regs[10][15]
.sym 146353 sys1.cpu.regs[11][15]
.sym 146354 sys1.cpu.regsD[0]
.sym 146358 sys1.cpu.regsD[15]
.sym 146363 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 146364 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146365 sys1.cpu.regsD_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 146366 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 146367 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I1
.sym 146368 sys1.cpu.aluIn1_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 146369 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 146371 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 146372 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O_SB_LUT4_I3_1_I2
.sym 146373 sys1.cpu.aluIn1_SB_LUT4_O_11_I3_SB_LUT4_I3_O
.sym 146374 sys1.cpu.regsD[14]
.sym 146378 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 146379 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 146380 sys1.cpu.regs[7][15]
.sym 146381 sys1.cpu.regs[5][15]
.sym 146382 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 146383 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 146384 sys1.cpu.regs[7][15]
.sym 146385 sys1.cpu.regs[3][15]
.sym 146387 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 146388 sys1.cpu.regs[14][15]
.sym 146389 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 146390 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 146391 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 146392 sys1.cpu.regs[10][15]
.sym 146393 sys1.cpu.regs[11][15]
.sym 146395 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 146396 sys1.cpu.regs[14][15]
.sym 146397 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 146398 sys1.cpu.aluIn1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 146399 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 146400 sys1.cpu.regs[3][15]
.sym 146401 sys1.cpu.regs[1][15]
.sym 146402 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 146403 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 146404 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 146405 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 146406 sys1.cpu.regsD[15]
.sym 146441 LORA_CS_SB_LUT4_O_I3
.sym 146445 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 146450 sys1.cdo[4]
.sym 146455 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 146456 LORA_CS_SB_LUT4_O_I1
.sym 146457 LORA_CS_SB_LUT4_O_I3
.sym 146459 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 146460 LORA_CS_SB_LUT4_O_I3
.sym 146461 LORA_CS_SB_LUT4_O_I1
.sym 146465 LORA_CS_SB_LUT4_O_I1
.sym 146472 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 146473 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146476 LORA_DIO1_SB_LUT4_I1_I3
.sym 146477 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 146478 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 146479 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 146480 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 146481 sys1.irqvect[1][4]
.sym 146484 LORA_DIO1_SB_LUT4_I1_I3
.sym 146485 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146488 LORA_BUSY_SB_LUT4_I2_I0
.sym 146489 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146492 LORA_BUSY_SB_LUT4_I2_I0
.sym 146493 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 146496 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146497 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 146498 sys1.irqvect[6][4]
.sym 146499 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146500 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 146501 sys1.irqvect[3][4]
.sym 146502 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 146503 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 146504 sys1.cpu.regs[7][24]
.sym 146505 sys1.cpu.regs[3][24]
.sym 146506 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 146507 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 146508 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 146509 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 146511 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 146512 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 146513 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 146515 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 146516 sys1.cpu.regs[6][13]
.sym 146517 sys1.cpu.regs[2][13]
.sym 146518 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 146519 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 146520 sys1.cpu.regs[7][13]
.sym 146521 sys1.cpu.regs[3][13]
.sym 146522 sys1.cpu.regsD[7]
.sym 146527 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 146528 sys1.cpu.regs[4][7]
.sym 146529 sys1.cpu.regs[0][7]
.sym 146530 sys1.cpu.regsD[24]
.sym 146534 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 146535 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 146536 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I2
.sym 146537 sys1.cpu.regsQ1_SB_LUT4_O_26_I2_SB_LUT4_O_I3
.sym 146539 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 146540 sys1.cpu.regs[7][13]
.sym 146541 sys1.cpu.regs[3][13]
.sym 146542 sys1.cpu.regsD[29]
.sym 146546 sys1.cpu.regsD[8]
.sym 146550 sys1.cpu.regsD[13]
.sym 146554 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 146555 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 146556 sys1.cpu.regs[4][24]
.sym 146557 sys1.cpu.regs[5][24]
.sym 146558 sys1.cpu.regsQ1_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 146559 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 146560 sys1.cpu.regs[3][24]
.sym 146561 sys1.cpu.regs[1][24]
.sym 146562 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 146563 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 146564 sys1.cpu.regsQ1_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 146565 sys1.cpu.regsQ1_SB_LUT4_O_9_I2_SB_LUT4_O_I3
.sym 146566 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 146567 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 146568 sys1.cpu.regs[7][24]
.sym 146569 sys1.cpu.regs[5][24]
.sym 146570 sys1.cpu.aluIn1_SB_LUT4_O_5_I0
.sym 146571 sys1.cpu.aluIn1_SB_LUT4_O_5_I1
.sym 146572 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 146573 sys1.cpu.aluIn1_SB_LUT4_O_5_I3
.sym 146574 sys1.cpu.regsD[8]
.sym 146580 sys1.cpu.regsQ1_SB_LUT4_O_26_I2
.sym 146581 sys1.cpu.regsQ1_SB_LUT4_O_26_I3
.sym 146582 sys1.cpu.regsD[13]
.sym 146586 sys1.cpu.aluIn1_SB_LUT4_O_17_I0
.sym 146587 sys1.cpu.regsQ1_SB_LUT4_O_26_I2
.sym 146588 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 146589 sys1.cpu.regsQ1_SB_LUT4_O_26_I3
.sym 146590 sys1.cpu.regsD[28]
.sym 146594 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 146595 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 146596 sys1.cpu.regsQ1_SB_LUT4_O_9_I2
.sym 146597 sys1.cpu.regsQ1_SB_LUT4_O_9_I3
.sym 146598 sys1.cpu.regsQ1_SB_LUT4_O_5_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 146599 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 146600 sys1.cpu.regs[3][28]
.sym 146601 sys1.cpu.regs[1][28]
.sym 146605 sys1.cpu.regsQ1[13]
.sym 146606 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 146607 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 146608 sys1.cpu.regs[1][28]
.sym 146609 sys1.cpu.regs[5][28]
.sym 146613 sys1.cpu.regs[5]_SB_DFFE_Q_E
.sym 146614 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 146615 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 146616 sys1.cpu.regs[6][28]
.sym 146617 sys1.cpu.regs[7][28]
.sym 146621 sys1.cpu.aluIn1[7]
.sym 146623 sys1.wr_spi_ICE
.sym 146624 sys1.control_ICE[12]
.sym 146625 sys1.spi0.bitcnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 146626 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 146627 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 146628 sys1.cpu.regs[7][28]
.sym 146629 sys1.cpu.regs[5][28]
.sym 146630 LORA_CS_SB_LUT4_O_I0
.sym 146631 LORA_CS_SB_LUT4_O_I1
.sym 146632 LORA_CS_SB_LUT4_O_I2
.sym 146633 LORA_CS_SB_LUT4_O_I3
.sym 146636 sys1.cpu.PCci[13]
.sym 146637 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 146638 sys1.cpu.regsD[13]
.sym 146642 sys1.cpu.regsD[29]
.sym 146648 sys1.cpu.PCci[7]
.sym 146649 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 146652 LORA_CS_SB_LUT4_O_I3
.sym 146653 LORA_CS_SB_LUT4_O_I1
.sym 146654 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 146655 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 146656 sys1.cpu.regs[6][28]
.sym 146657 sys1.cpu.regs[4][28]
.sym 146659 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_I2_I1
.sym 146660 sys1.cdo_SB_LUT4_O_11_I3
.sym 146661 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 146662 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0
.sym 146663 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 146664 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 146665 sys1.cpu.aluAdder[13]
.sym 146667 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_I2_I1
.sym 146668 sys1.cdo_SB_LUT4_O_18_I3
.sym 146669 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 146670 sys1.cpu.aluIn1[13]
.sym 146671 sys1.cpu.aluAdder_SB_LUT4_O_27_I2_SB_LUT4_O_I3
.sym 146672 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 146673 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 146675 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 146676 sys1.cpu.aluIn1[13]
.sym 146677 sys1.cpu.aluAdder_SB_LUT4_O_27_I2_SB_LUT4_O_I3
.sym 146679 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 146680 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 146681 sys1.cpu.Bimm[8]
.sym 146683 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 146684 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 146685 sys1.cpu.IR[13]
.sym 146686 sys1.cpu.regsD_SB_LUT4_O_3_I0
.sym 146687 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 146688 sys1.cpu.regsD_SB_LUT4_O_3_I2
.sym 146689 sys1.cpu.regsD_SB_LUT4_O_3_I3
.sym 146690 sys1.cpu.regsD[29]
.sym 146695 sys1.cpu.PCimm[2]
.sym 146696 sys1.cpu.PCci[2]
.sym 146698 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146699 sys1.cpu.PCimm[3]
.sym 146700 sys1.cpu.PCci[3]
.sym 146701 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 146702 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146703 sys1.cpu.PCimm[4]
.sym 146704 sys1.cpu.PCci[4]
.sym 146705 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 146706 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146707 sys1.cpu.PCimm[5]
.sym 146708 sys1.cpu.PCci[5]
.sym 146709 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 146710 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146711 sys1.cpu.PCimm[6]
.sym 146712 sys1.cpu.PCci[6]
.sym 146713 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 146714 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146715 sys1.cpu.PCimm[7]
.sym 146716 sys1.cpu.PCci[7]
.sym 146717 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 146718 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146719 sys1.cpu.PCimm[8]
.sym 146720 sys1.cpu.PCci[8]
.sym 146721 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 146722 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146723 sys1.cpu.PCimm[9]
.sym 146724 sys1.cpu.PCci[9]
.sym 146725 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 146726 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146727 sys1.cpu.PCimm[10]
.sym 146728 sys1.cpu.PCci[10]
.sym 146729 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 146730 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146731 sys1.cpu.PCimm[11]
.sym 146732 sys1.cpu.PCci[11]
.sym 146733 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 146734 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146735 sys1.cpu.PCimm[12]
.sym 146736 sys1.cpu.PCci[12]
.sym 146737 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 146738 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146739 sys1.cpu.PCimm[13]
.sym 146740 sys1.cpu.PCci[13]
.sym 146741 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 146742 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146743 sys1.cpu.PCimm[14]
.sym 146744 sys1.cpu.PCci[14]
.sym 146745 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 146746 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146747 sys1.cpu.PCimm[15]
.sym 146748 sys1.cpu.PCci[15]
.sym 146749 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 146750 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146751 sys1.cpu.PCimm[16]
.sym 146752 sys1.cpu.PCci[16]
.sym 146753 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 146754 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146755 sys1.cpu.PCimm[17]
.sym 146756 sys1.cpu.PCci[17]
.sym 146757 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 146758 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146759 sys1.cpu.PCimm[18]
.sym 146760 sys1.cpu.PCci[18]
.sym 146761 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 146762 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146763 sys1.cpu.PCimm[19]
.sym 146764 sys1.cpu.PCci[19]
.sym 146765 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 146766 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146767 sys1.cpu.PCimm[20]
.sym 146768 sys1.cpu.PCci[20]
.sym 146769 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 146770 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146771 sys1.cpu.PCimm[20]
.sym 146772 sys1.cpu.PCci[21]
.sym 146773 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 146774 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146775 sys1.cpu.PCimm[20]
.sym 146776 sys1.cpu.PCci[22]
.sym 146777 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 146778 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146779 sys1.cpu.PCimm[20]
.sym 146780 sys1.cpu.PCci[23]
.sym 146781 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 146782 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146783 sys1.cpu.PCimm[20]
.sym 146784 sys1.cpu.PCci[24]
.sym 146785 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 146786 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146787 sys1.cpu.PCimm[20]
.sym 146788 sys1.cpu.PCci[25]
.sym 146789 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 146790 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146791 sys1.cpu.PCimm[20]
.sym 146792 sys1.cpu.PCci[26]
.sym 146793 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 146794 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146795 sys1.cpu.PCimm[20]
.sym 146796 sys1.cpu.PCci[27]
.sym 146797 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 146798 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146799 sys1.cpu.PCimm[20]
.sym 146800 sys1.cpu.PCci[28]
.sym 146801 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 146802 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146803 sys1.cpu.PCimm[20]
.sym 146804 sys1.cpu.PCci[29]
.sym 146805 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 146806 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146807 sys1.cpu.PCimm[20]
.sym 146808 sys1.cpu.PCci[30]
.sym 146809 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 146810 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146811 sys1.cpu.PCimm[20]
.sym 146812 sys1.cpu.PCci[31]
.sym 146813 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 146814 sys1.cpu.regsD[30]
.sym 146818 sys1.cpu.regsD[11]
.sym 146822 sys1.cpu.PC[9]
.sym 146826 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146827 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146828 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146829 sys1.cpu.PCadd1[4]
.sym 146830 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146831 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146832 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146833 sys1.cpu.PCadd1[3]
.sym 146834 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146835 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146836 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146837 sys1.cpu.PCadd1[26]
.sym 146838 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146839 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146840 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146841 sys1.cpu.PCadd1[28]
.sym 146842 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146843 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146844 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146845 sys1.cpu.PCadd1[29]
.sym 146846 sys1.cpu.PC[10]
.sym 146850 sys1.cpu.PC[11]
.sym 146854 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146855 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146856 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146857 sys1.cpu.PCadd1[17]
.sym 146858 sys1.cpu.regsD_SB_LUT4_O_13_I0
.sym 146859 sys1.cpu.regsD_SB_LUT4_O_13_I1
.sym 146860 sys1.cpu.regsD_SB_LUT4_O_13_I2
.sym 146861 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 146862 sys1.cpu.regsD[5]
.sym 146866 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146867 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146868 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146869 sys1.cpu.PCadd1[15]
.sym 146870 sys1.cpu.regsD[11]
.sym 146874 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146875 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146876 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146877 sys1.cpu.PCadd1[14]
.sym 146878 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146879 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146880 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146881 sys1.cpu.PCadd1[25]
.sym 146882 sys1.cpu.PC0[25]
.sym 146883 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 146884 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146885 sys1.cpu.PC[25]
.sym 146886 sys1.cpu.regsD[25]
.sym 146890 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146891 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146892 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146893 sys1.cpu.PCadd1[21]
.sym 146894 sys1.cpu.regsD[11]
.sym 146898 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146899 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146900 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146901 sys1.cpu.PCadd1[23]
.sym 146902 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146903 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146904 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146905 sys1.cpu.PCadd1[24]
.sym 146909 sys1.cpu.addr_SB_LUT4_O_5_I3
.sym 146911 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 146912 sys1.cpu.PC[4]
.sym 146913 sys1.cpu.ldstaddr[4]
.sym 146914 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146915 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146916 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146917 sys1.cpu.PCadd1[22]
.sym 146919 sys1.cpu.PC[2]
.sym 146920 sys1.cpu.PCadd1_SB_LUT4_O_29_I2
.sym 146922 sys1.cpu.regsD[11]
.sym 146926 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146927 sys1.cpu.PCimm[2]
.sym 146928 sys1.cpu.PCci[2]
.sym 146930 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146931 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146932 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146933 sys1.cpu.PCadd1[30]
.sym 146934 sys1.cpu.Bimm[2]
.sym 146935 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146936 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 146937 sys1.cpu.IR[22]
.sym 146938 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146939 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146940 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146941 sys1.cpu.PCadd1[2]
.sym 146942 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146943 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 146944 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 146945 sys1.cpu.PCadd1[31]
.sym 146948 sys1.cpu.aluAdder[21]
.sym 146949 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146952 sys1.cpu.aluAdder[22]
.sym 146953 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 146955 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 146956 sys1.cpu.PC[3]
.sym 146957 sys1.cpu.ldstaddr[3]
.sym 146958 sys1.cpu.PC0[31]
.sym 146959 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 146960 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 146961 sys1.cpu.PC[31]
.sym 146962 sys1.cpu.PC[12]
.sym 146967 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 146968 sys1.cpu.PC[2]
.sym 146969 sys1.cpu.ldstaddr[2]
.sym 146971 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 146972 sys1.cpu.IR[20]
.sym 146973 sys1.cpu.Bimm[11]
.sym 146975 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 146976 sys1.cpu.PC[11]
.sym 146977 sys1.cpu.ldstaddr[11]
.sym 146979 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 146980 sys1.cpu.PC[8]
.sym 146981 sys1.cpu.ldstaddr[8]
.sym 146983 sys1.cpu.regsQ1[0]
.sym 146984 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 146987 sys1.cpu.regsQ1[1]
.sym 146988 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 146991 sys1.cpu.regsQ1[2]
.sym 146992 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2
.sym 146993 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[2]
.sym 146995 sys1.cpu.regsQ1[3]
.sym 146996 sys1.cpu.ldstaddr_SB_LUT4_O_6_I2
.sym 146997 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[3]
.sym 146999 sys1.cpu.regsQ1[4]
.sym 147000 sys1.cpu.ldstaddr_SB_LUT4_O_5_I2
.sym 147001 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[4]
.sym 147003 sys1.cpu.regsQ1[5]
.sym 147004 sys1.cpu.Bimm[5]
.sym 147005 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[5]
.sym 147007 sys1.cpu.regsQ1[6]
.sym 147008 sys1.cpu.Bimm[6]
.sym 147009 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[6]
.sym 147011 sys1.cpu.regsQ1[7]
.sym 147012 sys1.cpu.Bimm[7]
.sym 147013 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[7]
.sym 147015 sys1.cpu.regsQ1[8]
.sym 147016 sys1.cpu.Bimm[8]
.sym 147017 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[8]
.sym 147019 sys1.cpu.regsQ1[9]
.sym 147020 sys1.cpu.Bimm[9]
.sym 147021 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[9]
.sym 147023 sys1.cpu.regsQ1[10]
.sym 147024 sys1.cpu.Bimm[10]
.sym 147025 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[10]
.sym 147027 sys1.cpu.regsQ1[11]
.sym 147028 sys1.cpu.Bimm[12]
.sym 147029 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[11]
.sym 147031 sys1.cpu.regsQ1[12]
.sym 147032 sys1.cpu.Bimm[12]
.sym 147033 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[12]
.sym 147035 sys1.cpu.regsQ1[13]
.sym 147036 sys1.cpu.Bimm[12]
.sym 147037 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[13]
.sym 147039 sys1.cpu.regsQ1[14]
.sym 147040 sys1.cpu.Bimm[12]
.sym 147043 sys1.cpu.regsQ1[15]
.sym 147044 sys1.cpu.Bimm[12]
.sym 147047 sys1.cpu.regsQ1[16]
.sym 147048 sys1.cpu.Bimm[12]
.sym 147051 sys1.cpu.regsQ1[17]
.sym 147052 sys1.cpu.Bimm[12]
.sym 147055 sys1.cpu.regsQ1[18]
.sym 147056 sys1.cpu.Bimm[12]
.sym 147059 sys1.cpu.regsQ1[19]
.sym 147060 sys1.cpu.Bimm[12]
.sym 147063 sys1.cpu.regsQ1[20]
.sym 147064 sys1.cpu.Bimm[12]
.sym 147067 sys1.cpu.regsQ1[21]
.sym 147068 sys1.cpu.Bimm[12]
.sym 147071 sys1.cpu.regsQ1[22]
.sym 147072 sys1.cpu.Bimm[12]
.sym 147075 sys1.cpu.regsQ1[23]
.sym 147076 sys1.cpu.Bimm[12]
.sym 147079 sys1.cpu.regsQ1[24]
.sym 147080 sys1.cpu.Bimm[12]
.sym 147083 sys1.cpu.regsQ1[25]
.sym 147084 sys1.cpu.Bimm[12]
.sym 147087 sys1.cpu.regsQ1[26]
.sym 147088 sys1.cpu.Bimm[12]
.sym 147091 sys1.cpu.regsQ1[27]
.sym 147092 sys1.cpu.Bimm[12]
.sym 147095 sys1.cpu.regsQ1[28]
.sym 147096 sys1.cpu.Bimm[12]
.sym 147099 sys1.cpu.regsQ1[29]
.sym 147100 sys1.cpu.Bimm[12]
.sym 147101 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[29]
.sym 147103 sys1.cpu.regsQ1[30]
.sym 147104 sys1.cpu.Bimm[12]
.sym 147105 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[30]
.sym 147107 sys1.cpu.regsQ1[31]
.sym 147108 sys1.cpu.Bimm[12]
.sym 147109 sys1.cpu.ldstaddr_SB_LUT4_O_9_I2_SB_CARRY_I1_CO[31]
.sym 147111 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 147112 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 147113 sys1.cpu.IR[12]
.sym 147115 sys1.cpu.aluAdder[0]
.sym 147116 sys1.cdo[7]
.sym 147117 sys1.cdo_SB_LUT4_O_16_I3
.sym 147118 sys1.cpu.regsD[31]
.sym 147124 sys1.cpu.PCci[15]
.sym 147125 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 147127 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_I2_I1
.sym 147128 sys1.cdo_SB_LUT4_O_13_I3
.sym 147129 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 147131 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_I2_I1
.sym 147132 sys1.cdo_SB_LUT4_O_19_I2
.sym 147133 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 147135 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 147136 sys1.cdo_SB_LUT4_O_20_I2
.sym 147137 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 147139 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 147140 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 147141 sys1.cpu.Bimm[6]
.sym 147143 sys1.cpu.Bimm[12]
.sym 147144 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 147145 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 147146 sys1.cpu.regsD[9]
.sym 147151 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 147152 sys1.cpu.aluIn1[31]
.sym 147153 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_I2_O
.sym 147154 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 147155 sys1.cpu.regsD_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 147156 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 147157 sys1.cpu.aluAdder[31]
.sym 147158 sys1.cpu.aluIn1[31]
.sym 147159 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_I2_O
.sym 147160 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 147161 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 147164 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 147165 sys1.cpu.aluAdder_SB_LUT4_O_26_I2_SB_LUT4_O_I3
.sym 147167 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_I2_I1
.sym 147168 sys1.cdo_SB_LUT4_O_8_I3
.sym 147169 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 147170 sys1.cpu.regsD[1]
.sym 147175 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_I2_I1
.sym 147176 sys1.cdo_SB_LUT4_O_16_I3
.sym 147177 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 147178 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 147179 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 147180 sys1.cpu.regsQ1_SB_LUT4_O_I2
.sym 147181 sys1.cpu.regsQ1_SB_LUT4_O_I3
.sym 147184 sys1.cpu.PCci[10]
.sym 147185 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 147186 sys1.cpu.regsD[1]
.sym 147191 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 147192 sys1.cpu.regsQ1_SB_LUT4_O_I2
.sym 147193 sys1.cpu.regsQ1_SB_LUT4_O_I3
.sym 147194 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 147195 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 147196 sys1.cpu.regs[10][1]
.sym 147197 sys1.cpu.regs[11][1]
.sym 147198 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 147199 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 147200 sys1.cpu.regs[8][1]
.sym 147201 sys1.cpu.regs[9][1]
.sym 147202 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 147203 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 147204 sys1.cpu.regsQ1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 147205 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147206 sys1.cpu.aluIn1[11]
.sym 147207 sys1.cpu.aluAdder_SB_LUT4_O_29_I2_SB_LUT4_O_I3
.sym 147208 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 147209 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 147211 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 147212 sys1.cpu.aluIn1[11]
.sym 147213 sys1.cpu.aluAdder_SB_LUT4_O_29_I2_SB_LUT4_O_I3
.sym 147214 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 147215 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 147216 sys1.cpu.regs[10][1]
.sym 147217 sys1.cpu.regs[11][1]
.sym 147218 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 147219 sys1.cpu.regsD_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 147220 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 147221 sys1.cpu.aluAdder[11]
.sym 147224 sys1.cpu.aluAdder_SB_LUT4_O_I2_SB_CARRY_I1_CO[0]
.sym 147225 sys1.cpu.aluAdder_SB_LUT4_O_29_I2_SB_LUT4_O_I3
.sym 147226 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 147227 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 147228 sys1.cpu.regs[8][1]
.sym 147229 sys1.cpu.regs[9][1]
.sym 147230 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 147231 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 147232 sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 147233 sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 147234 sys1.cpu.regsD[1]
.sym 147238 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 147239 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 147240 sys1.cpu.regs[7][1]
.sym 147241 sys1.cpu.regs[3][1]
.sym 147242 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 147243 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 147244 sys1.cpu.regs[0][1]
.sym 147245 sys1.cpu.regs[4][1]
.sym 147246 sys1.cpu.regsD[1]
.sym 147250 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 147251 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147252 sys1.cpu.regs[6][1]
.sym 147253 sys1.cpu.regs[4][1]
.sym 147254 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 147255 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 147256 sys1.cpu.regs[6][1]
.sym 147257 sys1.cpu.regs[2][1]
.sym 147258 sys1.cpu.regsQ1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 147259 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147260 sys1.cpu.regs[2][1]
.sym 147261 sys1.cpu.regs[0][1]
.sym 147264 sys1.cpu.opvalid
.sym 147265 sys1.cpu.IR[20]
.sym 147267 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 147268 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 147269 ICE_LED1_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 147270 sys1.cpu.regsD_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 147271 sys1.cpu.regsD_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 147272 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 147273 sys1.cpu.aluAdder[21]
.sym 147274 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 147275 sys1.cpu.regsD_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 147276 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 147277 sys1.cpu.aluAdder[15]
.sym 147279 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 147280 sys1.cpu.aluIn1[15]
.sym 147281 sys1.cpu.aluAdder_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.sym 147282 sys1.cpu.regsD[14]
.sym 147286 sys1.cpu.regsD[1]
.sym 147291 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 147292 sys1.cpu.aluIn1[21]
.sym 147293 sys1.cpu.aluAdder_SB_LUT4_O_18_I2_SB_LUT4_O_I3
.sym 147294 sys1.cpu.aluIn1[15]
.sym 147295 sys1.cpu.aluAdder_SB_LUT4_O_25_I2_SB_LUT4_O_I3
.sym 147296 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 147297 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 147298 sys1.cpu.aluIn1[21]
.sym 147299 sys1.cpu.aluAdder_SB_LUT4_O_18_I2_SB_LUT4_O_I3
.sym 147300 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 147301 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 147302 sys1.cpu.regsD[0]
.sym 147307 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 147308 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 147309 sys1.cpu.regs[14][0]
.sym 147311 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 147312 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 147313 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 147314 sys1.cpu.regsD[9]
.sym 147319 sys1.cpu.IR[15]
.sym 147320 sys1.cpu.regs[11][0]
.sym 147321 sys1.cpu.regs[10][0]
.sym 147322 sys1.cpu.regsD_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 147323 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 147324 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I2
.sym 147325 sys1.cpu.regsD_SB_LUT4_O_25_I3_SB_LUT4_O_I3
.sym 147327 sys1.cpu.IR[15]
.sym 147328 sys1.cpu.regs[13][0]
.sym 147329 sys1.cpu.regs[12][0]
.sym 147331 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 147332 sys1.cpu.regs[12][0]
.sym 147333 sys1.cpu.regs[13][0]
.sym 147334 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147335 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 147336 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 147337 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 147338 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 147339 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 147340 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I2
.sym 147341 sys1.cpu.regsQ1_SB_LUT4_O_1_I1_SB_LUT4_O_I3
.sym 147342 sys1.cpu.regsD[0]
.sym 147346 sys1.cpu.regsQ1_SB_LUT4_O_1_I1
.sym 147347 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 147348 sys1.cpu.regsQ1_SB_LUT4_O_1_I2
.sym 147349 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 147352 sys1.cpu.aluIn1_SB_LUT4_O_11_I2
.sym 147353 sys1.cpu.aluIn1_SB_LUT4_O_11_I3
.sym 147355 sys1.cpu.regsQ1_SB_LUT4_O_1_I1
.sym 147356 sys1.cpu.regsQ1_SB_LUT4_O_1_I2
.sym 147357 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 147358 sys1.cpu.aluIn1_SB_LUT4_O_1_I0
.sym 147359 sys1.cpu.aluIn1_SB_LUT4_O_1_I1
.sym 147360 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 147361 sys1.cpu.aluIn1_SB_LUT4_O_1_I3
.sym 147363 sys1.cpu.issub_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 147364 sys1.cpu.aluIn1_SB_LUT4_O_11_I3
.sym 147365 sys1.cpu.aluIn1_SB_LUT4_O_11_I2
.sym 147368 sys1.cpu.aluIn1_SB_LUT4_O_1_I1
.sym 147369 sys1.cpu.aluIn1_SB_LUT4_O_1_I3
.sym 147370 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 147371 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 147372 sys1.cpu.regs[7][0]
.sym 147373 sys1.cpu.regs[3][0]
.sym 147377 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 147382 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 147383 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 147384 sys1.cpu.aluIn1_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 147385 sys1.cpu.aluIn1_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 147386 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 147387 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 147388 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 147389 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I3
.sym 147390 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147391 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 147392 sys1.cpu.regs[7][0]
.sym 147393 sys1.cpu.regs[3][0]
.sym 147394 sys1.cpu.regsD[0]
.sym 147398 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 147399 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147400 sys1.cpu.regs[6][0]
.sym 147401 sys1.cpu.regs[2][0]
.sym 147402 sys1.cpu.aluIn1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 147403 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147404 sys1.cpu.regs[2][15]
.sym 147405 sys1.cpu.regs[0][15]
.sym 147406 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 147407 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 147408 sys1.cpu.regs[4][15]
.sym 147409 sys1.cpu.regs[5][15]
.sym 147410 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 147411 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 147412 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 147413 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 147414 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 147415 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 147416 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I2
.sym 147417 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3
.sym 147418 sys1.cdo_SB_LUT4_O_16_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 147419 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 147420 sys1.cpu.regs[0][15]
.sym 147421 sys1.cpu.regs[1][15]
.sym 147422 sys1.cpu.regsD[15]
.sym 147426 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 147427 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147428 sys1.cpu.regs[6][15]
.sym 147429 sys1.cpu.regs[4][15]
.sym 147430 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 147431 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 147432 sys1.cpu.regs[6][15]
.sym 147433 sys1.cpu.regs[2][15]
.sym 147442 sys1.cpu.regsD[15]
.sym 147449 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 147458 sys1.cpu.regsD[14]
.sym 147495 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 147496 LORA_CS_SB_LUT4_O_I3
.sym 147497 LORA_CS_SB_LUT4_O_I1
.sym 147501 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 147503 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 147504 LORA_CS_SB_LUT4_O_I1
.sym 147505 LORA_CS_SB_LUT4_O_I3
.sym 147509 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_1_O
.sym 147513 sys1.irqvect[3][4]
.sym 147514 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 147515 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147516 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 147517 sys1.irqvect[0][4]
.sym 147518 sys1.cpu.regsD[13]
.sym 147525 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 147526 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 147527 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 147528 sys1.cpu.regs[8][24]
.sym 147529 sys1.cpu.regs[9][24]
.sym 147530 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 147531 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 147532 sys1.cpu.regs[6][13]
.sym 147533 sys1.cpu.regs[2][13]
.sym 147534 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 147535 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 147536 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2
.sym 147537 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3
.sym 147538 sys1.cpu.regsD[8]
.sym 147542 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 147543 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 147544 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 147545 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 147546 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 147547 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 147548 sys1.cpu.regs[8][24]
.sym 147549 sys1.cpu.regs[9][24]
.sym 147550 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 147551 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 147552 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 147553 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 147554 sys1.cpu.regsD[24]
.sym 147558 sys1.cpu.regsD[13]
.sym 147563 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 147564 sys1.cpu.regsQ1_SB_LUT4_O_9_I2
.sym 147565 sys1.cpu.regsQ1_SB_LUT4_O_9_I3
.sym 147566 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 147567 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 147568 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 147569 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 147570 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 147571 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 147572 sys1.cpu.regs[12][13]
.sym 147573 sys1.cpu.regs[13][13]
.sym 147574 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 147575 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 147576 sys1.cpu.regs[0][24]
.sym 147577 sys1.cpu.regs[1][24]
.sym 147578 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 147579 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 147580 sys1.cpu.regs[8][13]
.sym 147581 sys1.cpu.regs[9][13]
.sym 147582 sys1.cpu.regsQ1_SB_LUT4_O_9_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 147583 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147584 sys1.cpu.regs[2][24]
.sym 147585 sys1.cpu.regs[0][24]
.sym 147586 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 147587 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 147588 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 147589 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 147590 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 147591 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 147592 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 147593 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 147594 sys1.cpu.regsD[13]
.sym 147600 sys1.cpu.aluIn1_SB_LUT4_O_5_I1
.sym 147601 sys1.cpu.aluIn1_SB_LUT4_O_5_I3
.sym 147603 sys1.cpu.IR[15]
.sym 147604 sys1.cpu.regs[13][13]
.sym 147605 sys1.cpu.regs[12][13]
.sym 147606 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147607 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 147608 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 147609 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 147610 sys1.cpu.regsD[24]
.sym 147615 sys1.cpu.IR[15]
.sym 147616 sys1.cpu.regs[9][13]
.sym 147617 sys1.cpu.regs[8][13]
.sym 147618 sys1.cpu.regsD[7]
.sym 147622 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 147623 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 147624 sys1.cpu.regs[0][28]
.sym 147625 sys1.cpu.regs[4][28]
.sym 147626 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 147627 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 147628 sys1.cpu.regs[2][28]
.sym 147629 sys1.cpu.regs[3][28]
.sym 147630 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 147631 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 147632 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 147633 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 147634 sys1.cpu.regsD[28]
.sym 147642 sys1.cpu.regsQ1_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 147643 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147644 sys1.cpu.regs[2][28]
.sym 147645 sys1.cpu.regs[0][28]
.sym 147646 LORA_CS_SB_LUT4_O_I1
.sym 147647 EN_1V4_M4_SB_LUT4_I1_I3
.sym 147648 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 147649 sys1.owr_SB_LUT4_O_3_I3
.sym 147650 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 147651 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 147652 sys1.cpu.regsQ1_SB_LUT4_O_5_I3_SB_LUT4_O_I2
.sym 147653 sys1.cpu.regsQ1_SB_LUT4_O_5_I3_SB_LUT4_O_I3
.sym 147654 sys1.cdo[29]
.sym 147659 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147660 sys1.cpu.regs[5][29]
.sym 147661 sys1.cpu.regs[1][29]
.sym 147663 sys1.uart2.wrbaud_SB_LUT4_O_I1
.sym 147664 EN_1V4_M4_SB_LUT4_I1_I3
.sym 147665 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 147666 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 147667 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 147668 sys1.cpu.regs[1][29]
.sym 147669 sys1.cpu.regs[5][29]
.sym 147670 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 147671 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 147672 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 147673 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 147675 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_I2_I1
.sym 147676 sys1.cdo_SB_LUT4_O_10_I3
.sym 147677 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 147678 sys1.cdo[13]
.sym 147685 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147686 sys1.cpu.regsD[29]
.sym 147691 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 147692 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 147693 sys1.cpu.Bimm[9]
.sym 147694 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 147695 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I1
.sym 147696 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 147697 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 147698 sys1.cpu.regsD[28]
.sym 147704 sys1.cpu.PCci[29]
.sym 147705 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 147708 sys1.cpu.regsQ1_SB_LUT4_O_4_I2
.sym 147709 sys1.cpu.regsQ1_SB_LUT4_O_4_I3
.sym 147710 sys1.cpu.aluIn1_SB_LUT4_O_26_I0
.sym 147711 sys1.cpu.regsQ1_SB_LUT4_O_4_I2
.sym 147712 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 147713 sys1.cpu.regsQ1_SB_LUT4_O_4_I3
.sym 147715 sys1.cpu.aluAdder[0]
.sym 147716 sys1.cdo[5]
.sym 147717 sys1.cdo_SB_LUT4_O_18_I3
.sym 147720 sys1.cpu.Bimm[6]
.sym 147721 sys1.cpu.PCimm_SB_LUT4_O_I3
.sym 147724 sys1.cpu.Bimm[7]
.sym 147725 sys1.cpu.PCimm_SB_LUT4_O_I3
.sym 147726 sys1.cpu.PC0[24]
.sym 147727 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 147728 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 147729 sys1.cpu.PC[24]
.sym 147730 sys1.cpu.regsD[11]
.sym 147736 sys1.cpu.Bimm[9]
.sym 147737 sys1.cpu.PCimm_SB_LUT4_O_I3
.sym 147739 sys1.cpu.regsD_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 147740 sys1.cpu.PC0[13]
.sym 147741 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 147742 sys1.cpu.regsD[8]
.sym 147748 sys1.cpu.Bimm[8]
.sym 147749 sys1.cpu.PCimm_SB_LUT4_O_I3
.sym 147750 sys1.cpu.regsD[30]
.sym 147756 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 147757 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 147760 sys1.cpu.Bimm[10]
.sym 147761 sys1.cpu.PCimm_SB_LUT4_O_I3
.sym 147762 sys1.cpu.Bimm[11]
.sym 147763 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 147764 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 147765 sys1.cpu.IR[20]
.sym 147767 sys1.cpu.PCimm_SB_LUT4_O_8_I1
.sym 147768 sys1.cpu.IR[15]
.sym 147769 sys1.cpu.PCimm_SB_LUT4_O_9_I2
.sym 147771 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 147772 sys1.cpu.aluIn1[27]
.sym 147773 sys1.cpu.aluAdder_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 147774 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 147775 sys1.cpu.regsD_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 147776 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 147777 sys1.cpu.aluAdder[27]
.sym 147778 sys1.cpu.aluIn1[27]
.sym 147779 sys1.cpu.aluAdder_SB_LUT4_O_12_I2_SB_LUT4_O_I3
.sym 147780 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 147781 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 147784 sys1.cpu.Bimm[5]
.sym 147785 sys1.cpu.PCimm_SB_LUT4_O_I3
.sym 147786 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147787 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I1
.sym 147788 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I2
.sym 147789 sys1.cpu.PCreg[1]_SB_DFFR_Q_26_D_SB_LUT4_O_I3
.sym 147791 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 147792 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 147793 sys1.cpu.Bimm[10]
.sym 147794 LORA_CS_SB_LUT4_O_I1
.sym 147795 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 147796 sys1.uart2.rd_SB_LUT4_O_I0
.sym 147797 sys1.owr_SB_LUT4_O_3_I3
.sym 147799 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_I2_I1
.sym 147800 sys1.cdo_SB_LUT4_O_9_I3
.sym 147801 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 147804 sys1.cpu.Bimm[12]
.sym 147805 sys1.cpu.PCimm_SB_LUT4_O_I3
.sym 147806 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147807 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I1
.sym 147808 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I2
.sym 147809 sys1.cpu.PCreg[1]_SB_DFFR_Q_25_D_SB_LUT4_O_I3
.sym 147810 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 147811 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 147812 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 147813 sys1.cpu.PCadd1[13]
.sym 147814 sys1.cpu.regsD[25]
.sym 147820 sys1.cpu.aluIn1_SB_LUT4_O_9_I1
.sym 147821 sys1.cpu.aluIn1_SB_LUT4_O_9_I3
.sym 147822 sys1.cpu.regsD[11]
.sym 147826 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 147827 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 147828 sys1.cpu.regs[6][11]
.sym 147829 sys1.cpu.regs[2][11]
.sym 147830 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 147831 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 147832 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 147833 sys1.cpu.PCadd1[12]
.sym 147834 sys1.cpu.aluIn1_SB_LUT4_O_9_I0
.sym 147835 sys1.cpu.aluIn1_SB_LUT4_O_9_I1
.sym 147836 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 147837 sys1.cpu.aluIn1_SB_LUT4_O_9_I3
.sym 147840 sys1.cpu.aluAdder[28]
.sym 147841 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 147844 sys1.cpu.PCci[11]
.sym 147845 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 147846 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147847 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1
.sym 147848 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I2
.sym 147849 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I3
.sym 147850 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147851 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1
.sym 147852 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I2
.sym 147853 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I3
.sym 147854 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147855 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I1
.sym 147856 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I2
.sym 147857 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I3
.sym 147858 sys1.cpu.aluIn1_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 147859 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147860 sys1.cpu.regs[2][11]
.sym 147861 sys1.cpu.regs[0][11]
.sym 147862 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 147863 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 147864 sys1.cpu.aluIn1_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 147865 sys1.cpu.aluIn1_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 147867 sys1.cpu.mmode
.sym 147868 sys1.cpu.PC1[4]
.sym 147869 sys1.cpu.PC0[4]
.sym 147870 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I0
.sym 147871 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147872 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I2
.sym 147873 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I3
.sym 147875 sys1.cpu.mmode
.sym 147876 sys1.cpu.PC1[29]
.sym 147877 sys1.cpu.PC0[29]
.sym 147878 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 147879 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147880 sys1.cpu.regs[6][11]
.sym 147881 sys1.cpu.regs[4][11]
.sym 147882 sys1.cpu.mmode
.sym 147883 sys1.cpu.regsQ1[25]
.sym 147884 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I2
.sym 147885 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I3
.sym 147886 sys1.cpu.mmode
.sym 147887 sys1.cpu.regsQ1[7]
.sym 147888 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I2
.sym 147889 sys1.cpu.PCreg[1]_SB_DFFR_Q_24_D_SB_LUT4_O_I3
.sym 147890 sys1.cpu.mmode
.sym 147891 sys1.cpu.regsQ1[3]
.sym 147892 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I2
.sym 147893 sys1.cpu.PCreg[1]_SB_DFFR_Q_28_D_SB_LUT4_O_I3
.sym 147894 sys1.cpu.mmode
.sym 147895 sys1.cpu.regsQ1[4]
.sym 147896 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I2
.sym 147897 sys1.cpu.PCreg[1]_SB_DFFR_Q_27_D_SB_LUT4_O_I3
.sym 147898 sys1.cpu.mmode
.sym 147899 sys1.cpu.regsQ1[27]
.sym 147900 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I2
.sym 147901 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I3
.sym 147903 sys1.cpu.mmode
.sym 147904 sys1.cpu.PC1[3]
.sym 147905 sys1.cpu.PC0[3]
.sym 147906 sys1.cpu.mmode
.sym 147907 sys1.cpu.regsQ1[24]
.sym 147908 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I2
.sym 147909 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I3
.sym 147911 sys1.cpu.mmode
.sym 147912 sys1.cpu.PC1[22]
.sym 147913 sys1.cpu.PC0[22]
.sym 147914 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147915 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1
.sym 147916 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I2
.sym 147917 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I3
.sym 147918 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147919 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1
.sym 147920 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I2
.sym 147921 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I3
.sym 147924 sys1.cpu.aluAdder[24]
.sym 147925 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 147927 sys1.cpu.mmode
.sym 147928 sys1.cpu.PC1[24]
.sym 147929 sys1.cpu.PC0[24]
.sym 147930 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147931 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I1
.sym 147932 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I2
.sym 147933 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I3
.sym 147934 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0
.sym 147935 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147936 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I2
.sym 147937 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I3
.sym 147938 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 147939 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1
.sym 147940 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I2
.sym 147941 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I3
.sym 147943 sys1.cpu.mmode
.sym 147944 sys1.cpu.PC1[11]
.sym 147945 sys1.cpu.PC0[11]
.sym 147946 sys1.cpu.PC0[11]
.sym 147947 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 147948 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 147949 sys1.cpu.PC[11]
.sym 147950 sys1.cpu.mmode
.sym 147951 sys1.cpu.regsQ1[11]
.sym 147952 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I2
.sym 147953 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I3
.sym 147955 sys1.cpu.mmode
.sym 147956 sys1.cpu.PC1[2]
.sym 147957 sys1.cpu.PC0[2]
.sym 147959 sys1.cpu.mmode
.sym 147960 sys1.cpu.PC1[21]
.sym 147961 sys1.cpu.PC0[21]
.sym 147962 sys1.cpu.mmode
.sym 147963 sys1.cpu.regsQ1[22]
.sym 147964 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I2
.sym 147965 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I3
.sym 147966 sys1.cpu.mmode
.sym 147967 sys1.cpu.regsQ1[21]
.sym 147968 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I2
.sym 147969 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I3
.sym 147970 sys1.cpu.mmode
.sym 147971 sys1.cpu.regsQ1[31]
.sym 147972 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 147973 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 147977 LORA_CS_SB_LUT4_O_I1
.sym 147978 sys1.cpu.PC0[21]
.sym 147979 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 147980 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 147981 sys1.cpu.PC[21]
.sym 147983 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_I2_I1
.sym 147984 sys1.cdo_SB_LUT4_O_12_I3
.sym 147985 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 147988 sys1.cpu.PCci[12]
.sym 147989 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 147991 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 147992 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 147993 sys1.cpu.Bimm[7]
.sym 147994 sys1.cpu.regsD[11]
.sym 147998 sys1.cpu.regsD[30]
.sym 148005 LORA_CS_SB_LUT4_O_I3
.sym 148006 sys1.cpu.PC0[9]
.sym 148007 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 148008 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 148009 sys1.cpu.PC[9]
.sym 148011 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 148012 sys1.cpu.PC[10]
.sym 148013 sys1.cpu.ldstaddr[10]
.sym 148016 sys1.cpu.aluAdder[29]
.sym 148017 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 148019 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 148020 sys1.cpu.PC[12]
.sym 148021 sys1.cpu.ldstaddr[12]
.sym 148023 sys1.cpu.aluAdder[0]
.sym 148024 sys1.cdo_SB_LUT4_O_20_I2
.sym 148025 sys1.cdo[3]
.sym 148028 sys1.cpu.PC[14]
.sym 148029 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 148031 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O
.sym 148032 sys1.cpu.PC[9]
.sym 148033 sys1.cpu.ldstaddr[9]
.sym 148034 sys1.cpu.regsD[25]
.sym 148040 sys1.cpu.aluAdder[11]
.sym 148041 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 148044 sys1.cpu.PCci[27]
.sym 148045 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 148046 sys1.cpu.regsD_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 148047 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 148048 sys1.cpu.regsD_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 148049 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 148050 sys1.cpu.regsD[23]
.sym 148056 sys1.cpu.PC[10]
.sym 148057 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 148059 sys1.cpu.regsD_SB_LUT4_O_2_I0_SB_LUT4_O_I1
.sym 148060 sys1.cpu.PC0[14]
.sym 148061 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 148064 sys1.cpu.aluAdder[31]
.sym 148065 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 148066 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 148067 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 148068 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 148069 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 148072 sys1.cpu.regsQ1_SB_LUT4_O_6_I2
.sym 148073 sys1.cpu.regsQ1_SB_LUT4_O_6_I3
.sym 148076 sys1.cpu.aluAdder[15]
.sym 148077 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 148078 sys1.cpu.aluIn1_SB_LUT4_O_22_I0
.sym 148079 sys1.cpu.regsQ1_SB_LUT4_O_6_I2
.sym 148080 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 148081 sys1.cpu.regsQ1_SB_LUT4_O_6_I3
.sym 148085 sys1.cdo[13]
.sym 148089 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148093 sys1.cdo[15]
.sym 148095 sys1.cpu.regsD_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 148096 sys1.cpu.PC0[10]
.sym 148097 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 148098 sys1.cpu.regsD_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 148099 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 148100 sys1.cpu.regsD_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 148101 sys1.cpu.regsD_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 148102 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 148103 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I1
.sym 148104 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 148105 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 148107 sys1.cpu.aluAdder[0]
.sym 148108 sys1.cdo[6]
.sym 148109 sys1.cdo_SB_LUT4_O_17_I3
.sym 148110 sys1.cpu.regsD_SB_LUT4_O_23_I0
.sym 148111 sys1.cpu.regsD_SB_LUT4_O_23_I1
.sym 148112 sys1.cpu.regsD_SB_LUT4_O_23_I2
.sym 148113 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 148117 sys1.cpu.opvalid
.sym 148119 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148120 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148121 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 148122 sys1.cpu.regsD[12]
.sym 148126 sys1.cpu.regsD[27]
.sym 148130 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148131 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148132 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 148133 sys1.cpu.regs[14][12]
.sym 148135 sys1.cpu.opvalid
.sym 148136 sys1.cpu.IR[15]
.sym 148137 sys1.cpu.regs[8][12]
.sym 148138 sys1.cpu.aluIn1_SB_LUT4_O_7_I0
.sym 148139 sys1.cpu.aluIn1_SB_LUT4_O_7_I1
.sym 148140 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 148141 sys1.cpu.aluIn1_SB_LUT4_O_7_I3
.sym 148143 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_I2_I1
.sym 148144 sys1.cdo_SB_LUT4_O_17_I3
.sym 148145 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 148149 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 148151 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 148152 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 148153 sys1.cpu.IR[14]
.sym 148156 sys1.cpu.aluIn1_SB_LUT4_O_7_I1
.sym 148157 sys1.cpu.aluIn1_SB_LUT4_O_7_I3
.sym 148158 sys1.cpu.regsD_SB_LUT4_O_12_I0
.sym 148159 sys1.cpu.regsD_SB_LUT4_O_12_I1
.sym 148160 sys1.cpu.regsD_SB_LUT4_O_12_I2
.sym 148161 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 148162 sys1.cpu.regsD[12]
.sym 148166 sys1.cpu.aluIn1[14]
.sym 148167 sys1.cpu.aluAdder_SB_LUT4_O_26_I2_SB_LUT4_O_I3
.sym 148168 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 148169 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 148170 sys1.cpu.regsD[14]
.sym 148174 sys1.cpu.regsD_SB_LUT4_O_2_I0
.sym 148175 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 148176 sys1.cpu.regsD_SB_LUT4_O_2_I2
.sym 148177 sys1.cpu.regsD_SB_LUT4_O_2_I3
.sym 148178 sys1.cpu.regsD[26]
.sym 148183 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 148184 sys1.cpu.aluIn1[14]
.sym 148185 sys1.cpu.aluAdder_SB_LUT4_O_26_I2_SB_LUT4_O_I3
.sym 148186 sys1.cpu.regsD_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 148187 sys1.cpu.regsD_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 148188 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 148189 sys1.cpu.aluAdder[14]
.sym 148190 sys1.cpu.regsD[31]
.sym 148194 sys1.cpu.regsD[12]
.sym 148200 sys1.cpu.opvalid
.sym 148201 sys1.cpu.Bimm[1]
.sym 148202 sys1.cpu.aluIn1[29]
.sym 148203 sys1.cpu.aluAdder_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 148204 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 148205 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 148206 sys1.cdo_SB_LUT4_O_21_I3
.sym 148207 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 148208 sys1.cpu.Bimm[10]
.sym 148209 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3
.sym 148210 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 148211 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 148212 sys1.cpu.aluIn1[29]
.sym 148213 sys1.cpu.aluAdder_SB_LUT4_O_10_I2_SB_LUT4_O_I3
.sym 148215 sys1.cpu.aluAdder[0]
.sym 148216 sys1.cdo[2]
.sym 148217 sys1.cdo_SB_LUT4_O_21_I3
.sym 148219 sys1.cdo_SB_LUT4_O_23_I3_SB_LUT4_I0_I3_SB_LUT4_I3_O
.sym 148220 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 148221 sys1.cpu.IR[15]
.sym 148223 sys1.cpu.regsD_SB_LUT4_O_9_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 148224 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 148225 sys1.cpu.aluAdder[29]
.sym 148226 sys1.cpu.regsD[1]
.sym 148231 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 148232 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 148233 sys1.cpu.aluAdder[10]
.sym 148234 sys1.cpu.IR[15]
.sym 148235 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148236 sys1.cpu.regs[10][9]
.sym 148237 sys1.cpu.regs[11][9]
.sym 148238 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 148239 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 148240 sys1.cpu.aluIn1[10]
.sym 148241 sys1.cpu.aluAdder_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 148242 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 148243 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I1
.sym 148244 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I2
.sym 148245 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148246 sys1.cpu.regsD[9]
.sym 148250 sys1.cpu.aluIn1[10]
.sym 148251 sys1.cpu.aluAdder_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 148252 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 148253 sys1.cpu.regsD_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 148257 sys1.cdo[2]
.sym 148258 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148259 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148260 sys1.cpu.regs[10][9]
.sym 148261 sys1.cpu.regs[11][9]
.sym 148263 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 148264 sys1.cpu.regs[14][9]
.sym 148265 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148266 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 148267 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148268 sys1.cpu.regs[8][9]
.sym 148269 sys1.cpu.regs[9][9]
.sym 148270 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 148271 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 148272 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 148273 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 148274 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 148275 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 148276 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148277 sys1.cpu.regsQ1_SB_LUT4_O_24_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 148278 sys1.cpu.regsD[9]
.sym 148283 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148284 sys1.cpu.regs[14][9]
.sym 148285 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148286 sys1.cpu.regsD[31]
.sym 148290 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 148291 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 148292 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 148293 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 148294 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 148295 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148296 sys1.cpu.regs[10][0]
.sym 148297 sys1.cpu.regs[11][0]
.sym 148298 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148299 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148300 sys1.cpu.regs[6][14]
.sym 148301 sys1.cpu.regs[2][14]
.sym 148303 sys1.cpu.IR[15]
.sym 148304 sys1.cpu.regs[13][9]
.sym 148305 sys1.cpu.regs[12][9]
.sym 148306 sys1.cpu.regsD[31]
.sym 148311 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148312 sys1.cpu.regs[6][14]
.sym 148313 sys1.cpu.regs[2][14]
.sym 148314 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148315 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148316 sys1.cpu.regs[8][9]
.sym 148317 sys1.cpu.regs[9][9]
.sym 148318 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148319 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148320 sys1.cpu.regs[12][9]
.sym 148321 sys1.cpu.regs[13][9]
.sym 148322 sys1.cpu.regsD[9]
.sym 148327 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I1
.sym 148328 sys1.cpu.regsD_SB_LUT4_O_25_I2_SB_LUT4_O_I2
.sym 148329 sys1.cpu.regsD_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 148331 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 148332 sys1.cpu.regsQ1_SB_LUT4_O_23_I2
.sym 148333 sys1.cpu.regsQ1_SB_LUT4_O_23_I3
.sym 148334 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148335 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 148336 sys1.cpu.regs[8][0]
.sym 148337 sys1.cpu.regs[9][0]
.sym 148342 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148343 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 148344 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 148345 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 148346 sys1.cpu.regsD[14]
.sym 148350 sys1.cpu.regsD_SB_LUT4_O_25_I0
.sym 148351 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 148352 sys1.cpu.regsD_SB_LUT4_O_25_I2
.sym 148353 sys1.cpu.regsD_SB_LUT4_O_25_I3
.sym 148354 sys1.cpu.regsD[9]
.sym 148359 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 148360 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 148361 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 148362 sys1.cpu.regsD[0]
.sym 148370 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 148371 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 148372 sys1.cpu.regsQ1_SB_LUT4_O_23_I2_SB_LUT4_O_I2
.sym 148373 sys1.cpu.regsQ1_SB_LUT4_O_23_I2_SB_LUT4_O_I3
.sym 148374 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 148375 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 148376 sys1.cpu.regsQ1_SB_LUT4_O_23_I2
.sym 148377 sys1.cpu.regsQ1_SB_LUT4_O_23_I3
.sym 148379 sys1.cpu.IR[15]
.sym 148380 sys1.cpu.regs[9][0]
.sym 148381 sys1.cpu.regs[8][0]
.sym 148386 sys1.cpu.regsD[10]
.sym 148390 sys1.cpu.regsQ1_SB_LUT4_O_23_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 148391 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148392 sys1.cpu.regs[2][10]
.sym 148393 sys1.cpu.regs[0][10]
.sym 148394 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 148395 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 148396 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 148397 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 148398 sys1.cpu.regsD[10]
.sym 148402 ICE_LED4_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 148403 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148404 sys1.cpu.regs[0][0]
.sym 148405 sys1.cpu.regs[1][0]
.sym 148407 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 148408 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 148409 sys1.cpu.regsQ1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 148410 sys1.cpu.regsD[0]
.sym 148415 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148416 sys1.cpu.regs[5][0]
.sym 148417 sys1.cpu.regs[1][0]
.sym 148418 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148419 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148420 sys1.cpu.regs[4][0]
.sym 148421 sys1.cpu.regs[5][0]
.sym 148423 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148424 sys1.cpu.regs[4][0]
.sym 148425 sys1.cpu.regs[0][0]
.sym 148426 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148427 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148428 sys1.cpu.regs[6][0]
.sym 148429 sys1.cpu.regs[2][0]
.sym 148430 sys1.cpu.regsD[14]
.sym 148434 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148435 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148436 sys1.cpu.regs[6][10]
.sym 148437 sys1.cpu.regs[2][10]
.sym 148438 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148439 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148440 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 148441 sys1.cpu.regs[14][14]
.sym 148442 sys1.cpu.regsD[10]
.sym 148446 sys1.cpu.regsD[0]
.sym 148450 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148451 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148452 sys1.cpu.regs[6][10]
.sym 148453 sys1.cpu.regs[4][10]
.sym 148466 sys1.cpu.regsD[15]
.sym 148478 sys1.cpu.regsD[0]
.sym 148482 sys1.cpu.regsD[10]
.sym 148498 sys1.cdo[29]
.sym 148510 sys1.cdo[8]
.sym 148522 sys1.cdo[4]
.sym 148526 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 148527 sys1.irqvect[0][8]
.sym 148528 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 148529 sys1.irqvect[1][8]
.sym 148530 sys1.cdo[8]
.sym 148546 sys1.cdo[26]
.sym 148550 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148551 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 148552 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 148553 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 148554 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 148555 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148556 sys1.cpu.regs[10][24]
.sym 148557 sys1.cpu.regs[11][24]
.sym 148558 sys1.cdo[4]
.sym 148562 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 148563 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 148564 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2
.sym 148565 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I3
.sym 148566 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 148567 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 148568 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 148569 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 148570 sys1.cdo[8]
.sym 148574 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148575 sys1.cpu.IR[15]
.sym 148576 sys1.cpu.regs[10][24]
.sym 148577 sys1.cpu.opvalid
.sym 148578 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148579 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 148580 sys1.cpu.regs[11][24]
.sym 148581 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 148583 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148584 sys1.cpu.regs[4][13]
.sym 148585 sys1.cpu.regs[0][13]
.sym 148586 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148587 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148588 sys1.cpu.regs[6][24]
.sym 148589 sys1.cpu.regs[2][24]
.sym 148590 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 148591 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148592 sys1.cpu.regs[0][13]
.sym 148593 sys1.cpu.regs[1][13]
.sym 148594 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148595 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148596 sys1.cpu.regs[4][13]
.sym 148597 sys1.cpu.regs[5][13]
.sym 148603 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 148604 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 148605 sys1.cpu.aluIn1_SB_LUT4_O_5_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 148606 sys1.cpu.regsD[13]
.sym 148611 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148612 sys1.cpu.regs[5][13]
.sym 148613 sys1.cpu.regs[1][13]
.sym 148614 sys1.cpu.regsD[28]
.sym 148618 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148619 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148620 sys1.cpu.aluIn1_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 148621 sys1.cpu.regs[14][13]
.sym 148623 sys1.cdo_SB_LUT4_O_18_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 148624 sys1.cpu.regs[14][13]
.sym 148625 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148626 sys1.cpu.regsD[8]
.sym 148630 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148631 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148632 sys1.cpu.regs[10][13]
.sym 148633 sys1.cpu.regs[11][13]
.sym 148634 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148635 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148636 sys1.cpu.regs[6][24]
.sym 148637 sys1.cpu.regs[4][24]
.sym 148638 sys1.cpu.regsD[7]
.sym 148642 sys1.cpu.regsD[24]
.sym 148649 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148650 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 148651 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 148652 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 148653 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 148654 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148655 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148656 sys1.cpu.regs[8][28]
.sym 148657 sys1.cpu.regs[9][28]
.sym 148658 sys1.cpu.regsD[28]
.sym 148662 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 148663 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148664 sys1.cpu.regs[8][28]
.sym 148665 sys1.cpu.regs[9][28]
.sym 148666 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 148667 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I1
.sym 148668 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 148669 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148674 sys1.cpu.regsD[29]
.sym 148678 sys1.cpu.regsD[29]
.sym 148682 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 148683 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 148684 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 148685 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 148687 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148688 sys1.cpu.regs[4][29]
.sym 148689 sys1.cpu.regs[0][29]
.sym 148690 sys1.cpu.aluIn1_SB_LUT4_O_24_I0
.sym 148691 sys1.cpu.regsQ1_SB_LUT4_O_5_I2
.sym 148692 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 148693 sys1.cpu.regsQ1_SB_LUT4_O_5_I3
.sym 148696 sys1.cpu.regsQ1_SB_LUT4_O_5_I2
.sym 148697 sys1.cpu.regsQ1_SB_LUT4_O_5_I3
.sym 148698 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148699 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148700 sys1.cpu.regs[0][29]
.sym 148701 sys1.cpu.regs[4][29]
.sym 148703 sys1.cdo_SB_LUT4_O_9_I1
.sym 148704 sys1.cdo[13]
.sym 148705 sys1.cdo_SB_LUT4_O_10_I3
.sym 148706 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 148707 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 148708 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 148709 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 148710 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 148711 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148712 sys1.cpu.regs[2][29]
.sym 148713 sys1.cpu.regs[3][29]
.sym 148714 sys1.cpu.regsD[24]
.sym 148718 sys1.cpu.regsD[30]
.sym 148722 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148723 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148724 sys1.cpu.regs[6][29]
.sym 148725 sys1.cpu.regs[7][29]
.sym 148727 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148728 sys1.cpu.regs[7][29]
.sym 148729 sys1.cpu.regs[3][29]
.sym 148731 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148732 sys1.cpu.regs[6][29]
.sym 148733 sys1.cpu.regs[2][29]
.sym 148734 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148735 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 148736 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 148737 sys1.cpu.regsQ1_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 148738 sys1.cpu.regsD[29]
.sym 148742 sys1.cdo[24]
.sym 148746 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148747 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148748 sys1.cpu.regs[6][30]
.sym 148749 sys1.cpu.regs[2][30]
.sym 148750 sys1.cdo[25]
.sym 148758 sys1.cdo[27]
.sym 148762 sys1.cdo[30]
.sym 148766 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148767 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 148768 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 148769 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 148771 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148772 sys1.cpu.regs[6][30]
.sym 148773 sys1.cpu.regs[2][30]
.sym 148782 sys1.cpu.regsD[11]
.sym 148786 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148787 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148788 sys1.cpu.regs[7][30]
.sym 148789 sys1.cpu.regs[3][30]
.sym 148791 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148792 sys1.cpu.regs[7][30]
.sym 148793 sys1.cpu.regs[3][30]
.sym 148797 sys1.cdo_SB_LUT4_O_9_I1
.sym 148801 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 148805 sys1.cpu.regsQ1_SB_LUT4_O_3_I2
.sym 148806 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148807 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148808 sys1.cpu.regs[8][11]
.sym 148809 sys1.cpu.regs[9][11]
.sym 148810 sys1.cpu.regsD[11]
.sym 148814 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148815 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148816 sys1.cpu.regs[12][11]
.sym 148817 sys1.cpu.regs[13][11]
.sym 148818 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 148819 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148820 sys1.cpu.regs[8][11]
.sym 148821 sys1.cpu.regs[9][11]
.sym 148823 sys1.uart2.wrbaud_SB_LUT4_O_I1
.sym 148824 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 148825 sys1.uart2.rd_SB_LUT4_O_I0
.sym 148826 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 148827 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 148828 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 148829 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 148831 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 148832 sys1.cpu.regs[14][11]
.sym 148833 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148834 sys1.cpu.PC0[28]
.sym 148835 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 148836 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 148837 sys1.cpu.PC[28]
.sym 148838 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 148839 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I1
.sym 148840 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I2
.sym 148841 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148842 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 148843 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 148844 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148845 sys1.cpu.aluIn1_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 148846 sys1.cpu.regsD[11]
.sym 148850 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 148851 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 148852 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 148853 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 148854 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 148855 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 148856 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I2
.sym 148857 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3
.sym 148859 sys1.cpu.IR[15]
.sym 148860 sys1.cpu.regs[13][11]
.sym 148861 sys1.cpu.regs[12][11]
.sym 148862 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148863 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148864 sys1.cpu.regs[7][11]
.sym 148865 sys1.cpu.regs[3][11]
.sym 148867 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148868 sys1.cpu.regs[14][11]
.sym 148869 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148870 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 148871 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 148872 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 148873 sys1.cpu.PCadd1[8]
.sym 148874 sys1.cpu.aluIn1_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 148875 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148876 sys1.cpu.regs[3][11]
.sym 148877 sys1.cpu.regs[1][11]
.sym 148878 sys1.cdo[21]
.sym 148882 sys1.cdo[15]
.sym 148886 sys1.cdo_SB_LUT4_O_20_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 148887 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148888 sys1.cpu.regs[0][11]
.sym 148889 sys1.cpu.regs[1][11]
.sym 148890 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148891 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148892 sys1.cpu.regs[7][11]
.sym 148893 sys1.cpu.regs[5][11]
.sym 148895 sys1.cpu.mmode
.sym 148896 sys1.cpu.PC1[28]
.sym 148897 sys1.cpu.PC0[28]
.sym 148898 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 148899 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 148900 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 148901 sys1.cpu.PCadd1[9]
.sym 148902 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 148903 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 148904 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 148905 sys1.cpu.PCadd1[10]
.sym 148908 sys1.cpu.aluAdder[25]
.sym 148909 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 148912 sys1.cpu.regsQ1_SB_LUT4_O_8_I2
.sym 148913 sys1.cpu.regsQ1_SB_LUT4_O_8_I3
.sym 148914 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 148915 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 148916 sys1.cpu.regs[4][11]
.sym 148917 sys1.cpu.regs[5][11]
.sym 148918 sys1.cpu.regsD[25]
.sym 148924 sys1.cpu.PCci[25]
.sym 148925 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 148926 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 148927 sys1.cpu.LTU_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 148928 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 148929 sys1.cpu.PCadd1[16]
.sym 148930 sys1.cpu.aluIn1_SB_LUT4_O_18_I0
.sym 148931 sys1.cpu.regsQ1_SB_LUT4_O_8_I2
.sym 148932 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 148933 sys1.cpu.regsQ1_SB_LUT4_O_8_I3
.sym 148934 sys1.cpu.PC0[12]
.sym 148935 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 148936 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 148937 sys1.cpu.PC[12]
.sym 148938 sys1.cpu.PC0[16]
.sym 148939 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 148940 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 148941 sys1.cpu.PC[16]
.sym 148942 sys1.cdo[28]
.sym 148946 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 148947 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 148948 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I2
.sym 148949 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I3
.sym 148950 sys1.cpu.PC0[26]
.sym 148951 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 148952 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 148953 sys1.cpu.PC[26]
.sym 148957 sys1.cpu.mmode
.sym 148960 sys1.cpu.PC0[27]
.sym 148965 sys1.cpu.mmode
.sym 148967 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 148968 sys1.cpu.regs[6][25]
.sym 148969 sys1.cpu.regs[2][25]
.sym 148971 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 148972 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 148973 sys1.dout_spi_LORA[23]
.sym 148974 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 148975 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 148976 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 148977 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 148978 sys1.cpu.regsD[27]
.sym 148985 sys1.cpu.mmode
.sym 148986 sys1.cpu.regsD[11]
.sym 148990 sys1.cpu.PC0[30]
.sym 148991 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 148992 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 148993 sys1.cpu.PC[30]
.sym 148994 sys1.cpu.regsD[25]
.sym 148999 sys1.cpu.mmode
.sym 149000 sys1.cpu.PC1[17]
.sym 149001 sys1.cpu.PC0[17]
.sym 149003 sys1.cpu.mmode
.sym 149004 sys1.cpu.PC1[8]
.sym 149005 sys1.cpu.PC0[8]
.sym 149007 sys1.cpu.mmode
.sym 149008 sys1.cpu.PC1[31]
.sym 149009 sys1.cpu.PC0[31]
.sym 149013 sys1.cdo[11]
.sym 149015 sys1.cpu.mmode
.sym 149016 sys1.cpu.PC1[9]
.sym 149017 sys1.cpu.PC0[9]
.sym 149019 sys1.cdo_SB_LUT4_O_9_I1
.sym 149020 sys1.cdo[11]
.sym 149021 sys1.cdo_SB_LUT4_O_12_I3
.sym 149024 sys1.cpu.aluAdder[30]
.sym 149025 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 149026 sys1.cpu.regsD[11]
.sym 149032 sys1.cpu.PCci[9]
.sym 149033 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 149034 sys1.cpu.PC[14]
.sym 149038 sys1.cpu.PC[31]
.sym 149044 sys1.cpu.aluAdder[1]
.sym 149045 sys1.cpu.aluAdder[0]
.sym 149047 sys1.cpu.mmode
.sym 149048 sys1.cpu.PC1[10]
.sym 149049 sys1.cpu.PC0[10]
.sym 149051 sys1.cpu.mmode
.sym 149052 sys1.cpu.PC1[15]
.sym 149053 sys1.cpu.PC0[15]
.sym 149057 sys1.cdo_SB_LUT4_O_12_I3
.sym 149058 sys1.cpu.PC[26]
.sym 149062 sys1.cpu.regsQ1_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 149063 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149064 sys1.cpu.regs[2][27]
.sym 149065 sys1.cpu.regs[0][27]
.sym 149066 sys1.cpu.PC0[23]
.sym 149067 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 149068 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 149069 sys1.cpu.PC[23]
.sym 149070 sys1.cpu.PC0[15]
.sym 149071 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 149072 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 149073 sys1.cpu.PC[15]
.sym 149074 sys1.cpu.regsD[27]
.sym 149080 sys1.cpu.PCci[26]
.sym 149081 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 149082 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149083 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149084 sys1.cpu.regs[6][27]
.sym 149085 sys1.cpu.regs[4][27]
.sym 149086 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149087 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149088 sys1.cpu.regs[6][27]
.sym 149089 sys1.cpu.regs[2][27]
.sym 149093 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 149096 sys1.cpu.aluAdder[26]
.sym 149097 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 149098 sys1.cpu.regsD[27]
.sym 149105 sys1.cpu.regs[14][27]
.sym 149106 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 149107 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 149108 sys1.cpu.regsQ1_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 149109 sys1.cpu.regsQ1_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 149110 sys1.cpu.regsQ1_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 149111 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149112 sys1.cpu.regs[3][27]
.sym 149113 sys1.cpu.regs[1][27]
.sym 149116 sys1.cpu.aluAdder[9]
.sym 149117 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 149120 sys1.cpu.aluAdder[17]
.sym 149121 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 149123 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149124 sys1.cpu.regs[14][27]
.sym 149125 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149126 sys1.cpu.regsD[27]
.sym 149130 sys1.cpu.regsD[12]
.sym 149137 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_1_O
.sym 149138 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149139 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149140 sys1.cpu.regs[10][12]
.sym 149141 sys1.cpu.regs[11][12]
.sym 149145 sys1.cpu.Bimm[2]
.sym 149147 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 149148 sys1.cpu.regs[14][12]
.sym 149149 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149150 sys1.cpu.aluIn1_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 149151 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149152 sys1.cpu.regs[10][12]
.sym 149153 sys1.cpu.regs[11][12]
.sym 149158 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149159 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149160 sys1.cpu.regs[12][12]
.sym 149161 sys1.cpu.regs[13][12]
.sym 149163 sys1.cpu.aluAdder[0]
.sym 149164 sys1.cdo_SB_LUT4_O_19_I2
.sym 149165 sys1.cdo[4]
.sym 149166 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 149167 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 149168 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2
.sym 149169 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3
.sym 149170 sys1.cpu.opvalid
.sym 149171 sys1.cpu.IR[15]
.sym 149172 sys1.cpu.regs[13][12]
.sym 149173 sys1.cpu.regs[12][12]
.sym 149174 sys1.cpu.regsD[12]
.sym 149178 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 149179 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 149180 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 149181 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 149182 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149183 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149184 sys1.cpu.regs[8][12]
.sym 149185 sys1.cpu.regs[9][12]
.sym 149188 sys1.cpu.opvalid
.sym 149189 sys1.cpu.Bimm[2]
.sym 149190 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 149191 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 149192 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 149193 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 149194 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 149195 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149196 sys1.cpu.regs[0][12]
.sym 149197 sys1.cpu.regs[1][12]
.sym 149198 sys1.cpu.regsD[26]
.sym 149202 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 149203 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149204 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 149205 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 149207 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149208 sys1.cpu.regs[5][12]
.sym 149209 sys1.cpu.regs[1][12]
.sym 149212 sys1.cpu.PCci[31]
.sym 149213 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 149214 sys1.cpu.regsD[12]
.sym 149218 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149219 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149220 sys1.cpu.regs[4][12]
.sym 149221 sys1.cpu.regs[5][12]
.sym 149225 sys1.cpu.regs[1][26]
.sym 149226 sys1.cpu.regsD[9]
.sym 149230 sys1.cpu.aluIn1_SB_LUT4_O_13_I0
.sym 149231 sys1.cpu.regsQ1_SB_LUT4_O_24_I2
.sym 149232 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 149233 sys1.cpu.regsQ1_SB_LUT4_O_24_I3
.sym 149234 sys1.cpu.aluIn1_SB_LUT4_O_31_I0
.sym 149235 sys1.cpu.regsQ1_SB_LUT4_O_2_I2
.sym 149236 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 149237 sys1.cpu.regsQ1_SB_LUT4_O_2_I3
.sym 149238 sys1.cpu.regsD[12]
.sym 149244 sys1.cpu.regsQ1_SB_LUT4_O_2_I2
.sym 149245 sys1.cpu.regsQ1_SB_LUT4_O_2_I3
.sym 149248 sys1.cpu.regsQ1_SB_LUT4_O_24_I2
.sym 149249 sys1.cpu.regsQ1_SB_LUT4_O_24_I3
.sym 149250 sys1.cpu.regsD[26]
.sym 149254 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149255 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149256 sys1.cpu.regs[7][9]
.sym 149257 sys1.cpu.regs[5][9]
.sym 149258 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149259 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149260 sys1.cpu.regs[6][9]
.sym 149261 sys1.cpu.regs[4][9]
.sym 149262 sys1.cpu.regsD[9]
.sym 149266 sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 149267 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149268 sys1.cpu.regs[2][9]
.sym 149269 sys1.cpu.regs[0][9]
.sym 149270 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149271 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149272 sys1.cpu.regs[4][9]
.sym 149273 sys1.cpu.regs[5][9]
.sym 149274 sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 149275 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149276 sys1.cpu.regs[3][9]
.sym 149277 sys1.cpu.regs[1][9]
.sym 149278 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 149279 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149280 sys1.cpu.regs[0][9]
.sym 149281 sys1.cpu.regs[1][9]
.sym 149282 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 149283 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 149284 sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 149285 sys1.cpu.regsQ1_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.sym 149288 sys1.cpu.PCci[14]
.sym 149289 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 149290 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149291 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149292 sys1.cpu.regs[7][9]
.sym 149293 sys1.cpu.regs[3][9]
.sym 149294 sys1.cpu.regsD[9]
.sym 149298 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149299 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149300 sys1.cpu.regs[6][9]
.sym 149301 sys1.cpu.regs[2][9]
.sym 149304 sys1.cpu.aluIn1_SB_LUT4_O_3_I1
.sym 149305 sys1.cpu.aluIn1_SB_LUT4_O_3_I3
.sym 149306 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 149307 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 149308 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 149309 sys1.cdo_SB_LUT4_O_22_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 149310 sys1.cpu.aluIn1_SB_LUT4_O_3_I0
.sym 149311 sys1.cpu.aluIn1_SB_LUT4_O_3_I1
.sym 149312 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 149313 sys1.cpu.aluIn1_SB_LUT4_O_3_I3
.sym 149322 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149323 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 149324 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 149325 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 149326 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 149327 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 149328 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I2
.sym 149329 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I3
.sym 149334 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 149335 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149336 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 149337 sys1.cpu.aluIn1_SB_LUT4_O_3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 149338 sys1.cpu.regsD[9]
.sym 149342 sys1.cpu.regsD[31]
.sym 149347 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149348 sys1.cpu.regs[5][14]
.sym 149349 sys1.cpu.regs[1][14]
.sym 149351 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149352 sys1.cpu.regs[4][14]
.sym 149353 sys1.cpu.regs[0][14]
.sym 149354 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149355 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149356 sys1.cpu.regs[7][14]
.sym 149357 sys1.cpu.regs[3][14]
.sym 149358 sys1.cpu.regsD[14]
.sym 149362 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 149363 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 149364 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 149365 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 149366 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 149367 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149368 sys1.cpu.regs[0][14]
.sym 149369 sys1.cpu.regs[1][14]
.sym 149370 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149371 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149372 sys1.cpu.regs[4][14]
.sym 149373 sys1.cpu.regs[5][14]
.sym 149375 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149376 sys1.cpu.regs[7][14]
.sym 149377 sys1.cpu.regs[3][14]
.sym 149378 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 149379 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 149380 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2
.sym 149381 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I3
.sym 149382 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 149383 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 149384 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2
.sym 149385 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3
.sym 149386 sys1.cpu.regsQ1_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 149387 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149388 sys1.cpu.regs[3][10]
.sym 149389 sys1.cpu.regs[1][10]
.sym 149390 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 149391 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I1
.sym 149392 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 149393 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 149394 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 149395 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 149396 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 149397 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 149398 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149399 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149400 sys1.cpu.regs[7][10]
.sym 149401 sys1.cpu.regs[5][10]
.sym 149402 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149403 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149404 sys1.cpu.regs[7][10]
.sym 149405 sys1.cpu.regs[3][10]
.sym 149406 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149407 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149408 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 149409 sys1.cpu.regs[14][10]
.sym 149410 sys1.cpu.regsD[0]
.sym 149415 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 149416 sys1.cpu.regs[14][14]
.sym 149417 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149418 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 149419 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149420 sys1.cpu.regs[8][10]
.sym 149421 sys1.cpu.regs[9][10]
.sym 149422 sys1.cpu.regsD[10]
.sym 149426 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 149427 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 149428 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 149429 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 149430 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 149431 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149432 sys1.cpu.regs[0][10]
.sym 149433 sys1.cpu.regs[1][10]
.sym 149434 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149435 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149436 sys1.cpu.regs[8][10]
.sym 149437 sys1.cpu.regs[9][10]
.sym 149438 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149439 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149440 sys1.cpu.regs[4][10]
.sym 149441 sys1.cpu.regs[5][10]
.sym 149442 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 149443 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 149444 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 149445 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 149446 sys1.cpu.regsD[16]
.sym 149450 sys1.cpu.opvalid
.sym 149451 sys1.cpu.IR[15]
.sym 149452 sys1.cpu.regs[13][14]
.sym 149453 sys1.cpu.regs[12][14]
.sym 149454 sys1.cpu.regsD[18]
.sym 149458 sys1.cpu.regsD[0]
.sym 149462 sys1.cpu.regsD[19]
.sym 149466 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 149467 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 149468 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 149469 sys1.cdo_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 149470 sys1.cpu.regsD[10]
.sym 149474 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149475 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149476 sys1.cpu.regs[12][14]
.sym 149477 sys1.cpu.regs[13][14]
.sym 149486 sys1.cpu.regsD[14]
.sym 149525 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 149534 sys1.cdo[8]
.sym 149538 sys1.cdo[26]
.sym 149542 sys1.irqvect[5][8]
.sym 149543 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 149544 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 149545 sys1.irqvect[4][8]
.sym 149546 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 149547 sys1.irqvect[3][8]
.sym 149548 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 149549 sys1.irqvect[7][8]
.sym 149550 sys1.cdo[8]
.sym 149557 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 149566 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 149567 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 149568 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 149569 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 149574 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149575 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149576 sys1.cpu.regsQ1_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 149577 sys1.cpu.regs[14][24]
.sym 149581 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 149585 sys1.cpu.opvalid
.sym 149588 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 149589 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 149590 sys1.cpu.regsD[24]
.sym 149599 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 149600 sys1.cdo_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 149601 sys1.cpu.regs[14][24]
.sym 149606 sys1.cdo[25]
.sym 149610 sys1.cdo[29]
.sym 149614 sys1.cdo[26]
.sym 149618 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 149619 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 149620 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 149621 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 149622 sys1.irqvect[1][29]
.sym 149623 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 149624 sys1.irqvect[3][29]
.sym 149625 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 149626 sys1.cdo[27]
.sym 149633 sys1.wr_spi_ICE
.sym 149634 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 149635 sys1.irqvect[0][29]
.sym 149636 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 149637 sys1.irqvect[4][29]
.sym 149639 sys1.wr_spi_ICE
.sym 149640 ICE_SCK$SB_IO_OUT
.sym 149641 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 149642 sys1.cdo[31]
.sym 149650 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149651 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149652 sys1.cpu.regs[10][28]
.sym 149653 sys1.cpu.regs[11][28]
.sym 149658 sys1.cpu.IR[15]
.sym 149659 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149660 sys1.cpu.regs[10][28]
.sym 149661 sys1.cpu.regs[11][28]
.sym 149663 sys1.cpu.IR[15]
.sym 149664 sys1.cpu.regs[11][13]
.sym 149665 sys1.cpu.regs[10][13]
.sym 149669 sys1.cpu.regs[2]_SB_DFFE_Q_E
.sym 149670 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149671 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149672 sys1.cpu.regs[12][29]
.sym 149673 sys1.cpu.regs[13][29]
.sym 149675 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149676 sys1.cpu.regs[14][28]
.sym 149677 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149679 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 149680 sys1.cpu.regs[14][28]
.sym 149681 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149682 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 149683 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 149684 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149685 sys1.cpu.regsQ1_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 149686 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 149687 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 149688 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 149689 sys1.cdo_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 149690 sys1.cpu.regsD[29]
.sym 149697 sys1.cdo[27]
.sym 149698 sys1.cpu.regsD[30]
.sym 149702 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149703 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149704 sys1.cpu.regs[8][29]
.sym 149705 sys1.cpu.regs[9][29]
.sym 149708 sys1.cpu.PCci[28]
.sym 149709 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 149712 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 149715 sys1.cdo_SB_LUT4_O_9_I1
.sym 149716 sys1.cdo[12]
.sym 149717 sys1.cdo_SB_LUT4_O_11_I3
.sym 149719 sys1.cpu.regs[9][29]
.sym 149720 sys1.cpu.IR[15]
.sym 149721 sys1.cpu.opvalid
.sym 149722 sys1.cpu.regsD[29]
.sym 149726 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 149727 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 149728 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 149729 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 149734 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 149735 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149736 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 149737 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 149738 sys1.cpu.regsD[30]
.sym 149742 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149743 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149744 sys1.cpu.regs[4][30]
.sym 149745 sys1.cpu.regs[5][30]
.sym 149746 sys1.cpu.regsD[29]
.sym 149751 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149752 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149753 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 149755 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149756 sys1.cpu.regs[5][30]
.sym 149757 sys1.cpu.regs[1][30]
.sym 149758 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 149759 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149760 sys1.cpu.regs[0][30]
.sym 149761 sys1.cpu.regs[1][30]
.sym 149763 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149764 sys1.cpu.regs[4][30]
.sym 149765 sys1.cpu.regs[0][30]
.sym 149766 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 149767 sys1.irqvect[0][25]
.sym 149768 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 149769 sys1.irqvect[1][25]
.sym 149778 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 149779 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 149780 sys1.cpu.regsQ1_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 149781 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 149785 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 149790 sys1.cpu.regsD[30]
.sym 149800 sys1.cpu.regsQ1_SB_LUT4_O_3_I2
.sym 149801 sys1.cpu.regsQ1_SB_LUT4_O_3_I3
.sym 149802 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 149803 sys1.irqvect[0][24]
.sym 149804 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 149805 sys1.irqvect[1][24]
.sym 149810 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149811 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149812 sys1.cpu.regs[10][11]
.sym 149813 sys1.cpu.regs[11][11]
.sym 149814 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 149815 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 149816 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 149817 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 149818 sys1.cdo[25]
.sym 149822 sys1.cpu.IR[15]
.sym 149823 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149824 sys1.cpu.regs[10][11]
.sym 149825 sys1.cpu.regs[11][11]
.sym 149826 sys1.cdo[24]
.sym 149831 sys1.cdo_SB_LUT4_O_9_I1
.sym 149832 sys1.cdo[14]
.sym 149833 sys1.cdo_SB_LUT4_O_9_I3
.sym 149834 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 149835 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 149836 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149837 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 149838 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 149839 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1
.sym 149840 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 149841 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 149842 sys1.cpu.regsD[30]
.sym 149846 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149847 sys1.cpu.opvalid
.sym 149848 sys1.cpu.IR[15]
.sym 149849 sys1.cpu.regs[8][30]
.sym 149850 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149851 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 149852 sys1.cpu.regs[8][30]
.sym 149853 sys1.cpu.regs[9][30]
.sym 149854 sys1.cpu.aluIn1_SB_LUT4_O_28_I0
.sym 149855 sys1.cpu.regsQ1_SB_LUT4_O_3_I2
.sym 149856 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 149857 sys1.cpu.regsQ1_SB_LUT4_O_3_I3
.sym 149860 sys1.cpu.PCci[30]
.sym 149861 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 149865 sys1.cdo[13]
.sym 149866 sys1.cpu.regsD[30]
.sym 149873 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 149876 sys1.cpu.aluAdder[13]
.sym 149877 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 149886 sys1.cpu.regsD[25]
.sym 149893 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 149896 sys1.cpu.mmode
.sym 149897 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 149901 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I1_O
.sym 149902 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 149903 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149904 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 149905 sys1.irqvect[0][15]
.sym 149910 sys1.cdo[20]
.sym 149914 sys1.cdo[21]
.sym 149921 sys1.cdo[21]
.sym 149925 sys1.cdo[21]
.sym 149927 sys1.cdo_SB_LUT4_O_9_I1
.sym 149928 sys1.cdo[9]
.sym 149929 sys1.cdo_SB_LUT4_O_14_I3
.sym 149930 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 149931 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I1
.sym 149932 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 149933 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 149934 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149935 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 149936 sys1.cpu.regs[8][25]
.sym 149937 sys1.cpu.regs[9][25]
.sym 149938 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 149939 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 149940 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2
.sym 149941 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3
.sym 149942 sys1.cpu.regsD[11]
.sym 149946 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149947 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 149948 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 149949 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 149950 sys1.cpu.regsD[25]
.sym 149954 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 149955 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149956 sys1.cpu.regs[8][25]
.sym 149957 sys1.cpu.regs[9][25]
.sym 149958 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 149959 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 149960 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 149961 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 149962 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149963 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149964 sys1.cpu.regs[1][25]
.sym 149965 sys1.cpu.regs[5][25]
.sym 149966 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149967 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149968 sys1.cpu.regs[0][25]
.sym 149969 sys1.cpu.regs[4][25]
.sym 149970 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 149971 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 149972 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 149973 sys1.cpu.regsQ1_SB_LUT4_O_8_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 149974 sys1.cdo[20]
.sym 149979 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149980 sys1.cpu.regs[5][25]
.sym 149981 sys1.cpu.regs[1][25]
.sym 149983 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 149984 sys1.cpu.regs[4][25]
.sym 149985 sys1.cpu.regs[0][25]
.sym 149989 sys1.cdo[20]
.sym 149990 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 149991 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149992 sys1.cpu.regs[2][25]
.sym 149993 sys1.cpu.regs[3][25]
.sym 149994 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 149995 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 149996 sys1.cpu.regs[6][25]
.sym 149997 sys1.cpu.regs[7][25]
.sym 149998 sys1.cdo[11]
.sym 150002 sys1.cdo[9]
.sym 150006 sys1.cdo[10]
.sym 150015 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150016 sys1.cpu.regs[7][25]
.sym 150017 sys1.cpu.regs[3][25]
.sym 150022 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150023 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 150024 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I2
.sym 150025 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 150026 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150027 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I1
.sym 150028 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I2
.sym 150029 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I3
.sym 150030 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0
.sym 150031 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150032 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I2
.sym 150033 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I3
.sym 150035 sys1.cpu.mmode_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 150036 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1
.sym 150037 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3
.sym 150038 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150039 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1
.sym 150040 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I2
.sym 150041 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I3
.sym 150042 sys1.dout_spi_LORA[11]
.sym 150043 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 150044 gpout_bus[11]
.sym 150045 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 150046 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150047 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1
.sym 150048 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I2
.sym 150049 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I3
.sym 150050 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0
.sym 150051 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150052 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I2
.sym 150053 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I3
.sym 150054 sys1.cpu.mmode
.sym 150055 sys1.cpu.regsQ1[9]
.sym 150056 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I2
.sym 150057 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I3
.sym 150058 sys1.cpu.mmode
.sym 150059 sys1.cpu.regsQ1[10]
.sym 150060 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I2
.sym 150061 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I3
.sym 150065 sys1.cpu.regs[6][27]
.sym 150066 sys1.cpu.mmode
.sym 150067 sys1.cpu.regsQ1[8]
.sym 150068 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I2
.sym 150069 sys1.cpu.PCreg[1]_SB_DFFR_Q_23_D_SB_LUT4_O_I3
.sym 150071 sys1.cpu.mmode
.sym 150072 sys1.cpu.PC1[23]
.sym 150073 sys1.cpu.PC0[23]
.sym 150074 sys1.cpu.mmode
.sym 150075 sys1.cpu.regsQ1[23]
.sym 150076 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I2
.sym 150077 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3
.sym 150078 sys1.cpu.mmode
.sym 150079 sys1.cpu.regsQ1[15]
.sym 150080 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I2
.sym 150081 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I3
.sym 150082 sys1.cpu.mmode
.sym 150083 sys1.cpu.regsQ1[17]
.sym 150084 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I2
.sym 150085 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I3
.sym 150086 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 150087 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1
.sym 150088 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2
.sym 150089 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 150091 sys1.cdo_SB_LUT4_O_9_I1
.sym 150092 sys1.cdo[15]
.sym 150093 sys1.cdo_SB_LUT4_O_8_I3
.sym 150094 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 150095 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 150096 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 150097 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 150098 sys1.cpu.regsD[27]
.sym 150103 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150104 sys1.cpu.regs[1][27]
.sym 150105 sys1.cpu.regs[5][27]
.sym 150107 sys1.cdo_SB_LUT4_O_9_I1
.sym 150108 sys1.cdo[10]
.sym 150109 sys1.cdo_SB_LUT4_O_13_I3
.sym 150110 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 150111 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 150112 sys1.cpu.regs[4][27]
.sym 150113 sys1.cpu.regs[0][27]
.sym 150114 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 150115 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 150116 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 150117 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 150118 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 150119 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150120 sys1.cpu.regs[7][27]
.sym 150121 sys1.cpu.regs[5][27]
.sym 150122 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 150123 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 150124 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 150125 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150126 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 150127 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 150128 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 150129 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 150132 sys1.cpu.aluAdder[10]
.sym 150133 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 150136 sys1.cpu.opvalid
.sym 150137 sys1.cpu.Bimm[11]
.sym 150138 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150139 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 150140 sys1.cpu.regs[7][27]
.sym 150141 sys1.cpu.regs[3][27]
.sym 150142 sys1.cpu.regsD[27]
.sym 150149 sys1.cpu.regsD[27]
.sym 150150 sys1.cpu.regsD[12]
.sym 150155 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 150156 sys1.cpu.regs[14][27]
.sym 150157 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150158 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150159 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 150160 sys1.cpu.regs[12][27]
.sym 150161 sys1.cpu.regs[13][27]
.sym 150162 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 150163 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 150164 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 150165 sys1.cdo_SB_LUT4_O_12_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 150167 sys1.cpu.IR[15]
.sym 150168 sys1.cpu.regs[13][27]
.sym 150169 sys1.cpu.regs[12][27]
.sym 150170 sys1.cpu.regs[9][12]
.sym 150171 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 150172 sys1.cpu.opvalid
.sym 150173 sys1.cpu.IR[15]
.sym 150174 sys1.dout_spi_LORA[9]
.sym 150175 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 150176 L_RX$SB_IO_OUT
.sym 150177 LORA_DIO1_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 150181 sys1.cpu.aluAdder[10]
.sym 150185 sys1.cpu.regs[9][12]
.sym 150193 sys1.cpu.regsD[26]
.sym 150194 sys1.cpu.aluIn1_SB_LUT4_O_20_I0
.sym 150195 sys1.cpu.regsQ1_SB_LUT4_O_7_I2
.sym 150196 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 150197 sys1.cpu.regsQ1_SB_LUT4_O_7_I3
.sym 150198 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150199 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 150200 sys1.cpu.regs[7][12]
.sym 150201 sys1.cpu.regs[3][12]
.sym 150206 sys1.cpu.regsD[12]
.sym 150212 sys1.cpu.regsQ1_SB_LUT4_O_7_I2
.sym 150213 sys1.cpu.regsQ1_SB_LUT4_O_7_I3
.sym 150214 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150215 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 150216 sys1.cpu.regs[1][26]
.sym 150217 sys1.cpu.regs[5][26]
.sym 150218 sys1.cpu.regsD[12]
.sym 150222 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 150223 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 150224 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 150225 sys1.cpu.aluIn1_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 150227 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150228 sys1.cpu.regs[6][12]
.sym 150229 sys1.cpu.regs[2][12]
.sym 150231 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150232 sys1.cpu.regs[4][12]
.sym 150233 sys1.cpu.regs[0][12]
.sym 150234 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 150235 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 150236 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 150237 sys1.cdo_SB_LUT4_O_19_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 150239 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150240 sys1.cpu.regs[7][12]
.sym 150241 sys1.cpu.regs[3][12]
.sym 150243 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150244 sys1.cpu.regs[5][26]
.sym 150245 sys1.cpu.regs[1][26]
.sym 150246 sys1.cpu.regsD[25]
.sym 150258 sys1.cpu.regsD[26]
.sym 150262 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 150263 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 150264 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 150265 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I3
.sym 150268 sys1.cpu.opvalid
.sym 150269 sys1.cpu.Bimm[3]
.sym 150270 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 150271 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150272 sys1.cpu.regs[6][12]
.sym 150273 sys1.cpu.regs[2][12]
.sym 150274 sys1.cpu.regsD[12]
.sym 150278 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 150279 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150280 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 150281 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 150283 sys1.cpu.rd[3]
.sym 150284 sys1.cpu.rd[2]
.sym 150285 sys1.cpu.rd[1]
.sym 150286 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 150287 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 150288 sys1.cpu.regsQ1_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 150289 sys1.cpu.regsQ1_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 150290 sys1.cpu.regsD[31]
.sym 150294 sys1.cpu.regsQ1_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 150295 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150296 sys1.cpu.regs[3][31]
.sym 150297 sys1.cpu.regs[1][31]
.sym 150298 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150299 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 150300 sys1.cpu.regsQ1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 150301 sys1.cpu.regs[14][31]
.sym 150302 sys1.cpu.regsD[1]
.sym 150307 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 150308 sys1.cpu.rd_SB_LUT4_I1_3_O
.sym 150309 sys1.cpu.rd[0]
.sym 150311 sys1.cpu.IR[15]
.sym 150312 sys1.cpu.regs[11][31]
.sym 150313 sys1.cpu.regs[10][31]
.sym 150315 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150316 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 150317 sys1.cpu.regs[14][31]
.sym 150318 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 150319 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 150320 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 150321 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 150322 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150323 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 150324 sys1.cpu.regs[12][31]
.sym 150325 sys1.cpu.regs[13][31]
.sym 150326 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 150327 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 150328 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 150329 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 150331 sys1.cpu.IR[15]
.sym 150332 sys1.cpu.regs[13][31]
.sym 150333 sys1.cpu.regs[12][31]
.sym 150334 sys1.cpu.regsD[9]
.sym 150339 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 150340 sys1.cpu.regs[10][31]
.sym 150341 sys1.cpu.regs[11][31]
.sym 150342 sys1.cpu.regsD[12]
.sym 150351 sys1.cpu.IR[15]
.sym 150352 sys1.cpu.regs[9][31]
.sym 150353 sys1.cpu.regs[8][31]
.sym 150354 sys1.cpu.regsD[31]
.sym 150362 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 150363 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150364 sys1.cpu.regs[8][31]
.sym 150365 sys1.cpu.regs[9][31]
.sym 150366 sys1.cpu.regsD[0]
.sym 150374 sys1.cpu.regsD[14]
.sym 150394 sys1.cpu.regsD[10]
.sym 150405 sys1.cpu.opvalid
.sym 150410 sys1.cpu.opvalid
.sym 150411 sys1.cpu.IR[15]
.sym 150412 sys1.cpu.regs[13][10]
.sym 150413 sys1.cpu.regs[12][10]
.sym 150415 sys1.cdo_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 150416 sys1.cpu.regs[14][10]
.sym 150417 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150418 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150419 sys1.cpu.regsQ1_SB_LUT4_O_23_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 150420 sys1.cpu.regs[11][10]
.sym 150421 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 150426 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150427 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 150428 sys1.cpu.regs[12][10]
.sym 150429 sys1.cpu.regs[13][10]
.sym 150434 sys1.cpu.regsD[10]
.sym 150442 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 150443 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150444 sys1.cpu.regs[10][14]
.sym 150445 sys1.cpu.regs[11][14]
.sym 150449 sys1.cpu.regs[1]_SB_DFFE_Q_E
.sym 150450 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 150451 sys1.cpu.regs[11][14]
.sym 150452 sys1.cpu.opvalid
.sym 150453 sys1.cpu.IR[15]
.sym 150454 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150455 sys1.cpu.aluIn1_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 150456 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 150457 sys1.cpu.regs[10][14]
.sym 150461 sys1.cpu.regsD[18]
.sym 150462 sys1.cpu.regsD[0]
.sym 150466 sys1.cpu.regsD[10]
.sym 150478 sys1.cpu.regsD[14]
.sym 150482 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 150483 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 150484 sys1.cpu.regs[8][14]
.sym 150485 sys1.cpu.regs[9][14]
.sym 150490 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 150491 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150492 sys1.cpu.regs[8][14]
.sym 150493 sys1.cpu.regs[9][14]
.sym 150494 sys1.cpu.regsD[10]
.sym 150518 sys1.cpu.regsD[14]
.sym 150526 sys1.cpu.regsD[17]
.sym 150542 sys1.cdo[8]
.sym 150550 sys1.irqvect[2][8]
.sym 150551 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 150552 sys1.irqvect[6][8]
.sym 150553 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 150574 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 150575 sys1.irqvect[5][26]
.sym 150576 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 150577 sys1.irqvect[7][26]
.sym 150578 sys1.cdo[8]
.sym 150585 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 150590 sys1.cdo[26]
.sym 150594 sys1.cdo[29]
.sym 150598 sys1.cdo[26]
.sym 150602 sys1.irqvect[6][26]
.sym 150603 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 150604 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 150605 sys1.irqvect[4][26]
.sym 150607 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 150608 sys1.cpu.regs[12][24]
.sym 150609 sys1.cpu.regs[13][24]
.sym 150614 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 150615 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 150616 sys1.irqvect[0][26]
.sym 150617 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 150618 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 150619 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 150620 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 150621 sys1.irqvect[2][26]
.sym 150622 sys1.cpu.opvalid
.sym 150623 sys1.cpu.IR[15]
.sym 150624 sys1.cpu.regs[13][24]
.sym 150625 sys1.cpu.regs[12][24]
.sym 150626 sys1.cdo[31]
.sym 150630 sys1.cdo[26]
.sym 150634 sys1.cdo[25]
.sym 150638 sys1.irqvect[1][26]
.sym 150639 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 150640 sys1.irqvect[3][26]
.sym 150641 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 150642 sys1.irqvect[5][29]
.sym 150643 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 150644 sys1.irqvect[7][29]
.sym 150645 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 150649 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 150650 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 150651 sys1.irqvect[2][29]
.sym 150652 sys1.irqvect[6][29]
.sym 150653 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 150654 sys1.cdo[29]
.sym 150658 sys1.irqvect[3][25]
.sym 150659 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 150660 sys1.irqvect[7][25]
.sym 150661 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 150662 sys1.cdo[29]
.sym 150666 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 150667 sys1.irqvect[5][31]
.sym 150668 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 150669 sys1.irqvect[7][31]
.sym 150670 sys1.cdo[27]
.sym 150674 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 150675 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 150676 sys1.irqvect[0][31]
.sym 150677 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 150682 sys1.cdo[31]
.sym 150687 sys1.cpu.IR[15]
.sym 150688 sys1.cpu.regs[13][28]
.sym 150689 sys1.cpu.regs[12][28]
.sym 150690 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150691 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 150692 sys1.cpu.regs[12][28]
.sym 150693 sys1.cpu.regs[13][28]
.sym 150694 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 150695 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 150696 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 150697 sys1.cpu.PCreg[1]_SB_DFFR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 150698 sys1.irqvect[1][27]
.sym 150699 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 150700 sys1.irqvect[3][27]
.sym 150701 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 150702 sys1.irqvect[2][27]
.sym 150703 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 150704 sys1.irqvect[5][27]
.sym 150705 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 150706 sys1.cdo[26]
.sym 150710 sys1.cdo[29]
.sym 150714 sys1.cdo[27]
.sym 150718 sys1.cpu.opvalid
.sym 150719 sys1.cpu.IR[15]
.sym 150720 sys1.cpu.regs[13][29]
.sym 150721 sys1.cpu.regs[12][29]
.sym 150722 sys1.irqvect[2][25]
.sym 150723 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 150724 sys1.irqvect[6][25]
.sym 150725 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 150727 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 150728 sys1.cpu.regs[10][29]
.sym 150729 sys1.cpu.regs[11][29]
.sym 150731 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150732 sys1.cdo_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 150733 sys1.cpu.regs[14][29]
.sym 150734 sys1.cdo[13]
.sym 150738 sys1.cdo[26]
.sym 150742 sys1.cdo[30]
.sym 150746 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150747 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 150748 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 150749 sys1.cpu.regs[14][29]
.sym 150750 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 150751 sys1.irqvect[0][13]
.sym 150752 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 150753 sys1.irqvect[4][13]
.sym 150754 sys1.cdo[27]
.sym 150758 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 150759 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 150760 sys1.cpu.regs[10][29]
.sym 150761 sys1.cpu.regs[11][29]
.sym 150762 sys1.cdo[25]
.sym 150766 sys1.cdo[13]
.sym 150770 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 150771 sys1.cpu.opvalid
.sym 150772 sys1.cpu.IR[15]
.sym 150773 sys1.cpu.regs[8][29]
.sym 150774 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 150775 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 150776 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 150777 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 150782 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 150783 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 150784 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I2
.sym 150785 sys1.cpu.regsQ1_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 150786 sys1.irqvect[5][25]
.sym 150787 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 150788 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 150789 sys1.irqvect[4][25]
.sym 150790 sys1.cdo[25]
.sym 150798 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 150799 sys1.irqvect[0][27]
.sym 150800 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 150801 sys1.irqvect[4][27]
.sym 150805 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 150806 sys1.cdo[12]
.sym 150810 sys1.irqvect[1][30]
.sym 150811 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 150812 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 150813 sys1.irqvect[0][30]
.sym 150814 sys1.cdo[27]
.sym 150818 sys1.cdo[13]
.sym 150830 sys1.cdo[15]
.sym 150834 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 150835 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 150836 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 150837 sys1.irqvect[1][15]
.sym 150838 sys1.cdo[30]
.sym 150846 sys1.cdo[24]
.sym 150853 sys1.cdo[30]
.sym 150858 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150859 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 150860 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 150861 sys1.cpu.regs[14][30]
.sym 150862 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150863 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 150864 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 150865 sys1.cpu.regs[14][30]
.sym 150866 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 150867 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 150868 sys1.cpu.regs[10][30]
.sym 150869 sys1.cpu.regs[11][30]
.sym 150870 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 150871 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 150872 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 150873 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 150878 sys1.cdo[28]
.sym 150882 sys1.cdo_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 150883 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150884 sys1.cpu.regs[10][30]
.sym 150885 sys1.cpu.regs[11][30]
.sym 150886 sys1.cdo[24]
.sym 150890 sys1.cdo[17]
.sym 150894 sys1.cpu.opvalid
.sym 150895 sys1.cpu.IR[15]
.sym 150896 sys1.cpu.regs[13][30]
.sym 150897 sys1.cpu.regs[12][30]
.sym 150898 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 150899 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 150900 sys1.cpu.regs[12][30]
.sym 150901 sys1.cpu.regs[13][30]
.sym 150903 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150904 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 150905 sys1.cpu.regsQ1_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 150911 sys1.cpu.regs[9][30]
.sym 150912 sys1.cpu.IR[15]
.sym 150913 sys1.cpu.opvalid
.sym 150917 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 150928 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 150929 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 150930 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 150931 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 150932 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 150933 sys1.irqvect[3][17]
.sym 150935 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 150936 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 150937 sys1.uart0.thr[2]
.sym 150938 sys1.cdo[13]
.sym 150942 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 150943 sys1.irqvect[2][20]
.sym 150944 sys1.irqvect[6][20]
.sym 150945 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 150946 sys1.cdo[11]
.sym 150950 sys1.irqvect[1][20]
.sym 150951 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 150952 sys1.irqvect[3][20]
.sym 150953 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 150954 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 150955 sys1.irqvect[0][20]
.sym 150956 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 150957 sys1.irqvect[4][20]
.sym 150958 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 150959 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 150960 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 150961 sys1.cpu.PCreg[1]_SB_DFFR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 150962 sys1.cdo[20]
.sym 150966 sys1.cdo[21]
.sym 150970 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150971 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 150972 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 150973 sys1.cpu.regs[10][25]
.sym 150974 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 150975 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 150976 sys1.cpu.regs[10][25]
.sym 150977 sys1.cpu.regs[11][25]
.sym 150978 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 150979 sys1.cpu.regs[11][25]
.sym 150980 sys1.cpu.opvalid
.sym 150981 sys1.cpu.IR[15]
.sym 150982 sys1.cdo[18]
.sym 150986 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 150987 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 150988 sys1.cpu.regsQ1_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 150989 sys1.cpu.regs[14][25]
.sym 150990 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 150991 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 150992 sys1.irqvect[5][18]
.sym 150993 sys1.irqvect[1][18]
.sym 150994 sys1.cdo[19]
.sym 150998 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 150999 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 151000 sys1.irqvect[5][17]
.sym 151001 sys1.irqvect[1][17]
.sym 151002 sys1.cdo[17]
.sym 151006 sys1.irqvect[1][19]
.sym 151007 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 151008 sys1.irqvect[3][19]
.sym 151009 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 151010 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 151011 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 151012 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 151013 sys1.irqvect[3][18]
.sym 151025 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 151030 sys1.cdo[18]
.sym 151036 sys1.cpu.aluAdder[14]
.sym 151037 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 151038 sys1.cdo[19]
.sym 151043 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 151044 sys1.cdo_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 151045 sys1.cpu.regs[14][25]
.sym 151047 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 151051 $PACKER_VCC_NET
.sym 151052 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 151055 $PACKER_VCC_NET
.sym 151056 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 151060 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 151062 sys1.wr_LORA
.sym 151063 sys1.din_spi_LORA[27]
.sym 151064 sys1.dout_spi_LORA[26]
.sym 151065 sys1.spi1.shreg_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 151077 sys1.cpu.mmode
.sym 151090 sys1.cpu.rdata_SB_LUT4_O_I0
.sym 151091 sys1.cpu.rdata_SB_LUT4_O_I1
.sym 151092 sys1.cpu.rdata_SB_LUT4_O_I2
.sym 151093 sys1.cpu.rdata_SB_LUT4_O_I3
.sym 151099 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 151100 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 151101 sys1.dout_spi_LORA[31]
.sym 151102 sys1.cpu.regsD[27]
.sym 151108 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 151109 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 151111 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 151116 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 151119 $PACKER_VCC_NET
.sym 151120 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 151123 $PACKER_VCC_NET
.sym 151124 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 151128 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 151130 sys1.wr_LORA
.sym 151131 sys1.din_spi_LORA[25]
.sym 151132 sys1.dout_spi_LORA[24]
.sym 151133 sys1.spi1.shreg_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 151137 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 151141 sys1.cpu.PC[23]
.sym 151148 sys1.cpu.aluAdder[16]
.sym 151149 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 151156 sys1.cpu.aluAdder[12]
.sym 151157 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_1_O
.sym 151162 sys1.cpu.regsD[27]
.sym 151166 sys1.cpu.rdata_SB_LUT4_O_16_I0
.sym 151167 sys1.cpu.rdata_SB_LUT4_O_16_I1
.sym 151168 sys1.cpu.rdata_SB_LUT4_O_16_I2
.sym 151169 sys1.cpu.rdata_SB_LUT4_O_16_I3
.sym 151171 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 151172 LORA_CS_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 151173 sys1.dout_spi_LORA[15]
.sym 151174 sys1.cpu.regsQ1_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 151175 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 151176 sys1.cpu.regs[8][27]
.sym 151177 sys1.cpu.regs[9][27]
.sym 151182 sys1.cpu.regsD[27]
.sym 151186 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 151187 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 151188 sys1.cpu.regs[8][27]
.sym 151189 sys1.cpu.regs[9][27]
.sym 151190 sys1.cpu.regsD[12]
.sym 151206 sys1.cpu.regsD[31]
.sym 151210 sys1.cpu.regsD[12]
.sym 151226 sys1.cpu.regsD[26]
.sym 151234 sys1.cpu.regsD[22]
.sym 151238 sys1.cpu.regsD[26]
.sym 151243 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 151244 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I2
.sym 151245 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I3
.sym 151246 sys1.cpu.regsQ2_SB_LUT4_O_6_I0
.sym 151247 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 151248 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 151249 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 151251 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 151252 sys1.cpu.regs[4][26]
.sym 151253 sys1.cpu.regs[0][26]
.sym 151254 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 151255 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 151256 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 151257 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 151258 sys1.cpu.regsQ1_SB_LUT4_O_I1
.sym 151259 sys1.cpu.regsQ1_SB_LUT4_O_1_I3
.sym 151260 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 151261 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I3
.sym 151262 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 151263 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 151264 sys1.cpu.regs[0][26]
.sym 151265 sys1.cpu.regs[4][26]
.sym 151266 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 151267 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 151268 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 151269 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 151271 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 151272 sys1.cpu.regs[6][26]
.sym 151273 sys1.cpu.regs[2][26]
.sym 151274 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 151275 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 151276 sys1.cpu.regs[2][26]
.sym 151277 sys1.cpu.regs[3][26]
.sym 151278 sys1.cpu.regsD[26]
.sym 151286 sys1.cpu.regsD[12]
.sym 151290 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 151291 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 151292 sys1.cpu.regs[6][26]
.sym 151293 sys1.cpu.regs[7][26]
.sym 151295 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 151296 sys1.cpu.regs[7][26]
.sym 151297 sys1.cpu.regs[3][26]
.sym 151298 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 151299 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1]
.sym 151300 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 151301 sys1.cpu.regsQ1_SB_LUT4_O_7_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 151303 sys1.cpu.rd[0]
.sym 151307 sys1.cpu.rd[1]
.sym 151308 $PACKER_VCC_NET
.sym 151309 sys1.cpu.rd[0]
.sym 151311 sys1.cpu.rd[2]
.sym 151312 $PACKER_VCC_NET
.sym 151313 sys1.cpu.rd_SB_CARRY_CI_CO[2]
.sym 151315 sys1.cpu.rd[3]
.sym 151316 $PACKER_VCC_NET
.sym 151317 sys1.cpu.rd_SB_CARRY_CI_CO[3]
.sym 151318 sys1.cpu.regsQ1_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 151319 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 151320 sys1.cpu.regs[2][31]
.sym 151321 sys1.cpu.regs[0][31]
.sym 151323 sys1.cpu.rd_SB_LUT4_I3_I1
.sym 151324 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 151325 sys1.cpu.rd[0]
.sym 151327 sys1.cpu.rd_SB_LUT4_I3_I1
.sym 151328 sys1.cpu.rd[0]
.sym 151329 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 151330 sys1.cpu.regsD[31]
.sym 151334 sys1.cpu.regsD[31]
.sym 151339 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 151340 sys1.cpu.rd[0]
.sym 151341 sys1.cpu.rd_SB_LUT4_I3_I1
.sym 151343 sys1.cpu.rd_SB_LUT4_I2_6_I1
.sym 151344 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 151345 sys1.cpu.rd[0]
.sym 151346 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 151347 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 151348 sys1.cpu.regs[6][31]
.sym 151349 sys1.cpu.regs[7][31]
.sym 151351 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 151352 sys1.cpu.rd_SB_LUT4_I2_6_I1
.sym 151353 sys1.cpu.rd[0]
.sym 151354 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 151355 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 151356 sys1.cpu.regs[7][31]
.sym 151357 sys1.cpu.regs[5][31]
.sym 151358 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 151359 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 151360 sys1.cpu.regs[6][31]
.sym 151361 sys1.cpu.regs[4][31]
.sym 151362 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 151363 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 151364 sys1.cpu.regs[2][31]
.sym 151365 sys1.cpu.regs[3][31]
.sym 151366 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 151367 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 151368 sys1.cpu.regs[0][31]
.sym 151369 sys1.cpu.regs[4][31]
.sym 151370 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 151371 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 151372 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 151373 sys1.cdo_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 151377 sys1.cpu.regs[8]_SB_DFFE_Q_E
.sym 151381 sys1.cpu.regs[7]_SB_DFFE_Q_E
.sym 151385 sys1.cpu.regsD[31]
.sym 151386 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 151387 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 151388 sys1.cpu.regs[1][31]
.sym 151389 sys1.cpu.regs[5][31]
.sym 151392 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 151393 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 151394 sys1.cpu.regsD[31]
.sym 151398 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 151402 EN_5V_M4_SB_DFFESR_Q_D
.sym 151410 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 151414 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 151426 ICE_LED1_SB_DFFESR_Q_D
.sym 151438 sys1.cpu.regsD[10]
.sym 151450 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 151451 sys1.cpu.IR[15]
.sym 151452 sys1.cpu.regs[10][10]
.sym 151453 sys1.cpu.opvalid
.sym 151454 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 151455 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 151456 sys1.cpu.regs[10][10]
.sym 151457 sys1.cpu.regs[11][10]
.sym 151466 sys1.cpu.regsD[14]
.sym 151482 sys1.cpu.regsD[10]
.sym 151494 sys1.cpu.regsD[14]
.sym 151502 sys1.cpu.regsD[17]
.sym 151506 sys1.cpu.regsD[15]
.sym 151514 sys1.cpu.regsD[2]
.sym 151522 sys1.cpu.regsD[19]
.sym 151527 sys1.uart2.cntbit[0]
.sym 151532 sys1.uart2.cntbit[1]
.sym 151533 sys1.uart2.cntbit[0]
.sym 151536 sys1.uart2.cntbit[2]
.sym 151537 sys1.uart2.cntbit_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 151538 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 151539 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 151540 sys1.uart2.cntbit[3]
.sym 151541 sys1.uart2.cntbit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 151542 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 151543 sys1.uart2.cntbit_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 151544 sys1.uart2.cntbit[2]
.sym 151545 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 151547 sys1.uart2.cntbit[3]
.sym 151548 sys1.uart2.cntbit[0]
.sym 151549 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 151551 sys1.uart2.cntbit[0]
.sym 151552 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 151553 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 151554 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 151555 sys1.uart2.cntbit_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 151556 sys1.uart2.cntbit[1]
.sym 151557 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 151558 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 151559 sys1.uart1.rrxd[1]
.sym 151560 sys1.uart1.rxst
.sym 151561 sys1.uart1.rrxd[0]
.sym 151563 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 151564 sys1.uart1.divrx_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 151565 sys1.uart1.divider[2]
.sym 151567 sys1.uart1.rrxd[1]
.sym 151568 sys1.uart1.rrxd[0]
.sym 151569 sys1.uart1.rrxd_SB_LUT4_I1_I3
.sym 151570 RXD1$SB_IO_IN
.sym 151578 sys1.uart1.rrxd[0]
.sym 151583 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 151584 sys1.uart1.divrx_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 151585 sys1.uart1.divider[6]
.sym 151586 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 151587 sys1.uart0.cntbit_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 151588 sys1.uart0.cntbit[1]
.sym 151589 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 151594 sys1.cpu.regsD[13]
.sym 151598 sys1.uart1.divrx[6]
.sym 151599 sys1.uart1.divrx[5]
.sym 151600 sys1.uart1.divrx[4]
.sym 151601 sys1.uart1.divrx[3]
.sym 151603 sys1.uart1.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 151604 sys1.uart1.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 151605 sys1.uart1.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 151614 sys1.cpu.regsD[24]
.sym 151622 sys1.uart1.divrx[2]
.sym 151623 sys1.uart1.divrx[1]
.sym 151624 sys1.uart1.divrx[0]
.sym 151625 sys1.uart1.divrx[11]
.sym 151634 sys1.cdo[31]
.sym 151638 sys1.irqvect[6][31]
.sym 151639 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 151640 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 151641 sys1.irqvect[4][31]
.sym 151645 sys1.uart1.divrx[5]
.sym 151649 sys1.uart1.divrx[5]
.sym 151654 sys1.uart1.divider[6]
.sym 151655 sys1.uart1.divrx[5]
.sym 151656 sys1.uart1.divrx[3]
.sym 151657 sys1.uart1.divider[4]
.sym 151670 sys1.cdo[25]
.sym 151675 sys1.uart1.rxst_SB_LUT4_I3_O
.sym 151676 sys1.uart1.divider[1]
.sym 151677 sys1.uart1.divrx[0]
.sym 151679 sys1.uart1.divider[2]
.sym 151680 sys1.uart1.divrx[1]
.sym 151681 sys1.uart1.rxst
.sym 151682 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 151683 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 151684 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 151685 sys1.uart1.divrx[11]
.sym 151686 sys1.cdo[31]
.sym 151690 sys1.irqvect[6][13]
.sym 151691 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 151692 sys1.irqvect[7][13]
.sym 151693 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 151698 sys1.cdo[13]
.sym 151706 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 151707 sys1.irqvect[6][27]
.sym 151708 sys1.irqvect[7][27]
.sym 151709 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 151710 sys1.cdo[27]
.sym 151715 sys1.wr_spi_ICE
.sym 151716 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 151717 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 151734 sys1.cdo[13]
.sym 151746 sys1.cdo[25]
.sym 151750 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 151751 sys1.irqvect[2][13]
.sym 151752 sys1.irqvect[5][13]
.sym 151753 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 151754 sys1.irqvect[1][13]
.sym 151755 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 151756 sys1.irqvect[3][13]
.sym 151757 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 151770 sys1.cdo[11]
.sym 151774 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 151775 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 151776 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 151777 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 151778 sys1.cdo[9]
.sym 151786 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 151787 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1
.sym 151788 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I2
.sym 151789 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I3
.sym 151813 sys1.cpu.regsD[29]
.sym 151818 sys1.cdo[15]
.sym 151830 sys1.cdo[28]
.sym 151834 sys1.irqvect[1][28]
.sym 151835 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 151836 sys1.irqvect[3][28]
.sym 151837 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 151842 sys1.cdo[13]
.sym 151846 sys1.irqvect[6][15]
.sym 151847 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 151848 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 151849 sys1.irqvect[3][15]
.sym 151850 sys1.irqvect[5][15]
.sym 151851 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 151852 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 151853 sys1.irqvect[4][15]
.sym 151854 sys1.irqvect[5][30]
.sym 151855 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 151856 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 151857 sys1.irqvect[4][30]
.sym 151861 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 151865 sys1.cdo[12]
.sym 151866 sys1.cdo[15]
.sym 151870 sys1.cdo[30]
.sym 151874 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 151875 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 151876 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 151877 sys1.irqvect[2][15]
.sym 151878 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 151879 sys1.irqvect[5][28]
.sym 151880 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 151881 sys1.irqvect[7][28]
.sym 151882 sys1.cdo[28]
.sym 151889 sys1.irqvect[1][15]
.sym 151890 sys1.irqvect[2][28]
.sym 151891 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 151892 sys1.irqvect[6][28]
.sym 151893 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 151894 sys1.irqvect[5][24]
.sym 151895 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 151896 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 151897 sys1.irqvect[4][24]
.sym 151898 sys1.cdo[24]
.sym 151902 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 151903 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 151904 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 151905 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 151910 sys1.irqvect[2][24]
.sym 151911 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 151912 sys1.irqvect[6][24]
.sym 151913 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 151918 sys1.cdo[28]
.sym 151922 sys1.cdo[24]
.sym 151934 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 151935 sys1.irqvect[3][24]
.sym 151936 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 151937 sys1.irqvect[7][24]
.sym 151938 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 151939 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 151940 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 151941 sys1.cpu.PCreg[1]_SB_DFFR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 151944 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 151945 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 151946 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 151947 sys1.irqvect[2][21]
.sym 151948 sys1.irqvect[7][21]
.sym 151949 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 151950 sys1.irqvect[6][21]
.sym 151951 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 151952 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 151953 sys1.irqvect[0][21]
.sym 151954 sys1.cdo[19]
.sym 151958 sys1.cdo[20]
.sym 151962 sys1.cdo[21]
.sym 151966 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 151967 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 151968 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 151969 sys1.cpu.PCreg[1]_SB_DFFR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 151974 sys1.irqvect[3][21]
.sym 151975 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 151976 sys1.irqvect[4][21]
.sym 151977 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 151979 sys1.cpu.mmode
.sym 151980 sys1.cpu.PC1[25]
.sym 151981 sys1.cpu.PC0[25]
.sym 151982 sys1.cdo[21]
.sym 151986 sys1.irqvect[5][20]
.sym 151987 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 151988 sys1.irqvect[7][20]
.sym 151989 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 151990 sys1.cdo[20]
.sym 151994 sys1.cdo[28]
.sym 151998 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 151999 sys1.irqvect[0][28]
.sym 152000 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 152001 sys1.irqvect[4][28]
.sym 152003 sys1.cpu.mmode
.sym 152004 sys1.cpu.PC1[26]
.sym 152005 sys1.cpu.PC0[26]
.sym 152006 sys1.cdo[18]
.sym 152014 sys1.cdo[17]
.sym 152018 sys1.cdo[20]
.sym 152025 sys1.cdo[18]
.sym 152029 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I2
.sym 152041 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 152042 sys1.cpu.opvalid
.sym 152043 sys1.cpu.IR[15]
.sym 152044 sys1.cpu.regs[13][25]
.sym 152045 sys1.cpu.regs[12][25]
.sym 152046 sys1.cpu.regsD[25]
.sym 152051 sys1.cpu.mmode
.sym 152052 sys1.cpu.PC1[14]
.sym 152053 sys1.cpu.PC0[14]
.sym 152057 sys1.cdo[19]
.sym 152063 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 152064 sys1.cpu.regs[12][25]
.sym 152065 sys1.cpu.regs[13][25]
.sym 152069 sys1.cdo[19]
.sym 152074 sys1.cdo[24]
.sym 152078 sys1.cdo[28]
.sym 152082 sys1.cdo[27]
.sym 152086 sys1.cdo[29]
.sym 152097 sys1.cpu.opvalid
.sym 152098 sys1.cdo[19]
.sym 152103 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 152107 $PACKER_VCC_NET
.sym 152108 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 152111 $PACKER_VCC_NET
.sym 152112 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 152115 $PACKER_VCC_NET
.sym 152116 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 152120 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 152122 sys1.wr_LORA
.sym 152123 sys1.din_spi_LORA[29]
.sym 152124 sys1.dout_spi_LORA[28]
.sym 152125 sys1.spi1.shreg_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 152129 sys1.cdo[22]
.sym 152135 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 152140 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 152144 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 152147 $PACKER_VCC_NET
.sym 152148 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 152151 $PACKER_VCC_NET
.sym 152152 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 152156 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 152158 sys1.wr_LORA
.sym 152159 sys1.din_spi_LORA[24]
.sym 152160 sys1.dout_spi_LORA[23]
.sym 152161 sys1.spi1.shreg_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 152165 sys1.dout_spi_LORA[21]
.sym 152167 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 152171 $PACKER_VCC_NET
.sym 152172 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 152176 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 152179 $PACKER_VCC_NET
.sym 152180 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 152183 $PACKER_VCC_NET
.sym 152184 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 152188 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 152190 sys1.wr_LORA
.sym 152191 sys1.din_spi_LORA[26]
.sym 152192 sys1.dout_spi_LORA[25]
.sym 152193 sys1.spi1.shreg_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 152198 sys1.cpu.rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I1
.sym 152199 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 152200 sys1.ram0.ram_array.7.0.0_RDATA
.sym 152201 sys1.ram0.ram_array.7.1.0_RDATA
.sym 152202 sys1.cpu.IR[15]
.sym 152203 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 152204 sys1.cpu.regs[10][27]
.sym 152205 sys1.cpu.regs[11][27]
.sym 152215 sys1.cpu.rdata_SB_LUT4_O_17_I1_SB_LUT4_O_I1
.sym 152216 sys1.ram0.ram_array.7.1.0_RDATA_1
.sym 152217 sys1.ram0.ram_array.7.0.0_RDATA_1
.sym 152226 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 152227 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 152228 sys1.cpu.regs[10][27]
.sym 152229 sys1.cpu.regs[11][27]
.sym 152234 sys1.cpu.regsD[9]
.sym 152245 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 152253 sys1.cdo[15]
.sym 152254 sys1.cpu.regsD[22]
.sym 152258 sys1.cpu.regsD[26]
.sym 152262 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 152263 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 152264 sys1.cpu.regs[10][26]
.sym 152265 sys1.cpu.regs[11][26]
.sym 152266 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 152267 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 152268 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 152269 sys1.cpu.regs[14][26]
.sym 152270 sys1.cpu.regsD[26]
.sym 152283 sys1.cpu.IR[15]
.sym 152284 sys1.cpu.regs[11][26]
.sym 152285 sys1.cpu.regs[10][26]
.sym 152294 sys1.cpu.opvalid_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 152295 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 152296 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 152297 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 152298 sys1.cpu.regsD[26]
.sym 152307 sys1.cpu.IR[15]
.sym 152308 sys1.cpu.regs[9][26]
.sym 152309 sys1.cpu.regs[8][26]
.sym 152310 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 152311 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 152312 sys1.cpu.regs[8][26]
.sym 152313 sys1.cpu.regs[9][26]
.sym 152315 sys1.cpu.regsQ2_SB_LUT4_O_6_I3_SB_LUT4_O_I1
.sym 152316 sys1.cdo_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 152317 sys1.cpu.regs[14][26]
.sym 152322 sys1.cpu.regsQ1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 152323 sys1.cpu.rs1_SB_LUT4_I1_O
.sym 152324 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 152325 sys1.cpu.regsQ1_SB_LUT4_O_7_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 152327 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 152328 sys1.cpu.rd[0]
.sym 152329 sys1.cpu.rd_SB_LUT4_I3_2_I1
.sym 152331 sys1.cpu.rd_SB_LUT4_I3_6_O
.sym 152332 sys1.cpu.rd_SB_LUT4_I1_1_O
.sym 152333 sys1.cpu.rd_SB_LUT4_I1_O
.sym 152335 sys1.cpu.rd_SB_LUT4_I1_1_O
.sym 152336 sys1.cpu.rd_SB_LUT4_I3_6_O
.sym 152337 sys1.cpu.rd_SB_LUT4_I1_O
.sym 152339 sys1.cpu.rd_SB_LUT4_I3_6_O
.sym 152340 sys1.cpu.rd_SB_LUT4_I1_O
.sym 152341 sys1.cpu.rd_SB_LUT4_I1_1_O
.sym 152343 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 152344 sys1.cpu.rd_SB_LUT4_I3_2_I1
.sym 152345 sys1.cpu.rd[0]
.sym 152347 sys1.cpu.rd_SB_LUT4_I1_1_O
.sym 152348 sys1.cpu.rd_SB_LUT4_I1_O
.sym 152349 sys1.cpu.rd_SB_LUT4_I3_6_O
.sym 152351 sys1.cpu.rd_SB_LUT4_I2_I1
.sym 152352 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 152353 sys1.cpu.rd[0]
.sym 152354 sys1.cpu.regsD[26]
.sym 152359 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 152360 sys1.cpu.rd_SB_LUT4_I3_I1
.sym 152361 sys1.cpu.rd[0]
.sym 152363 sys1.cpu.rd_SB_LUT4_I2_6_I1
.sym 152364 sys1.cpu.rd[0]
.sym 152365 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 152367 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 152368 sys1.cpu.rd[0]
.sym 152369 sys1.cpu.rd_SB_LUT4_I2_6_I1
.sym 152371 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 152372 sys1.cpu.rd[0]
.sym 152373 sys1.cpu.rd_SB_LUT4_I2_I1
.sym 152374 sys1.cpu.regsD[31]
.sym 152379 sys1.cpu.rd_SB_LUT4_I3_2_I1
.sym 152380 sys1.cpu.rd[0]
.sym 152381 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 152383 sys1.cpu.rd_SB_LUT4_I3_2_I1
.sym 152384 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 152385 sys1.cpu.rd[0]
.sym 152387 sys1.cpu.rd_SB_LUT4_I2_I1
.sym 152388 sys1.cpu.rd[0]
.sym 152389 sys1.cpu.rd_SB_LUT4_I1_2_O
.sym 152401 sys1.uwrbaud2
.sym 152416 sys1.uart2.rxst
.sym 152417 sys1.uart2.rxst0
.sym 152418 sys1.cpu.regsD[31]
.sym 152427 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 152428 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 152429 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 152438 sys1.cdi[31]
.sym 152446 sys1.uart2.rxst
.sym 152450 sys1.cdi[15]
.sym 152462 EN_5V_UP_SB_DFFESR_Q_D
.sym 152478 EN_1V4_M4_SB_DFFESR_Q_D
.sym 152497 sys1.uart2.rxst_SB_LUT4_O_I1_SB_DFFE_Q_E
.sym 152502 sys1.cpu.regsD[10]
.sym 152542 sys1.cpu.regsD[14]
.sym 152558 sys1.cpu.regsD[10]
.sym 152583 sys1.uart1.cbrx[0]
.sym 152586 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 152587 sys1.uart1.cbrx[1]
.sym 152588 $PACKER_VCC_NET
.sym 152589 sys1.uart1.cbrx[0]
.sym 152590 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 152591 sys1.uart1.cbrx[2]
.sym 152592 $PACKER_VCC_NET
.sym 152593 sys1.uart1.rxst_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 152595 sys1.uart1.rxst_SB_LUT4_O_I0
.sym 152596 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 152597 sys1.uart1.rxst_SB_LUT4_O_I0_SB_LUT4_I1_I3[3]
.sym 152601 sys1.uart1.cbrx_SB_LUT4_O_I3
.sym 152604 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 152605 sys1.uart1.cbrx_SB_LUT4_O_I3
.sym 152606 sys1.uart1.rxst_SB_LUT4_O_I0
.sym 152607 sys1.uart1.cbrx_SB_LUT4_O_I3
.sym 152608 sys1.uart1.rxst_SB_LUT4_O_I2
.sym 152609 sys1.uart1.rxst_SB_LUT4_O_I3
.sym 152613 sys1.uart1.rxst_SB_LUT4_O_I2
.sym 152615 sys1.uart1.divrx[0]
.sym 152619 sys1.uart1.divrx[1]
.sym 152620 $PACKER_VCC_NET
.sym 152621 sys1.uart1.divrx[0]
.sym 152623 sys1.uart1.divrx[2]
.sym 152624 $PACKER_VCC_NET
.sym 152625 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 152627 sys1.uart1.divrx[3]
.sym 152628 $PACKER_VCC_NET
.sym 152629 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 152631 sys1.uart1.divrx[4]
.sym 152632 $PACKER_VCC_NET
.sym 152633 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 152635 sys1.uart1.divrx[5]
.sym 152636 $PACKER_VCC_NET
.sym 152637 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 152639 sys1.uart1.divrx[6]
.sym 152640 $PACKER_VCC_NET
.sym 152641 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 152643 sys1.uart1.divrx[7]
.sym 152644 $PACKER_VCC_NET
.sym 152645 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 152647 sys1.uart1.divrx[8]
.sym 152648 $PACKER_VCC_NET
.sym 152649 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 152651 sys1.uart1.divrx[9]
.sym 152652 $PACKER_VCC_NET
.sym 152653 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 152655 sys1.uart1.divrx[10]
.sym 152656 $PACKER_VCC_NET
.sym 152657 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 152658 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 152659 sys1.uart1.divrx[11]
.sym 152660 sys1.uart1.divider[11]
.sym 152661 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 152663 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 152664 sys1.uart1.divrx_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 152665 sys1.uart1.divider[8]
.sym 152667 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 152668 sys1.uart1.divrx_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 152669 sys1.uart1.divider[9]
.sym 152670 sys1.uart1.divrx[10]
.sym 152671 sys1.uart1.divrx[9]
.sym 152672 sys1.uart1.divrx[8]
.sym 152673 sys1.uart1.divrx[7]
.sym 152675 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 152676 sys1.uart1.divrx_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 152677 sys1.uart1.divider[7]
.sym 152678 sys1.uart1.divider[3]
.sym 152679 sys1.uart1.divrx[2]
.sym 152680 sys1.uart1.divider[4]
.sym 152681 sys1.uart1.divrx[3]
.sym 152682 sys1.uart1.divider[11]
.sym 152683 sys1.uart1.divrx[10]
.sym 152684 sys1.uart1.divider[10]
.sym 152685 sys1.uart1.divrx[9]
.sym 152687 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 152688 sys1.uart1.divrx_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 152689 sys1.uart1.divider[4]
.sym 152691 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 152692 sys1.uart1.divrx_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 152693 sys1.uart1.divider[10]
.sym 152695 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 152696 sys1.uart1.divrx_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 152697 sys1.uart1.divider[3]
.sym 152699 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 152700 sys1.uart1.divrx_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 152701 sys1.uart1.divider[1]
.sym 152703 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 152704 sys1.uart1.divrx[0]
.sym 152705 sys1.uart1.divider[0]
.sym 152707 sys1.uart1.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 152708 sys1.uart1.divrx_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 152709 sys1.uart1.divider[5]
.sym 152710 sys1.cdo[27]
.sym 152738 sys1.cdo[13]
.sym 152742 ICE_LED1_SB_DFFESR_Q_D
.sym 152750 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 152754 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 152766 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 152774 sys1.cpu.regsD[29]
.sym 152808 sys1.uart1.rxst
.sym 152809 sys1.uart1.rxst0
.sym 152810 sys1.cpu.PC[8]
.sym 152814 sys1.cpu.PC[28]
.sym 152818 sys1.uart1.rxst
.sym 152823 sys1.cpu.rdata_SB_LUT4_O_28_I1
.sym 152824 sys1.cpu.rdata_SB_LUT4_O_28_I2
.sym 152825 sys1.cpu.rdata_SB_LUT4_O_28_I3
.sym 152826 sys1.cpu.PC[3]
.sym 152834 sys1.cpu.PC[30]
.sym 152838 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 152839 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 152840 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 152841 sys1.irqvect[0][12]
.sym 152848 sys1.irqvect[4][12]
.sym 152849 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 152853 sys1.cpu.PCreg[1]_SB_DFFR_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 152858 sys1.cdo[30]
.sym 152862 sys1.cdo[12]
.sym 152870 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 152871 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 152872 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 152873 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 152874 sys1.cdo[30]
.sym 152882 sys1.irqvect[6][30]
.sym 152883 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 152884 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 152885 sys1.irqvect[3][30]
.sym 152886 sys1.cdo[12]
.sym 152894 sys1.cdo[15]
.sym 152902 sys1.irqvect[2][12]
.sym 152903 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 152904 sys1.irqvect[6][12]
.sym 152905 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 152906 sys1.cdo[12]
.sym 152910 sys1.irqvect[1][12]
.sym 152911 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 152912 sys1.irqvect[3][12]
.sym 152913 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 152914 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 152915 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 152916 sys1.ram0.ram_array.15.0.0_RDATA
.sym 152917 sys1.ram0.ram_array.15.1.0_RDATA
.sym 152918 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 152919 sys1.irqvect[2][30]
.sym 152920 sys1.irqvect[7][30]
.sym 152921 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 152922 sys1.cdo[24]
.sym 152926 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 152927 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 152928 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 152929 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 152930 sys1.cdo[30]
.sym 152938 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I0
.sym 152939 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 152940 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I2
.sym 152941 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I3
.sym 152942 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 152943 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1
.sym 152944 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I2
.sym 152945 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I3
.sym 152946 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 152947 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I1
.sym 152948 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I2
.sym 152949 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I3
.sym 152957 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I2
.sym 152959 sys1.cpu.mmode
.sym 152960 sys1.cpu.PC1[13]
.sym 152961 sys1.cpu.PC0[13]
.sym 152969 sys1.cdo[20]
.sym 152970 sys1.cdo[21]
.sym 152975 sys1.cpu.mmode
.sym 152976 sys1.cpu.PC1[12]
.sym 152977 sys1.cpu.PC0[12]
.sym 152981 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 152985 sys1.cdo[24]
.sym 152986 sys1.cdo[24]
.sym 152990 sys1.cdo[28]
.sym 152994 sys1.cdo[20]
.sym 153002 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 153003 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I1
.sym 153004 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I2
.sym 153005 sys1.cpu.PCreg[1]_SB_DFFR_Q_6_D_SB_LUT4_O_I3
.sym 153010 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 153011 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I1
.sym 153012 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I2
.sym 153013 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I3
.sym 153015 sys1.cpu.mmode
.sym 153016 sys1.cpu.PC1[16]
.sym 153017 sys1.cpu.PC0[16]
.sym 153026 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0
.sym 153027 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 153028 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I2
.sym 153029 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3
.sym 153038 sys1.cdo[19]
.sym 153042 sys1.irqvect[6][19]
.sym 153043 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 153044 sys1.irqvect[7][19]
.sym 153045 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 153046 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 153047 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 153048 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 153049 sys1.cpu.PCreg[1]_SB_DFFR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 153050 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 153051 sys1.irqvect[0][19]
.sym 153052 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 153053 sys1.irqvect[4][19]
.sym 153054 sys1.cdo[16]
.sym 153058 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 153059 sys1.irqvect[2][19]
.sym 153060 sys1.irqvect[5][19]
.sym 153061 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 153062 sys1.cdo[19]
.sym 153066 sys1.cdo[18]
.sym 153071 sys1.cpu.mmode
.sym 153072 sys1.cpu.PC1[30]
.sym 153073 sys1.cpu.PC0[30]
.sym 153078 sys1.cdo[16]
.sym 153085 sys1.cdo[20]
.sym 153088 sys1.irqvect[4][16]
.sym 153089 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 153094 EN_5V_UP_SB_DFFESR_Q_D
.sym 153098 sys1.cpu.rdata_SB_LUT4_O_18_I1_SB_LUT4_O_I1
.sym 153099 sys1.cpu.issub_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I1_2_O_SB_LUT4_I1_2_O_SB_LUT4_I1_O
.sym 153100 sys1.ram0.ram_array.6.1.0_RDATA_1
.sym 153101 sys1.ram0.ram_array.6.0.0_RDATA_1
.sym 153111 sys1.cpu.rdata_SB_LUT4_O_18_I1_SB_LUT4_O_I1
.sym 153112 sys1.ram0.ram_array.6.0.0_RDATA
.sym 153113 sys1.ram0.ram_array.6.1.0_RDATA
.sym 153127 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 153131 $PACKER_VCC_NET
.sym 153132 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 153136 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 153139 $PACKER_VCC_NET
.sym 153140 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 153144 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 153146 sys1.wr_LORA
.sym 153147 sys1.din_spi_LORA[21]
.sym 153148 sys1.dout_spi_LORA[20]
.sym 153149 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 153150 sys1.wr_LORA
.sym 153151 sys1.din_spi_LORA[31]
.sym 153152 sys1.control_LORA[5]
.sym 153153 sys1.dout_spi_LORA[30]
.sym 153154 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 153155 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 153156 sys1.dout_spi_LORA[24]
.sym 153157 sys1.dout_spi_LORA[28]
.sym 153158 sys1.cdo[22]
.sym 153166 sys1.cdo[31]
.sym 153170 sys1.cdo[25]
.sym 153174 sys1.cdo[18]
.sym 153178 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 153179 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 153180 sys1.dout_spi_LORA[25]
.sym 153181 sys1.dout_spi_LORA[29]
.sym 153182 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 153183 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 153184 sys1.dout_spi_LORA[30]
.sym 153185 sys1.dout_spi_LORA[26]
.sym 153186 sys1.cdo[21]
.sym 153191 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 153195 $PACKER_VCC_NET
.sym 153196 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 153199 $PACKER_VCC_NET
.sym 153200 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 153203 $PACKER_VCC_NET
.sym 153204 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 153207 $PACKER_VCC_NET
.sym 153208 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 153212 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 153214 sys1.wr_LORA
.sym 153215 sys1.din_spi_LORA[30]
.sym 153216 sys1.dout_spi_LORA[29]
.sym 153217 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 153218 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 153219 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 153220 sys1.dout_spi_LORA[14]
.sym 153221 sys1.dout_spi_LORA[10]
.sym 153223 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 153228 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 153232 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 153235 $PACKER_VCC_NET
.sym 153236 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 153240 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 153242 sys1.wr_LORA
.sym 153243 sys1.din_spi_LORA[17]
.sym 153244 sys1.dout_spi_LORA[16]
.sym 153245 sys1.spi1.shreg_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 153251 sys1.wr_LORA
.sym 153252 sys1.din_spi_LORA[1]
.sym 153253 sys1.dout_spi_LORA[0]
.sym 153255 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 153259 $PACKER_VCC_NET
.sym 153260 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 153263 $PACKER_VCC_NET
.sym 153264 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 153267 $PACKER_VCC_NET
.sym 153268 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 153272 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 153276 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 153278 sys1.wr_LORA
.sym 153279 sys1.din_spi_LORA[14]
.sym 153280 sys1.dout_spi_LORA[13]
.sym 153281 sys1.spi1.shreg_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 153286 sys1.cdo[11]
.sym 153294 sys1.cdo[26]
.sym 153302 sys1.cdo[15]
.sym 153310 sys1.cdo[14]
.sym 153318 sys1.cpu.regsD[26]
.sym 153327 sys1.cpu.IR[15]
.sym 153328 sys1.cpu.regs[13][26]
.sym 153329 sys1.cpu.regs[12][26]
.sym 153343 sys1.cpu.opvalid_SB_LUT4_I1_I3[1]
.sym 153344 sys1.cpu.regs[12][26]
.sym 153345 sys1.cpu.regs[13][26]
.sym 153350 sys1.cdo[8]
.sym 153361 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 153362 sys1.cdo[9]
.sym 153381 sys1.cpu.regs[3]_SB_DFFE_Q_E
.sym 153383 sys1.uart2.divrx[0]
.sym 153387 sys1.uart2.divrx[1]
.sym 153388 $PACKER_VCC_NET
.sym 153389 sys1.uart2.divrx[0]
.sym 153391 sys1.uart2.divrx[2]
.sym 153392 $PACKER_VCC_NET
.sym 153393 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 153395 sys1.uart2.divrx[3]
.sym 153396 $PACKER_VCC_NET
.sym 153397 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 153399 sys1.uart2.divrx[4]
.sym 153400 $PACKER_VCC_NET
.sym 153401 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 153403 sys1.uart2.divrx[5]
.sym 153404 $PACKER_VCC_NET
.sym 153405 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 153407 sys1.uart2.divrx[6]
.sym 153408 $PACKER_VCC_NET
.sym 153409 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 153411 sys1.uart2.divrx[7]
.sym 153412 $PACKER_VCC_NET
.sym 153413 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 153415 sys1.uart2.divrx[8]
.sym 153416 $PACKER_VCC_NET
.sym 153417 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 153419 sys1.uart2.divrx[9]
.sym 153420 $PACKER_VCC_NET
.sym 153421 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 153423 sys1.uart2.divrx[10]
.sym 153424 $PACKER_VCC_NET
.sym 153425 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 153426 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 153427 sys1.uart2.divrx[11]
.sym 153428 sys1.uart2.divider[11]
.sym 153429 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 153431 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 153432 sys1.uart2.divrx_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 153433 sys1.uart2.divider[8]
.sym 153435 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 153436 sys1.uart2.divrx_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 153437 sys1.uart2.divider[9]
.sym 153438 sys1.uart2.divrx[10]
.sym 153439 sys1.uart2.divrx[9]
.sym 153440 sys1.uart2.divrx[8]
.sym 153441 sys1.uart2.divrx[7]
.sym 153443 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 153444 sys1.uart2.divrx_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 153445 sys1.uart2.divider[10]
.sym 153450 ICE_LED1_SB_DFFESR_Q_D
.sym 153458 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 153463 sys1.uart2.rrxd[1]
.sym 153464 sys1.uart2.rrxd[0]
.sym 153465 sys1.uart2.rrxd_SB_LUT4_I1_I3
.sym 153467 sys1.uart2.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I1
.sym 153468 sys1.uart2.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I2
.sym 153469 sys1.uart2.rrxd_SB_LUT4_I1_I3_SB_LUT4_O_I3
.sym 153470 sys1.uart2.divrx[2]
.sym 153471 sys1.uart2.divrx[1]
.sym 153472 sys1.uart2.divrx[0]
.sym 153473 sys1.uart2.divrx[11]
.sym 153479 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 153480 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 153481 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 153490 sys1.uart2.rrxd[0]
.sym 153494 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 153495 sys1.uart2.rrxd[1]
.sym 153496 sys1.uart2.rxst
.sym 153497 sys1.uart2.rrxd[0]
.sym 153501 sys1.uart2.rxst_SB_LUT4_O_I3
.sym 153503 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 153504 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 153505 sys1.uart2.thr[5]
.sym 153511 sys1.uart2.cbrx[0]
.sym 153514 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 153515 sys1.uart2.cbrx[1]
.sym 153516 $PACKER_VCC_NET
.sym 153517 sys1.uart2.cbrx[0]
.sym 153518 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 153519 sys1.uart2.cbrx[2]
.sym 153520 $PACKER_VCC_NET
.sym 153521 sys1.uart2.rxst_SB_LUT4_O_I0_SB_LUT4_I1_I3[2]
.sym 153523 sys1.uart2.rxst_SB_LUT4_O_I0
.sym 153524 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 153525 sys1.uart2.rxst_SB_LUT4_O_I0_SB_LUT4_I1_I3[3]
.sym 153529 sys1.uart2.rxst_SB_LUT4_O_I2
.sym 153533 sys1.uart2.rxst_SB_LUT4_O_I1
.sym 153536 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 153537 sys1.uart2.rxst_SB_LUT4_O_I1
.sym 153538 sys1.uart2.rxst_SB_LUT4_O_I0
.sym 153539 sys1.uart2.rxst_SB_LUT4_O_I1
.sym 153540 sys1.uart2.rxst_SB_LUT4_O_I2
.sym 153541 sys1.uart2.rxst_SB_LUT4_O_I3
.sym 153545 cnt_SB_LUT4_O_6_I3
.sym 153553 cnt_SB_LUT4_O_8_I3
.sym 153566 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 153573 cnt_SB_LUT4_O_10_I3
.sym 153581 cnt_SB_LUT4_O_2_I3
.sym 153582 sys1.cpu.regsD[15]
.sym 153601 cnt_SB_LUT4_O_I3
.sym 153614 sys1.cpu.regsD[7]
.sym 153633 sys1.uart1.rxst_SB_LUT4_O_I3
.sym 153650 sys1.cdo[8]
.sym 153666 sys1.cdo[10]
.sym 153670 sys1.uart1.divider[7]
.sym 153671 sys1.uart1.divrx[6]
.sym 153672 sys1.uart1.divider[5]
.sym 153673 sys1.uart1.divrx[4]
.sym 153675 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 153676 sys1.uart1.divider[6]
.sym 153677 sys1.uart1.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 153679 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 153680 sys1.uart1.divider[2]
.sym 153681 sys1.uart1.divtx_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 153683 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 153684 sys1.uart1.divider[5]
.sym 153685 sys1.uart1.divtx_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 153687 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 153688 sys1.uart1.divider[8]
.sym 153689 sys1.uart1.divtx_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 153691 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 153692 sys1.uart1.divider[7]
.sym 153693 sys1.uart1.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 153695 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 153696 sys1.uart1.divider[3]
.sym 153697 sys1.uart1.divtx_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 153698 sys1.uart1.divider[9]
.sym 153699 sys1.uart1.divrx[8]
.sym 153700 sys1.uart1.divider[8]
.sym 153701 sys1.uart1.divrx[7]
.sym 153702 sys1.uart1.divtx[7]
.sym 153703 sys1.uart1.divtx[6]
.sym 153704 sys1.uart1.divtx[5]
.sym 153705 sys1.uart1.divtx[4]
.sym 153706 sys1.uart1.divtx[3]
.sym 153707 sys1.uart1.divtx[2]
.sym 153708 sys1.uart1.divtx[1]
.sym 153709 sys1.uart1.divtx[0]
.sym 153710 sys1.cpu.regsD[28]
.sym 153714 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 153715 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 153716 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 153717 sys1.uart1.rxst_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 153718 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 153719 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 153720 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 153721 sys1.irqvect[2][31]
.sym 153722 sys1.cpu.regsD[5]
.sym 153727 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 153728 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 153729 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 153730 sys1.cpu.regsD[24]
.sym 153735 sys1.uart1.divtx[0]
.sym 153739 sys1.uart1.divtx[1]
.sym 153740 $PACKER_VCC_NET
.sym 153741 sys1.uart1.divtx[0]
.sym 153743 sys1.uart1.divtx[2]
.sym 153744 $PACKER_VCC_NET
.sym 153745 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 153747 sys1.uart1.divtx[3]
.sym 153748 $PACKER_VCC_NET
.sym 153749 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 153751 sys1.uart1.divtx[4]
.sym 153752 $PACKER_VCC_NET
.sym 153753 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 153755 sys1.uart1.divtx[5]
.sym 153756 $PACKER_VCC_NET
.sym 153757 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 153759 sys1.uart1.divtx[6]
.sym 153760 $PACKER_VCC_NET
.sym 153761 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 153763 sys1.uart1.divtx[7]
.sym 153764 $PACKER_VCC_NET
.sym 153765 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 153767 sys1.uart1.divtx[8]
.sym 153768 $PACKER_VCC_NET
.sym 153769 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 153771 sys1.uart1.divtx[9]
.sym 153772 $PACKER_VCC_NET
.sym 153773 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 153775 sys1.uart1.divtx[10]
.sym 153776 $PACKER_VCC_NET
.sym 153777 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 153778 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 153779 sys1.uart1.divtx[11]
.sym 153780 sys1.uart1.divider[11]
.sym 153781 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 153783 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 153784 sys1.uart1.divider[9]
.sym 153785 sys1.uart1.divtx_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 153787 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 153788 sys1.uart1.divider[1]
.sym 153789 sys1.uart1.divtx_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 153791 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 153792 sys1.uart1.divider[10]
.sym 153793 sys1.uart1.divtx_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 153795 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 153796 sys1.uart1.divider[4]
.sym 153797 sys1.uart1.divtx_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 153802 sys1.cdo[12]
.sym 153806 sys1.uart1.divtx[11]
.sym 153807 sys1.uart1.divtx[10]
.sym 153808 sys1.uart1.divtx[9]
.sym 153809 sys1.uart1.divtx[8]
.sym 153838 sys1.cdo[14]
.sym 153842 sys1.cdo[9]
.sym 153858 sys1.cdo[28]
.sym 153862 sys1.cdo[15]
.sym 153869 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 153870 sys1.cdo[12]
.sym 153877 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 153880 sys1.irqvect[7][15]
.sym 153881 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 153886 sys1.cdo[9]
.sym 153890 sys1.irqvect[5][12]
.sym 153891 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 153892 sys1.irqvect[7][12]
.sym 153893 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 153902 sys1.cpu.regsD[13]
.sym 153926 sys1.cdo[30]
.sym 153931 sys1.cpu.rdata_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 153932 sys1.ram0.ram_array.15.1.0_RDATA_1
.sym 153933 sys1.ram0.ram_array.15.0.0_RDATA_1
.sym 153961 sys1.cdo[4]
.sym 153977 sys1.cdo[24]
.sym 153994 sys1.cpu.mmode
.sym 153995 sys1.cpu.regsQ1[16]
.sym 153996 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I2
.sym 153997 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I3
.sym 153998 sys1.cpu.mmode
.sym 153999 sys1.cpu.regsQ1[29]
.sym 154000 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I2
.sym 154001 sys1.cpu.PCreg[1]_SB_DFFR_Q_2_D_SB_LUT4_O_I3
.sym 154002 sys1.cpu.mmode
.sym 154003 sys1.cpu.regsQ1[26]
.sym 154004 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I2
.sym 154005 sys1.cpu.PCreg[1]_SB_DFFR_Q_5_D_SB_LUT4_O_I3
.sym 154006 sys1.cpu.mmode
.sym 154007 sys1.cpu.regsQ1[12]
.sym 154008 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I2
.sym 154009 sys1.cpu.PCreg[1]_SB_DFFR_Q_19_D_SB_LUT4_O_I3
.sym 154010 sys1.cpu.mmode
.sym 154011 sys1.cpu.regsQ1[28]
.sym 154012 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I2
.sym 154013 sys1.cpu.PCreg[1]_SB_DFFR_Q_3_D_SB_LUT4_O_I3
.sym 154014 sys1.cpu.mmode
.sym 154015 sys1.cpu.regsQ1[13]
.sym 154016 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I2
.sym 154017 sys1.cpu.PCreg[1]_SB_DFFR_Q_18_D_SB_LUT4_O_I3
.sym 154025 sys1.cdo[25]
.sym 154030 sys1.cdo_SB_LUT4_O_I3
.sym 154034 sys1.cdo_SB_LUT4_O_7_I3
.sym 154045 sys1.cdo[31]
.sym 154049 sys1.cpu.regsQ1[16]
.sym 154054 sys1.cdo[16]
.sym 154058 sys1.cdo[19]
.sym 154062 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 154063 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 154064 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 154065 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 154066 sys1.irqvect[5][16]
.sym 154067 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 154068 sys1.irqvect[7][16]
.sym 154069 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 154070 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 154071 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 154072 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 154073 sys1.irqvect[7][18]
.sym 154074 sys1.cdo[18]
.sym 154085 sys1.cdo[18]
.sym 154093 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 154094 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 154095 sys1.cpu.PCreg[1]_SB_DFFR_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 154096 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 154097 sys1.irqvect[0][16]
.sym 154106 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 154107 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1
.sym 154108 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I2
.sym 154109 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I3
.sym 154110 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 154111 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I1
.sym 154112 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I2
.sym 154113 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I3
.sym 154114 sys1.irqvect[4][18]
.sym 154115 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 154116 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 154117 sys1.irqvect[0][18]
.sym 154119 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 154124 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 154127 $PACKER_VCC_NET
.sym 154128 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 154132 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 154134 sys1.wr_LORA
.sym 154135 sys1.din_spi_LORA[19]
.sym 154136 sys1.dout_spi_LORA[18]
.sym 154137 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 154139 sys1.wr_LORA
.sym 154140 sys1.din_spi_LORA[2]
.sym 154141 sys1.dout_spi_LORA[1]
.sym 154147 sys1.wr_LORA
.sym 154148 sys1.din_spi_LORA[7]
.sym 154149 sys1.dout_spi_LORA[6]
.sym 154151 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 154155 $PACKER_VCC_NET
.sym 154156 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 154160 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 154164 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 154167 $PACKER_VCC_NET
.sym 154168 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 154172 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 154174 sys1.wr_LORA
.sym 154175 sys1.din_spi_LORA[18]
.sym 154176 sys1.dout_spi_LORA[17]
.sym 154177 sys1.spi1.shreg_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 154179 sys1.wr_LORA
.sym 154180 sys1.din_spi_LORA[3]
.sym 154181 sys1.dout_spi_LORA[2]
.sym 154183 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 154187 $PACKER_VCC_NET
.sym 154188 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 154191 $PACKER_VCC_NET
.sym 154192 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 154196 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 154199 $PACKER_VCC_NET
.sym 154200 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 154204 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 154206 sys1.wr_LORA
.sym 154207 sys1.din_spi_LORA[22]
.sym 154208 sys1.dout_spi_LORA[21]
.sym 154209 sys1.spi1.shreg_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 154215 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 154220 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 154224 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 154228 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 154231 $PACKER_VCC_NET
.sym 154232 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 154236 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 154238 sys1.wr_LORA
.sym 154239 sys1.din_spi_LORA[16]
.sym 154240 sys1.dout_spi_LORA[15]
.sym 154241 sys1.spi1.shreg_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 154242 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 154243 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 154244 sys1.dout_spi_LORA[17]
.sym 154245 sys1.dout_spi_LORA[21]
.sym 154246 sys1.cdo[17]
.sym 154254 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 154255 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 154256 sys1.dout_spi_LORA[1]
.sym 154257 sys1.dout_spi_LORA[5]
.sym 154262 sys1.cdo[13]
.sym 154266 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 154267 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 154268 sys1.dout_spi_LORA[16]
.sym 154269 sys1.dout_spi_LORA[20]
.sym 154270 sys1.cdo[16]
.sym 154274 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 154275 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 154276 sys1.dout_spi_LORA[8]
.sym 154277 sys1.dout_spi_LORA[12]
.sym 154279 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 154284 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 154286 sys1.wr_LORA
.sym 154287 sys1.din_spi_LORA[15]
.sym 154288 sys1.dout_spi_LORA[14]
.sym 154289 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 154297 sys1.cdo[17]
.sym 154311 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 154316 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 154319 $PACKER_VCC_NET
.sym 154320 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 154324 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 154328 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 154330 sys1.wr_LORA
.sym 154331 sys1.din_spi_LORA[9]
.sym 154332 sys1.dout_spi_LORA[8]
.sym 154333 sys1.spi1.shreg_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 154350 sys1.cpu.regsD[26]
.sym 154390 sys1.cpu.regsD[26]
.sym 154407 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 154408 sys1.uart2.divrx_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 154409 sys1.uart2.divider[4]
.sym 154411 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 154412 sys1.uart2.divrx_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 154413 sys1.uart2.divider[5]
.sym 154414 sys1.uart2.divider[5]
.sym 154415 sys1.uart2.divrx[4]
.sym 154416 sys1.uart2.divrx[3]
.sym 154417 sys1.uart2.divider[4]
.sym 154419 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 154420 sys1.uart2.divrx_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 154421 sys1.uart2.divider[7]
.sym 154422 sys1.uart2.divider[7]
.sym 154423 sys1.uart2.divrx[6]
.sym 154424 sys1.uart2.divider[8]
.sym 154425 sys1.uart2.divrx[7]
.sym 154426 sys1.uart2.divrx[6]
.sym 154427 sys1.uart2.divrx[5]
.sym 154428 sys1.uart2.divrx[4]
.sym 154429 sys1.uart2.divrx[3]
.sym 154431 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 154432 sys1.uart2.divrx_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 154433 sys1.uart2.divider[6]
.sym 154435 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 154436 sys1.uart2.divrx_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 154437 sys1.uart2.divider[3]
.sym 154438 sys1.uart2.divider[4]
.sym 154439 sys1.uart2.divrx[3]
.sym 154440 sys1.uart2.divider[10]
.sym 154441 sys1.uart2.divrx[9]
.sym 154442 sys1.uart2.rrxd[0]
.sym 154446 sys1.uart2.rxst_SB_LUT4_I3_O
.sym 154447 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1
.sym 154448 sys1.uart2.divider[6]
.sym 154449 sys1.uart2.divrx[5]
.sym 154450 sys1.uart2.rxst_SB_LUT4_I3_I0
.sym 154451 sys1.uart2.rxst_SB_LUT4_I3_I1
.sym 154452 sys1.uart2.rxst_SB_LUT4_I3_I2
.sym 154453 sys1.uart2.rxst
.sym 154454 sys1.uart2.divider[9]
.sym 154455 sys1.uart2.divrx[8]
.sym 154456 sys1.uart2.divrx[7]
.sym 154457 sys1.uart2.divider[8]
.sym 154458 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 154459 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 154460 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 154461 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 154464 sys1.uart2.rxst_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 154465 sys1.uart2.divrx[11]
.sym 154466 sys1.uart2.divider[11]
.sym 154467 sys1.uart2.divrx[10]
.sym 154468 sys1.uart2.divrx[9]
.sym 154469 sys1.uart2.divider[10]
.sym 154470 sys1.uart2.divider[3]
.sym 154471 sys1.uart2.divrx[2]
.sym 154472 sys1.uart2.divider[2]
.sym 154473 sys1.uart2.divrx[1]
.sym 154475 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 154476 sys1.uart2.divrx_SB_DFF_Q_10_D_SB_LUT4_O_I2
.sym 154477 sys1.uart2.divider[1]
.sym 154483 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 154484 sys1.uart2.divrx_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 154485 sys1.uart2.divider[2]
.sym 154486 sys1.uart2.divider[1]
.sym 154487 sys1.uart2.divrx[0]
.sym 154488 sys1.uart2.divrx[1]
.sym 154489 sys1.uart2.divider[2]
.sym 154491 sys1.uart2.divrx_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 154492 sys1.uart2.divrx[0]
.sym 154493 sys1.uart2.divider[0]
.sym 154517 reset_SB_LUT4_O_I0
.sym 154530 EN_1V4_M4_SB_DFFESR_Q_D
.sym 154535 cnt[0]
.sym 154539 cnt[1]
.sym 154540 $PACKER_VCC_NET
.sym 154541 cnt[0]
.sym 154543 cnt[2]
.sym 154544 $PACKER_VCC_NET
.sym 154545 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 154547 cnt[3]
.sym 154548 $PACKER_VCC_NET
.sym 154549 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 154551 cnt[4]
.sym 154552 $PACKER_VCC_NET
.sym 154553 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 154555 cnt[5]
.sym 154556 $PACKER_VCC_NET
.sym 154557 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 154559 cnt[6]
.sym 154560 $PACKER_VCC_NET
.sym 154561 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 154563 cnt[7]
.sym 154564 $PACKER_VCC_NET
.sym 154565 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 154567 cnt[8]
.sym 154568 $PACKER_VCC_NET
.sym 154569 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 154571 cnt[9]
.sym 154572 $PACKER_VCC_NET
.sym 154573 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 154575 cnt[10]
.sym 154576 $PACKER_VCC_NET
.sym 154577 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 154579 cnt[11]
.sym 154580 $PACKER_VCC_NET
.sym 154581 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 154583 cnt[12]
.sym 154584 $PACKER_VCC_NET
.sym 154585 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 154587 cnt[13]
.sym 154588 $PACKER_VCC_NET
.sym 154589 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 154591 cnt[14]
.sym 154592 $PACKER_VCC_NET
.sym 154593 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 154595 cnt[15]
.sym 154596 $PACKER_VCC_NET
.sym 154597 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 154599 cnt[16]
.sym 154600 $PACKER_VCC_NET
.sym 154601 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 154603 cnt[17]
.sym 154604 $PACKER_VCC_NET
.sym 154605 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 154607 cnt[18]
.sym 154608 $PACKER_VCC_NET
.sym 154609 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 154611 cnt[19]
.sym 154612 $PACKER_VCC_NET
.sym 154613 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 154615 cnt[20]
.sym 154616 $PACKER_VCC_NET
.sym 154617 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 154620 reset_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 154621 cnt_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 154622 reset_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 154623 cnt_SB_LUT4_O_I3
.sym 154624 cnt_SB_LUT4_O_1_I3
.sym 154625 cnt_SB_LUT4_O_2_I3
.sym 154629 cnt_SB_LUT4_O_1_I3
.sym 154638 sys1.cdo[8]
.sym 154662 sys1.cdo[29]
.sym 154705 sys1.cpu.regsD[28]
.sym 154709 ICE_SCK$SB_IO_OUT
.sym 154721 EN_5V_UP_SB_DFFESR_Q_D
.sym 154726 ICE_LED4_SB_DFFESR_Q_D
.sym 154730 EN_1V4_M4_SB_DFFESR_Q_D
.sym 154742 EN_5V_UP_SB_DFFESR_Q_D
.sym 154754 EN_5V_M4_SB_DFFESR_Q_D
.sym 154758 sys1.cpu.regsD[28]
.sym 154765 sys1.cpu.PCreg[1]_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 154766 sys1.cpu.regsD[24]
.sym 154770 sys1.cpu.regsD[13]
.sym 154775 sys1.spi0.sck_SB_DFFESR_Q_E
.sym 154776 sys1.wr_spi_ICE
.sym 154777 ICE_SCK$SB_IO_OUT
.sym 154789 sys1.uart0.divider[8]
.sym 154797 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 154807 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 154808 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 154809 sys1.uart0.thr[4]
.sym 154811 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 154812 sys1.uart0.divider[7]
.sym 154813 sys1.uart0.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 154815 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 154816 sys1.uart0.divider[8]
.sym 154817 sys1.uart0.divtx_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 154819 sys1.uart0.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 154820 sys1.uart0.divider[6]
.sym 154821 sys1.uart0.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 154823 sys1.uart1.cntbit[0]
.sym 154828 sys1.uart1.cntbit[1]
.sym 154829 sys1.uart1.cntbit[0]
.sym 154832 sys1.uart1.cntbit[2]
.sym 154833 sys1.uart1.cntbit_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 154834 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 154835 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 154836 sys1.uart1.cntbit[3]
.sym 154837 sys1.uart1.cntbit_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 154838 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 154839 sys1.uart1.cntbit_SB_DFF_Q_1_D_SB_LUT4_O_I1
.sym 154840 sys1.uart1.cntbit[2]
.sym 154841 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 154843 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 154844 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 154845 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 154847 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 154848 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 154849 sys1.uart0.thr[3]
.sym 154850 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 154851 sys1.uart1.cntbit_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 154852 sys1.uart1.cntbit[1]
.sym 154853 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 154854 sys1.irqvect[1][9]
.sym 154855 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 154856 sys1.irqvect[3][9]
.sym 154857 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 154858 sys1.cdo[15]
.sym 154870 sys1.cdo[9]
.sym 154881 sys1.cdo[9]
.sym 154882 sys1.irqvect[1][14]
.sym 154883 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 154884 sys1.irqvect[3][14]
.sym 154885 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 154886 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 154887 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 154888 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 154889 sys1.cpu.PCreg[1]_SB_DFFR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 154894 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 154895 sys1.irqvect[5][9]
.sym 154896 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 154897 sys1.irqvect[6][9]
.sym 154902 sys1.cdo[9]
.sym 154914 sys1.irqvect[2][9]
.sym 154915 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 154916 sys1.irqvect[7][9]
.sym 154917 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 154930 sys1.cdo[12]
.sym 154942 sys1.cdo[9]
.sym 154946 sys1.cdo[14]
.sym 154950 sys1.cdo[17]
.sym 154958 sys1.irqvect[5][14]
.sym 154959 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 154960 sys1.irqvect[7][14]
.sym 154961 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 154965 sys1.cdo[9]
.sym 154970 sys1.cdo[10]
.sym 154974 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 154975 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 154976 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 154977 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 154978 sys1.cdo[14]
.sym 155006 sys1.cpu.regsD[4]
.sym 155015 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 155016 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 155017 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 155018 sys1.cpu.PC[25]
.sym 155022 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 155023 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 155024 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 155025 TXD_SB_LUT4_O_I3
.sym 155034 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 155035 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 155036 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 155037 sys1.irqvect[7][17]
.sym 155046 sys1.cdo[18]
.sym 155062 sys1.cdo[22]
.sym 155070 sys1.cdo[16]
.sym 155074 sys1.cdo[19]
.sym 155078 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 155079 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 155080 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 155081 sys1.cpu.PCreg[1]_SB_DFFR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 155082 sys1.cdo[22]
.sym 155086 sys1.cpu.PCreg[1]_SB_DFFR_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 155087 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 155088 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 155089 sys1.irqvect[6][18]
.sym 155092 sys1.irqvect[2][18]
.sym 155093 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 155094 sys1.cdo[23]
.sym 155098 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 155099 sys1.irqvect[5][22]
.sym 155100 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 155101 sys1.irqvect[6][22]
.sym 155102 sys1.irqvect[2][22]
.sym 155103 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 155104 sys1.irqvect[7][22]
.sym 155105 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 155106 sys1.irqvect[2][16]
.sym 155107 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 155108 sys1.irqvect[6][16]
.sym 155109 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 155110 sys1.cdo[18]
.sym 155122 sys1.cdo[22]
.sym 155138 sys1.cdo[16]
.sym 155143 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 155148 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 155152 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 155155 $PACKER_VCC_NET
.sym 155156 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 155160 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 155164 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 155166 sys1.wr_LORA
.sym 155167 sys1.din_spi_LORA[8]
.sym 155168 sys1.dout_spi_LORA[7]
.sym 155169 sys1.spi1.shreg_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 155171 sys1.wr_LORA
.sym 155172 sys1.din_spi_LORA[6]
.sym 155173 sys1.dout_spi_LORA[5]
.sym 155177 sys1.control_LORA[5]
.sym 155182 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 155183 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 155184 sys1.dout_spi_LORA[27]
.sym 155185 sys1.dout_spi_LORA[31]
.sym 155186 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 155190 EN_5V_M4_SB_DFFESR_Q_D
.sym 155198 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 155199 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 155200 sys1.dout_spi_LORA[2]
.sym 155201 sys1.dout_spi_LORA[6]
.sym 155206 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 155207 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 155208 sys1.dout_spi_LORA[23]
.sym 155209 sys1.dout_spi_LORA[19]
.sym 155210 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 155211 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 155212 sys1.dout_spi_LORA[7]
.sym 155213 sys1.dout_spi_LORA[3]
.sym 155218 sys1.cdo[20]
.sym 155222 sys1.cdo[30]
.sym 155237 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3
.sym 155238 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 155239 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 155240 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 155241 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 155245 sys1.cdo[20]
.sym 155246 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 155247 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 155248 sys1.dout_spi_LORA[0]
.sym 155249 sys1.dout_spi_LORA[4]
.sym 155250 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 155251 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 155252 sys1.dout_spi_LORA[11]
.sym 155253 sys1.dout_spi_LORA[15]
.sym 155254 sys1.cpu.regsD[25]
.sym 155258 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 155259 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 155260 sys1.dout_spi_LORA[18]
.sym 155261 sys1.dout_spi_LORA[22]
.sym 155263 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 155264 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 155265 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 155266 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 155267 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 155268 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 155269 LORA_MOSI_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 155270 sys1.cpu.regsD[25]
.sym 155274 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 155275 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 155276 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 155277 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 155278 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 155279 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 155280 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 155281 LORA_MOSI_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 155282 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 155283 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 155284 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 155285 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 155286 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 155287 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 155288 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 155289 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 155290 LORA_MOSI_SB_LUT4_O_I0
.sym 155291 LORA_MOSI_SB_LUT4_O_I1
.sym 155292 LORA_MOSI_SB_LUT4_O_I2
.sym 155293 LORA_MOSI_SB_LUT4_O_I3
.sym 155294 sys1.cpu.regsD[27]
.sym 155298 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 155299 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 155300 sys1.dout_spi_LORA[9]
.sym 155301 sys1.dout_spi_LORA[13]
.sym 155303 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 155307 $PACKER_VCC_NET
.sym 155308 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 155311 $PACKER_VCC_NET
.sym 155312 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 155316 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 155320 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 155322 sys1.wr_LORA
.sym 155323 sys1.din_spi_LORA[13]
.sym 155324 sys1.dout_spi_LORA[12]
.sym 155325 sys1.spi1.shreg_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 155329 sys1.dout_spi_LORA[12]
.sym 155335 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 155339 $PACKER_VCC_NET
.sym 155340 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 155344 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 155347 $PACKER_VCC_NET
.sym 155348 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 155352 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 155356 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 155358 sys1.wr_LORA
.sym 155359 sys1.din_spi_LORA[10]
.sym 155360 sys1.dout_spi_LORA[9]
.sym 155361 sys1.spi1.shreg_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 155367 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 155371 $PACKER_VCC_NET
.sym 155372 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 155376 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 155380 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 155382 sys1.wr_LORA
.sym 155383 sys1.din_spi_LORA[11]
.sym 155384 sys1.dout_spi_LORA[10]
.sym 155385 sys1.spi1.shreg_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 155422 sys1.cpu.regsD[26]
.sym 155438 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 155442 ICE_LED4_SB_DFFESR_Q_D
.sym 155468 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 155469 sys1.uwrtx2
.sym 155474 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 155494 EN_5V_UP_SB_DFFESR_Q_D
.sym 155498 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 155502 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 155506 EN_1V4_M4_SB_DFFESR_Q_D
.sym 155514 ICE_LED4_SB_DFFESR_Q_D
.sym 155522 EN_5V_M4_SB_DFFESR_Q_D
.sym 155527 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 155528 sys1.uart2.divider[5]
.sym 155529 sys1.uart2.divtx_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 155531 sys1.uart2.divtx[0]
.sym 155532 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 155533 sys1.uart2.divider[0]
.sym 155535 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 155536 sys1.uart2.divider[4]
.sym 155537 sys1.uart2.divtx_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 155539 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 155540 sys1.uart2.divider[1]
.sym 155541 sys1.uart2.divtx_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 155543 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 155544 sys1.uart2.divider[2]
.sym 155545 sys1.uart2.divtx_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 155548 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 155549 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 155552 sys1.uwrtx2
.sym 155553 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 155555 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 155556 sys1.uart2.divider[3]
.sym 155557 sys1.uart2.divtx_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 155561 cnt_SB_LUT4_O_17_I3
.sym 155562 ICE_LED1_SB_DFFESR_Q_D
.sym 155566 cnt_SB_LUT4_O_15_I3
.sym 155567 cnt_SB_LUT4_O_16_I3
.sym 155568 cnt_SB_LUT4_O_17_I3
.sym 155569 cnt_SB_LUT4_O_18_I3
.sym 155573 cnt_SB_LUT4_O_16_I3
.sym 155577 cnt_SB_LUT4_O_18_I3
.sym 155581 cnt_SB_LUT4_O_14_I3
.sym 155585 cnt_SB_LUT4_O_13_I3
.sym 155589 cnt_SB_LUT4_O_15_I3
.sym 155593 cnt_SB_LUT4_O_7_I3
.sym 155597 cnt_SB_LUT4_O_12_I3
.sym 155601 cnt_SB_LUT4_O_5_I3
.sym 155605 cnt_SB_LUT4_O_9_I3
.sym 155606 cnt_SB_LUT4_O_11_I3
.sym 155607 cnt_SB_LUT4_O_12_I3
.sym 155608 cnt_SB_LUT4_O_13_I3
.sym 155609 cnt_SB_LUT4_O_14_I3
.sym 155613 cnt_SB_LUT4_O_11_I3
.sym 155614 cnt_SB_LUT4_O_7_I3
.sym 155615 cnt_SB_LUT4_O_8_I3
.sym 155616 cnt_SB_LUT4_O_9_I3
.sym 155617 cnt_SB_LUT4_O_10_I3
.sym 155625 cnt_SB_LUT4_O_4_I3
.sym 155633 reset_SB_LUT4_O_I1[0]
.sym 155634 cnt[0]
.sym 155641 cnt_SB_LUT4_O_3_I3
.sym 155642 reset_SB_LUT4_O_I0
.sym 155643 reset_SB_LUT4_O_I1[0]
.sym 155644 reset_SB_LUT4_O_I2
.sym 155645 reset_SB_LUT4_O_I3
.sym 155646 reset_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 155647 reset_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 155648 reset_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 155649 reset_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 155650 cnt_SB_LUT4_O_3_I3
.sym 155651 cnt_SB_LUT4_O_4_I3
.sym 155652 cnt_SB_LUT4_O_5_I3
.sym 155653 cnt_SB_LUT4_O_6_I3
.sym 155657 TXD1_SB_LUT4_O_I3
.sym 155678 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 155679 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 155680 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 155681 TXD1_SB_LUT4_O_I3
.sym 155699 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 155700 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 155701 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 155706 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 155707 sys1.uart1.thr[7]
.sym 155708 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 155709 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 155715 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 155716 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 155717 sys1.uart1.thr[6]
.sym 155718 EN_1V4_M4_SB_DFFESR_Q_D
.sym 155738 EN_5V_UP_SB_DFFESR_Q_D
.sym 155758 sys1.cpu.regsD[29]
.sym 155762 sys1.cpu.regsD[28]
.sym 155774 sys1.cpu.regsD[24]
.sym 155797 sys1.uart0.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 155799 sys1.wr_spi_ICE
.sym 155800 sys1.control_ICE[11]
.sym 155801 sys1.spi0.bitcnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 155807 sys1.wr_spi_ICE
.sym 155808 sys1.control_ICE[10]
.sym 155809 sys1.spi0.bitcnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 155811 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 155812 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 155813 sys1.uart1.thr[5]
.sym 155830 sys1.irqvect[1][31]
.sym 155831 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 155832 sys1.irqvect[3][31]
.sym 155833 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 155835 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 155836 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 155837 TXD_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 155843 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 155844 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 155845 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 155854 sys1.cpu.regsD[11]
.sym 155862 sys1.cpu.regsD[30]
.sym 155870 sys1.cpu.regsD[29]
.sym 155886 sys1.cdo[9]
.sym 155898 sys1.cdo[14]
.sym 155902 sys1.cdo[31]
.sym 155906 sys1.cdo[10]
.sym 155910 sys1.irqvect[3][10]
.sym 155911 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 155912 sys1.irqvect[4][10]
.sym 155913 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 155914 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 155915 sys1.irqvect[0][9]
.sym 155916 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 155917 sys1.irqvect[4][9]
.sym 155922 sys1.cdo[14]
.sym 155930 sys1.cdo[10]
.sym 155938 sys1.cdo[9]
.sym 155946 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 155947 sys1.irqvect[0][14]
.sym 155948 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 155949 sys1.irqvect[4][14]
.sym 155950 sys1.cdo[14]
.sym 155962 sys1.cdo[17]
.sym 155966 sys1.cdo[9]
.sym 155970 sys1.cdo[10]
.sym 155978 sys1.cdo[10]
.sym 155986 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 155987 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 155988 sys1.irqvect[1][10]
.sym 155989 sys1.irqvect[5][10]
.sym 155990 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 155991 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 155992 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 155993 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 155994 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 155995 sys1.irqvect[2][10]
.sym 155996 sys1.irqvect[7][10]
.sym 155997 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 155998 sys1.irqvect[6][10]
.sym 155999 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 156000 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 156001 sys1.irqvect[0][10]
.sym 156010 sys1.cdo[17]
.sym 156017 sys1.cdo[21]
.sym 156018 sys1.cdo[14]
.sym 156022 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 156023 sys1.irqvect[2][14]
.sym 156024 sys1.irqvect[6][14]
.sym 156025 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 156026 sys1.cdo[23]
.sym 156038 sys1.irqvect[4][17]
.sym 156039 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 156040 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 156041 sys1.irqvect[0][17]
.sym 156042 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 156043 sys1.mc_flag_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 156044 sys1.irqvect[1][21]
.sym 156045 sys1.irqvect[5][21]
.sym 156048 sys1.irqvect[2][17]
.sym 156049 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 156058 sys1.cpu.PCreg[1]_SB_DFFR_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 156059 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 156060 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 156061 sys1.irqvect[6][17]
.sym 156062 sys1.cdo[17]
.sym 156066 sys1.cdo[14]
.sym 156078 sys1.irqvect[6][23]
.sym 156079 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 156080 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 156081 sys1.irqvect[4][23]
.sym 156086 sys1.cdo[23]
.sym 156090 sys1.cdo[22]
.sym 156098 sys1.cdo[17]
.sym 156102 sys1.irqvect[2][23]
.sym 156103 sys1.mc_flag_SB_LUT4_I2_I1_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 156104 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 156105 sys1.irqvect[1][23]
.sym 156106 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 156107 sys1.irqvect[0][22]
.sym 156108 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 156109 sys1.irqvect[4][22]
.sym 156110 sys1.cdo[19]
.sym 156118 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 156119 sys1.irqvect[5][23]
.sym 156120 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 156121 sys1.irqvect[7][23]
.sym 156122 sys1.irqvect[1][16]
.sym 156123 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 156124 sys1.irqvect[3][16]
.sym 156125 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 156126 sys1.irqvect[1][22]
.sym 156127 sys1.mc_flag_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 156128 sys1.irqvect[3][22]
.sym 156129 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 156130 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 156131 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 156132 sys1.cpu.PCreg[1]_SB_DFFR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 156133 sys1.irqvect[3][23]
.sym 156146 sys1.cpu.mmode
.sym 156147 sys1.cpu.regsQ1[2]
.sym 156148 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I2
.sym 156149 sys1.cpu.PCreg[1]_SB_DFFR_Q_29_D_SB_LUT4_O_I3
.sym 156154 sys1.cpu.mmode
.sym 156155 sys1.cpu.regsQ1[14]
.sym 156156 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I2
.sym 156157 sys1.cpu.PCreg[1]_SB_DFFR_Q_17_D_SB_LUT4_O_I3
.sym 156162 sys1.cpu.mmode
.sym 156163 sys1.cpu.regsQ1[30]
.sym 156164 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I2
.sym 156165 sys1.cpu.PCreg[1]_SB_DFFR_Q_1_D_SB_LUT4_O_I3
.sym 156169 sys1.cdo[23]
.sym 156170 sys1.cdo[16]
.sym 156174 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 156175 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 156176 sys1.irqvect[0][23]
.sym 156177 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 156182 sys1.cdo[18]
.sym 156190 sys1.cdo[23]
.sym 156194 sys1.cdo[22]
.sym 156206 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 156207 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I1
.sym 156208 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I2
.sym 156209 sys1.cpu.PCreg[1]_SB_DFFR_Q_8_D_SB_LUT4_O_I3
.sym 156226 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 156227 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I1
.sym 156228 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I2
.sym 156229 sys1.cpu.PCreg[1]_SB_DFFR_Q_21_D_SB_LUT4_O_I3
.sym 156230 sys1.cpu.regsD[27]
.sym 156238 sys1.cpu.regsD[3]
.sym 156263 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 156267 $PACKER_VCC_NET
.sym 156268 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 156272 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 156274 sys1.wr_LORA
.sym 156275 sys1.din_spi_LORA[23]
.sym 156276 sys1.dout_spi_LORA[22]
.sym 156277 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 156279 sys1.wr_LORA
.sym 156280 sys1.din_spi_LORA[4]
.sym 156281 sys1.dout_spi_LORA[3]
.sym 156287 sys1.wr_LORA
.sym 156288 sys1.din_spi_LORA[5]
.sym 156289 sys1.dout_spi_LORA[4]
.sym 156297 sys1.cdo[23]
.sym 156306 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 156310 EN_1V4_M4_SB_DFFESR_Q_D
.sym 156317 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 156318 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 156322 ICE_LED1_SB_DFFESR_Q_D
.sym 156327 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 156331 sys1.control_LORA[1]
.sym 156332 $PACKER_VCC_NET
.sym 156333 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 156335 sys1.control_LORA[2]
.sym 156336 $PACKER_VCC_NET
.sym 156337 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 156339 sys1.control_LORA[3]
.sym 156340 $PACKER_VCC_NET
.sym 156341 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 156343 sys1.control_LORA[4]
.sym 156344 $PACKER_VCC_NET
.sym 156345 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 156346 sys1.cpu.regsD[27]
.sym 156359 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 156364 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 156367 $PACKER_VCC_NET
.sym 156368 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 156371 $PACKER_VCC_NET
.sym 156372 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 156376 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 156380 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 156382 sys1.wr_LORA
.sym 156383 sys1.din_spi_LORA[12]
.sym 156384 sys1.dout_spi_LORA[11]
.sym 156385 sys1.spi1.shreg_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 156389 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 156406 sys1.cdo[10]
.sym 156435 sys1.wr_LORA
.sym 156436 sys1.din_spi_LORA[0]
.sym 156437 sys1.spi1.sin
.sym 156458 ICE_LED4_SB_DFFESR_Q_D
.sym 156486 sys1.cdo[11]
.sym 156501 sys1.uwrbaud2
.sym 156506 sys1.cdo[10]
.sym 156511 sys1.wr_LORA
.sym 156512 sys1.spi1.sck_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 156513 sys1.spi1.sck_SB_LUT4_I3_I1_SB_LUT4_O_I3
.sym 156519 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 156520 sys1.spi1.divcnt_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 156521 sys1.divider_LORA[5]
.sym 156523 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 156524 sys1.spi1.divcnt_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 156525 sys1.divider_LORA[6]
.sym 156526 sys1.spi1.divcnt[7]
.sym 156527 sys1.spi1.divcnt[6]
.sym 156528 sys1.spi1.divcnt[5]
.sym 156529 sys1.spi1.divcnt[4]
.sym 156531 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 156532 sys1.spi1.divcnt_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 156533 sys1.divider_LORA[2]
.sym 156535 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 156536 sys1.spi1.divcnt_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 156537 sys1.divider_LORA[1]
.sym 156539 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 156540 sys1.spi1.divcnt_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 156541 sys1.divider_LORA[4]
.sym 156547 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 156548 sys1.spi1.divcnt_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 156549 sys1.divider_LORA[3]
.sym 156551 sys1.uart2.divtx[0]
.sym 156555 sys1.uart2.divtx[1]
.sym 156556 $PACKER_VCC_NET
.sym 156557 sys1.uart2.divtx[0]
.sym 156559 sys1.uart2.divtx[2]
.sym 156560 $PACKER_VCC_NET
.sym 156561 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 156563 sys1.uart2.divtx[3]
.sym 156564 $PACKER_VCC_NET
.sym 156565 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 156567 sys1.uart2.divtx[4]
.sym 156568 $PACKER_VCC_NET
.sym 156569 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 156571 sys1.uart2.divtx[5]
.sym 156572 $PACKER_VCC_NET
.sym 156573 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 156575 sys1.uart2.divtx[6]
.sym 156576 $PACKER_VCC_NET
.sym 156577 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 156579 sys1.uart2.divtx[7]
.sym 156580 $PACKER_VCC_NET
.sym 156581 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 156583 sys1.uart2.divtx[8]
.sym 156584 $PACKER_VCC_NET
.sym 156585 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 156587 sys1.uart2.divtx[9]
.sym 156588 $PACKER_VCC_NET
.sym 156589 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 156591 sys1.uart2.divtx[10]
.sym 156592 $PACKER_VCC_NET
.sym 156593 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 156594 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 156595 sys1.uart2.divtx[11]
.sym 156596 sys1.uart2.divider[11]
.sym 156597 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 156599 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 156600 sys1.uart2.divider[9]
.sym 156601 sys1.uart2.divtx_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 156603 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 156604 sys1.uart2.divider[8]
.sym 156605 sys1.uart2.divtx_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 156607 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 156608 sys1.uart2.divider[10]
.sym 156609 sys1.uart2.divtx_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 156610 sys1.uart2.divtx[11]
.sym 156611 sys1.uart2.divtx[10]
.sym 156612 sys1.uart2.divtx[9]
.sym 156613 sys1.uart2.divtx[8]
.sym 156618 RXD2$SB_IO_IN
.sym 156705 $PACKER_VCC_NET
.sym 156714 EN_5V_M4_SB_DFFESR_Q_D
.sym 156753 $PACKER_VCC_NET
.sym 156762 sys1.cpu.regsD[24]
.sym 156778 sys1.cpu.regsD[30]
.sym 156786 sys1.cpu.regsD[29]
.sym 156790 sys1.cpu.regsD[28]
.sym 156821 sys1.control_ICE[10]
.sym 156822 sys1.cpu.regsD[28]
.sym 156850 sys1.cdo[31]
.sym 156868 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 156869 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 156876 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 156877 sys1.wr_spi_ICE
.sym 156879 sys1.cpu.rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 156880 sys1.ram0.ram_array.12.1.0_RDATA_1
.sym 156881 sys1.ram0.ram_array.12.0.0_RDATA_1
.sym 156883 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 156884 sys1.spi0.divcnt_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 156885 sys1.control_ICE[1]
.sym 156887 sys1.cpu.rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I1
.sym 156888 sys1.ram0.ram_array.12.0.0_RDATA
.sym 156889 sys1.ram0.ram_array.12.1.0_RDATA
.sym 156891 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 156892 sys1.spi0.divcnt_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 156893 sys1.control_ICE[5]
.sym 156902 EN_5V_UP_SB_DFFESR_Q_D
.sym 156910 EN_5V_M4_SB_DFFESR_Q_D
.sym 156914 ICE_LED4_SB_DFFESR_Q_D
.sym 156918 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 156922 EN_1V4_M4_SB_DFFESR_Q_D
.sym 156926 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 156930 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 156938 sys1.cdo[9]
.sym 156950 sys1.cdo[12]
.sym 156958 sys1.cdo[8]
.sym 156966 sys1.cpu.regsD[11]
.sym 156981 sys1.ca[11]
.sym 156986 sys1.cpu.regsD[30]
.sym 157026 sys1.cdo[10]
.sym 157030 sys1.cdo[12]
.sym 157045 sys1.spi0.wr_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 157054 sys1.cdo[10]
.sym 157082 sys1.cdo[21]
.sym 157089 $PACKER_VCC_NET
.sym 157101 sys1.cdo[23]
.sym 157102 sys1.cdo[22]
.sym 157114 sys1.cdo[21]
.sym 157118 sys1.cdo[23]
.sym 157126 sys1.cdo[22]
.sym 157134 sys1.cdo[23]
.sym 157141 $PACKER_VCC_NET
.sym 157154 sys1.cdo[16]
.sym 157158 sys1.cdo[16]
.sym 157166 sys1.cdo[22]
.sym 157173 sys1.cpu.regs[14]_SB_DFFE_Q_E
.sym 157182 sys1.cdo[23]
.sym 157191 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 157196 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 157199 $PACKER_VCC_NET
.sym 157200 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 157203 $PACKER_VCC_NET
.sym 157204 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 157207 $PACKER_VCC_NET
.sym 157208 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 157212 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 157214 sys1.wr_LORA
.sym 157215 sys1.din_spi_LORA[28]
.sym 157216 sys1.dout_spi_LORA[27]
.sym 157217 sys1.spi1.shreg_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 157229 sys1.dout_spi_LORA[20]
.sym 157237 sys1.cdo[13]
.sym 157238 EN_5V_UP_SB_DFFESR_Q_D
.sym 157249 sys1.cdo[16]
.sym 157255 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[1]
.sym 157260 sys1.spi1.shreg_SB_DFFE_Q_10_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[2]
.sym 157263 $PACKER_VCC_NET
.sym 157264 sys1.spi1.shreg_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 157268 sys1.spi1.shreg_SB_DFFE_Q_8_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 157271 $PACKER_VCC_NET
.sym 157272 sys1.spi1.shreg_SB_DFFE_Q_16_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 157276 sys1.spi1.shreg_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 157278 sys1.wr_LORA
.sym 157279 sys1.din_spi_LORA[20]
.sym 157280 sys1.dout_spi_LORA[19]
.sym 157281 sys1.spi1.shreg_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 157297 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 157305 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 157306 sys1.cdo[23]
.sym 157318 sys1.cpu.regsD[27]
.sym 157342 sys1.cpu.regsD[25]
.sym 157353 sys1.control_LORA[2]
.sym 157357 sys1.control_LORA[1]
.sym 157365 sys1.cdo[10]
.sym 157377 sys1.control_LORA[3]
.sym 157381 sys1.control_LORA[4]
.sym 157394 sys1.cdo[12]
.sym 157409 sys1.control_LORA[2]
.sym 157410 sys1.cdo[9]
.sym 157479 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 157480 sys1.wr_LORA
.sym 157481 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 157483 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 157484 sys1.wr_LORA
.sym 157485 LORA_SCK$SB_IO_OUT
.sym 157498 ICE_LED4_SB_DFFESR_Q_D
.sym 157510 sys1.spi1.divcnt[3]
.sym 157511 sys1.spi1.divcnt[2]
.sym 157512 sys1.spi1.divcnt[1]
.sym 157513 sys1.spi1.divcnt[0]
.sym 157523 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 157524 sys1.spi1.divcnt[0]
.sym 157525 sys1.divider_LORA[0]
.sym 157543 sys1.spi1.divcnt[0]
.sym 157547 sys1.spi1.divcnt[1]
.sym 157548 $PACKER_VCC_NET
.sym 157549 sys1.spi1.divcnt[0]
.sym 157551 sys1.spi1.divcnt[2]
.sym 157552 $PACKER_VCC_NET
.sym 157553 sys1.spi1.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 157555 sys1.spi1.divcnt[3]
.sym 157556 $PACKER_VCC_NET
.sym 157557 sys1.spi1.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 157559 sys1.spi1.divcnt[4]
.sym 157560 $PACKER_VCC_NET
.sym 157561 sys1.spi1.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 157563 sys1.spi1.divcnt[5]
.sym 157564 $PACKER_VCC_NET
.sym 157565 sys1.spi1.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 157567 sys1.spi1.divcnt[6]
.sym 157568 $PACKER_VCC_NET
.sym 157569 sys1.spi1.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 157570 sys1.spi1.sck_SB_LUT4_I3_I1
.sym 157571 sys1.spi1.divcnt[7]
.sym 157572 sys1.divider_LORA[7]
.sym 157573 sys1.spi1.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 157575 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 157576 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 157577 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 157587 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 157588 sys1.uart2.divider[7]
.sym 157589 sys1.uart2.divtx_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 157590 sys1.uart2.divtx[7]
.sym 157591 sys1.uart2.divtx[6]
.sym 157592 sys1.uart2.divtx[5]
.sym 157593 sys1.uart2.divtx[4]
.sym 157598 sys1.uart2.divtx[3]
.sym 157599 sys1.uart2.divtx[2]
.sym 157600 sys1.uart2.divtx[1]
.sym 157601 sys1.uart2.divtx[0]
.sym 157603 sys1.uart2.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 157604 sys1.uart2.divider[6]
.sym 157605 sys1.uart2.divtx_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 157610 EN_5V_UP_SB_DFFESR_Q_D
.sym 157618 EN_5V_M4_SB_DFFESR_Q_D
.sym 157638 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 157639 sys1.uart2.thr[7]
.sym 157640 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 157641 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 157647 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 157648 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 157649 sys1.uart2.thr[6]
.sym 157651 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 157652 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 157653 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 157670 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 157671 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 157672 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 157673 TXD2_SB_LUT4_O_I3
.sym 157685 TXD2_SB_LUT4_O_I3
.sym 157703 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 157704 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 157705 sys1.uart1.thr[2]
.sym 157707 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 157708 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 157709 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 157711 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 157712 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 157713 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O
.sym 157715 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 157716 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 157717 sys1.uart1.thr[1]
.sym 157723 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 157724 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 157725 sys1.uart1.thr[0]
.sym 157727 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 157728 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 157729 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 157737 sys1.ca[9]
.sym 157738 ICE_LED1_SB_DFFESR_Q_D
.sym 157746 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 157758 ICE_LED4_SB_DFFESR_Q_D
.sym 157767 sys1.cpu.rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 157768 sys1.ram0.ram_array.14.0.0_RDATA
.sym 157769 sys1.ram0.ram_array.14.1.0_RDATA
.sym 157785 ICE_LED4_SB_DFFESR_Q_D
.sym 157786 sys1.cdo[31]
.sym 157791 sys1.cpu.rdata_SB_LUT4_O_3_I1_SB_LUT4_O_I1
.sym 157792 sys1.ram0.ram_array.14.1.0_RDATA_1
.sym 157793 sys1.ram0.ram_array.14.0.0_RDATA_1
.sym 157797 sys1.ca[11]
.sym 157802 sys1.cdo[10]
.sym 157845 sys1.ca[2]
.sym 157850 sys1.cpu.regsD[28]
.sym 157866 ICE_LED1_SB_DFFESR_Q_D
.sym 157877 sys1.ram0.ram_array.12.0.0_RDATA_1
.sym 157881 sys1.ca[9]
.sym 157885 $PACKER_VCC_NET
.sym 157895 sys1.spi0.divcnt[0]
.sym 157899 sys1.spi0.divcnt[1]
.sym 157900 $PACKER_VCC_NET
.sym 157901 sys1.spi0.divcnt[0]
.sym 157903 sys1.spi0.divcnt[2]
.sym 157904 $PACKER_VCC_NET
.sym 157905 sys1.spi0.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 157907 sys1.spi0.divcnt[3]
.sym 157908 $PACKER_VCC_NET
.sym 157909 sys1.spi0.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 157911 sys1.spi0.divcnt[4]
.sym 157912 $PACKER_VCC_NET
.sym 157913 sys1.spi0.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 157915 sys1.spi0.divcnt[5]
.sym 157916 $PACKER_VCC_NET
.sym 157917 sys1.spi0.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 157919 sys1.spi0.divcnt[6]
.sym 157920 $PACKER_VCC_NET
.sym 157921 sys1.spi0.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 157922 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 157923 sys1.spi0.divcnt[7]
.sym 157924 sys1.control_ICE[7]
.sym 157925 sys1.spi0.divcnt_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 157927 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 157928 sys1.spi0.divcnt_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 157929 sys1.control_ICE[6]
.sym 157931 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 157932 sys1.spi0.divcnt_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 157933 sys1.control_ICE[4]
.sym 157935 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 157936 sys1.spi0.divcnt_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 157937 sys1.control_ICE[3]
.sym 157939 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 157940 sys1.spi0.divcnt_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 157941 sys1.control_ICE[2]
.sym 157943 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 157944 sys1.spi0.divcnt[0]
.sym 157945 sys1.control_ICE[0]
.sym 157946 sys1.spi0.divcnt[7]
.sym 157947 sys1.spi0.divcnt[6]
.sym 157948 sys1.spi0.divcnt[5]
.sym 157949 sys1.spi0.divcnt[4]
.sym 157952 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 157953 sys1.spi0.sck_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 157954 sys1.spi0.divcnt[3]
.sym 157955 sys1.spi0.divcnt[2]
.sym 157956 sys1.spi0.divcnt[1]
.sym 157957 sys1.spi0.divcnt[0]
.sym 157973 sys1.ca[9]
.sym 158009 $PACKER_VCC_NET
.sym 158050 sys1.cdo[10]
.sym 158065 sys1.ca[9]
.sym 158069 sys1.ca[9]
.sym 158077 sys1.cdo[17]
.sym 158106 sys1.cdo[23]
.sym 158113 sys1.cpu.rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 158118 sys1.cpu.regsD[25]
.sym 158143 sys1.cpu.rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 158144 sys1.ram0.ram_array.13.1.0_RDATA_1
.sym 158145 sys1.ram0.ram_array.13.0.0_RDATA_1
.sym 158147 sys1.cpu.rdata_SB_LUT4_O_5_I1_SB_LUT4_O_I1
.sym 158148 sys1.ram0.ram_array.13.0.0_RDATA
.sym 158149 sys1.ram0.ram_array.13.1.0_RDATA
.sym 158158 sys1.cpu.regsD[25]
.sym 158206 sys1.cpu.regsD[25]
.sym 158238 sys1.cdo[8]
.sym 158253 sys1.ca[6]
.sym 158274 sys1.cdo[13]
.sym 158317 sys1.ca[6]
.sym 158346 sys1.cdo[8]
.sym 158394 sys1.cdo[12]
.sym 158398 sys1.cdo[11]
.sym 158402 sys1.cdo[9]
.sym 158417 sys1.ram0.ram_array.4.0.0_WCLKE
.sym 158421 sys1.ca[9]
.sym 158442 sys1.cdo[10]
.sym 158471 sys1.cpu.rdata_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.sym 158472 sys1.ram0.ram_array.4.0.0_RDATA
.sym 158473 sys1.ram0.ram_array.4.1.0_RDATA
.sym 158481 sys1.cpu.rdata_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 158487 sys1.cpu.rdata_SB_LUT4_O_23_I1_SB_LUT4_O_I1
.sym 158488 sys1.ram0.ram_array.4.1.0_RDATA_1
.sym 158489 sys1.ram0.ram_array.4.0.0_RDATA_1
.sym 158525 LORA_SCK$SB_IO_OUT
.sym 158529 sys1.ca[9]
.sym 158531 sys1.spi1.sck_SB_DFFESR_Q_E
.sym 158532 sys1.wr_LORA
.sym 158533 LORA_SCK$SB_IO_OUT
.sym 158574 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 158599 sys1.cpu.rdata_SB_LUT4_O_21_I1_SB_LUT4_O_I1
.sym 158600 sys1.ram0.ram_array.5.0.0_RDATA
.sym 158601 sys1.ram0.ram_array.5.1.0_RDATA
.sym 158603 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 158604 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 158605 sys1.uart2.thr[4]
.sym 158611 sys1.cpu.rdata_SB_LUT4_O_21_I1_SB_LUT4_O_I1
.sym 158612 sys1.ram0.ram_array.5.1.0_RDATA_1
.sym 158613 sys1.ram0.ram_array.5.0.0_RDATA_1
.sym 158617 sys1.ca[9]
.sym 158619 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 158620 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 158621 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 158634 ICE_LED4_SB_DFFESR_Q_D
.sym 158638 sys1.cpu.regsQ2_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 158645 sys1.ca[9]
.sym 158653 sys1.ca[7]
.sym 158654 ICE_LED1_SB_DFFESR_Q_D
.sym 158658 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 158663 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 158664 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 158665 sys1.uart2.thr[2]
.sym 158667 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 158668 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 158669 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 158671 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 158672 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 158673 sys1.uart2.thr[3]
.sym 158675 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 158676 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 158677 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 158699 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 158700 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 158701 sys1.uart2.thr[0]
.sym 158703 sys1.cpu.q0_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 158704 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 158705 sys1.uart2.thr[1]
.sym 158711 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 158712 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 158713 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I2_O
.sym 158719 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 158720 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 158721 TXD2_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 158791 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 158792 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 158793 sys1.uart1.thr[3]
.sym 158794 sys1.cpu.regsQ2_SB_LUT4_O_5_I1_SB_LUT4_I1_O
.sym 158803 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 158804 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 158805 sys1.uart1.thr[4]
.sym 158806 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 158831 sys1.uart1.divtx[0]
.sym 158832 sys1.uart1.divtx_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 158833 sys1.uart1.divider[0]
.sym 158866 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 158872 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 158873 sys1.uwrtx1
.sym 158877 sys1.ca[11]
.sym 158888 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 158889 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 158899 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 158900 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 158901 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 158908 sys1.uwrtx1
.sym 158909 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 158919 sys1.uart1.cntbit[0]
.sym 158920 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 158921 sys1.cpu.rdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 158923 sys1.uart1.cntbit[3]
.sym 158924 sys1.uart1.cntbit[0]
.sym 158925 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 158961 sys1.cdo[31]
.sym 159046 sys1.cpu.regsQ2_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 159074 EN_1V4_M4_SB_DFFESR_Q_D
.sym 159086 sys1.cpu.regsD[30]
.sym 159253 sys1.ca[5]
.sym 159435 sys1.wr_LORA
.sym 159436 sys1.control_LORA[4]
.sym 159437 sys1.spi1.bitcnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 159443 sys1.wr_LORA
.sym 159444 LORA_MOSI_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 159445 sys1.spi1.bitcnt[0]
.sym 159447 sys1.wr_LORA
.sym 159448 sys1.control_LORA[3]
.sym 159449 sys1.spi1.bitcnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 159463 sys1.spi1.bitcnt[0]
.sym 159467 sys1.spi1.bitcnt[1]
.sym 159468 $PACKER_VCC_NET
.sym 159469 sys1.spi1.bitcnt[0]
.sym 159471 sys1.spi1.bitcnt[2]
.sym 159472 $PACKER_VCC_NET
.sym 159473 sys1.spi1.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 159475 sys1.spi1.bitcnt[3]
.sym 159476 $PACKER_VCC_NET
.sym 159477 sys1.spi1.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 159479 sys1.spi1.bitcnt[4]
.sym 159480 $PACKER_VCC_NET
.sym 159481 sys1.spi1.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 159482 sys1.wr_LORA
.sym 159483 sys1.spi1.bitcnt[5]
.sym 159484 sys1.control_LORA[5]
.sym 159485 sys1.spi1.bitcnt_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 159486 sys1.spi1.bitcnt[5]
.sym 159487 sys1.spi1.bitcnt[4]
.sym 159488 sys1.spi1.bitcnt[3]
.sym 159489 sys1.spi1.bitcnt[2]
.sym 159491 sys1.wr_LORA
.sym 159492 sys1.control_LORA[2]
.sym 159493 sys1.spi1.bitcnt_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 159499 sys1.wr_LORA
.sym 159500 sys1.control_LORA[1]
.sym 159501 sys1.spi1.bitcnt_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 159511 sys1.spi1.sck_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 159512 sys1.spi1.bitcnt[1]
.sym 159513 sys1.spi1.bitcnt[0]
.sym 159649 sys1.ca[5]
.sym 159827 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 159828 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 159829 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 159835 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 159836 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 159837 TXD1_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 159897 sys1.cpu.rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 160753 LORA_RESET$SB_IO_OUT
.sym 161750 LORA_MISO$SB_IO_IN
.sym 162809 LORA_MISO$SB_IO_IN
.sym 165885 LORA_MOSI$SB_IO_OUT
