// Seed: 1725545396
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input supply0 id_3
);
  wor id_5;
  assign id_2 = 1;
  assign id_5 = 1;
  assign module_1.id_4 = 0;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    output uwire id_2,
    input tri0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    output uwire id_9,
    output wire id_10,
    input supply1 id_11,
    input supply1 id_12,
    output supply0 id_13,
    input supply0 id_14,
    input wor id_15,
    input wire id_16,
    input supply1 id_17,
    output tri0 id_18,
    input tri0 id_19
);
  module_0 modCall_1 (
      id_2,
      id_11,
      id_2,
      id_4
  );
endmodule
