#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fb096e0fd00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fb096e0fe70 .scope module, "mips_register_file_tb" "mips_register_file_tb" 3 2;
 .timescale -9 -12;
v0x7fb096e21830_0 .var "clk", 0 0;
v0x7fb096e218c0_0 .var "dst_addr", 4 0;
v0x7fb096e21950_0 .var "reset", 0 0;
v0x7fb096e219e0_0 .var "src_addr_1", 4 0;
v0x7fb096e21a70_0 .var "src_addr_2", 4 0;
v0x7fb096e21b40_0 .net "src_data_1", 31 0, L_0x7fb096c0d280;  1 drivers
v0x7fb096e21bf0_0 .net "src_data_2", 31 0, L_0x7fb096c07930;  1 drivers
v0x7fb096e21ca0_0 .net "src_data_v0", 31 0, L_0x7fb096c079d0;  1 drivers
v0x7fb096e21d50_0 .var "write_data", 31 0;
v0x7fb096e21e80_0 .var "write_enable", 0 0;
S_0x7fb096e0ffe0 .scope module, "inst_reg" "mips_register_file" 3 15, 4 1 0, S_0x7fb096e0fe70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 5 "src_addr_1";
    .port_info 4 /INPUT 5 "src_addr_2";
    .port_info 5 /INPUT 5 "dst_addr";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "src_data_1";
    .port_info 8 /OUTPUT 32 "src_data_2";
    .port_info 9 /OUTPUT 32 "src_data_v0";
v0x7fb096e20e50_2 .array/port v0x7fb096e20e50, 2;
L_0x7fb096c079d0 .functor BUFZ 32, v0x7fb096e20e50_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb096e200b0_0 .net *"_ivl_0", 31 0, L_0x7fb096e21f10;  1 drivers
v0x7fb096e20170_0 .net *"_ivl_10", 31 0, L_0x7fb096c0efa0;  1 drivers
v0x7fb096e20210_0 .net *"_ivl_12", 6 0, L_0x7fb096c0d1e0;  1 drivers
L_0x7fb096d630e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb096e202c0_0 .net *"_ivl_15", 1 0, L_0x7fb096d630e0;  1 drivers
v0x7fb096e20370_0 .net *"_ivl_18", 31 0, L_0x7fb096c0d320;  1 drivers
L_0x7fb096d63128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb096e20460_0 .net *"_ivl_21", 26 0, L_0x7fb096d63128;  1 drivers
L_0x7fb096d63170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb096e20510_0 .net/2u *"_ivl_22", 31 0, L_0x7fb096d63170;  1 drivers
v0x7fb096e205c0_0 .net *"_ivl_24", 0 0, L_0x7fb096c0d3c0;  1 drivers
L_0x7fb096d631b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb096e20660_0 .net/2u *"_ivl_26", 31 0, L_0x7fb096d631b8;  1 drivers
v0x7fb096e20770_0 .net *"_ivl_28", 31 0, L_0x7fb096c077f0;  1 drivers
L_0x7fb096d63008 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb096e20820_0 .net *"_ivl_3", 26 0, L_0x7fb096d63008;  1 drivers
v0x7fb096e208d0_0 .net *"_ivl_30", 6 0, L_0x7fb096c07890;  1 drivers
L_0x7fb096d63200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fb096e20980_0 .net *"_ivl_33", 1 0, L_0x7fb096d63200;  1 drivers
L_0x7fb096d63050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb096e20a30_0 .net/2u *"_ivl_4", 31 0, L_0x7fb096d63050;  1 drivers
v0x7fb096e20ae0_0 .net *"_ivl_6", 0 0, L_0x7fb096c08c30;  1 drivers
L_0x7fb096d63098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb096e20b80_0 .net/2u *"_ivl_8", 31 0, L_0x7fb096d63098;  1 drivers
v0x7fb096e20c30_0 .net "clk", 0 0, v0x7fb096e21830_0;  1 drivers
v0x7fb096e20dc0_0 .net "dst_addr", 4 0, v0x7fb096e218c0_0;  1 drivers
v0x7fb096e20e50 .array "register", 0 31, 31 0;
v0x7fb096e211e0_0 .net "reset", 0 0, v0x7fb096e21950_0;  1 drivers
v0x7fb096e21280_0 .net "src_addr_1", 4 0, v0x7fb096e219e0_0;  1 drivers
v0x7fb096e21330_0 .net "src_addr_2", 4 0, v0x7fb096e21a70_0;  1 drivers
v0x7fb096e213e0_0 .net "src_data_1", 31 0, L_0x7fb096c0d280;  alias, 1 drivers
v0x7fb096e21490_0 .net "src_data_2", 31 0, L_0x7fb096c07930;  alias, 1 drivers
v0x7fb096e21540_0 .net "src_data_v0", 31 0, L_0x7fb096c079d0;  alias, 1 drivers
v0x7fb096e215f0_0 .net "write_data", 31 0, v0x7fb096e21d50_0;  1 drivers
v0x7fb096e216a0_0 .net "write_enable", 0 0, v0x7fb096e21e80_0;  1 drivers
E_0x7fb096e0bef0 .event posedge, v0x7fb096e20c30_0;
L_0x7fb096e21f10 .concat [ 5 27 0 0], v0x7fb096e219e0_0, L_0x7fb096d63008;
L_0x7fb096c08c30 .cmp/eq 32, L_0x7fb096e21f10, L_0x7fb096d63050;
L_0x7fb096c0efa0 .array/port v0x7fb096e20e50, L_0x7fb096c0d1e0;
L_0x7fb096c0d1e0 .concat [ 5 2 0 0], v0x7fb096e219e0_0, L_0x7fb096d630e0;
L_0x7fb096c0d280 .functor MUXZ 32, L_0x7fb096c0efa0, L_0x7fb096d63098, L_0x7fb096c08c30, C4<>;
L_0x7fb096c0d320 .concat [ 5 27 0 0], v0x7fb096e21a70_0, L_0x7fb096d63128;
L_0x7fb096c0d3c0 .cmp/eq 32, L_0x7fb096c0d320, L_0x7fb096d63170;
L_0x7fb096c077f0 .array/port v0x7fb096e20e50, L_0x7fb096c07890;
L_0x7fb096c07890 .concat [ 5 2 0 0], v0x7fb096e21a70_0, L_0x7fb096d63200;
L_0x7fb096c07930 .functor MUXZ 32, L_0x7fb096c077f0, L_0x7fb096d631b8, L_0x7fb096c0d3c0, C4<>;
S_0x7fb096e10150 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 22, 4 22 0, S_0x7fb096e0ffe0;
 .timescale -9 -12;
v0x7fb096e0b6e0_0 .var/2s "i", 31 0;
    .scope S_0x7fb096e0ffe0;
T_0 ;
    %wait E_0x7fb096e0bef0;
    %load/vec4 v0x7fb096e211e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0x7fb096e10150;
    %jmp t_0;
    .scope S_0x7fb096e10150;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb096e0b6e0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fb096e0b6e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fb096e0b6e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb096e20e50, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fb096e0b6e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7fb096e0b6e0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x7fb096e0ffe0;
t_0 %join;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fb096e216a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fb096e215f0_0;
    %load/vec4 v0x7fb096e20dc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb096e20e50, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb096e0fe70;
T_1 ;
    %vpi_call/w 3 29 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, " ns", 32'sb00000000000000000000000001100100 {0 0 0};
    %vpi_call/w 3 30 "$dumpfile", "mips_register_file_tb.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb096e0fe70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb096e21830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb096e21950_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb096e218c0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb096e21e80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb096e21d50_0, 0, 32;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb096e21830_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb096e21830_0, 0, 1;
    %load/vec4 v0x7fb096e21b40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %jmp T_1.1;
T_1.0 ;
    %vpi_call/w 3 46 "$error" {0 0 0};
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb096e21950_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb096e219e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb096e218c0_0, 0, 5;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fb096e21d50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb096e21e80_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb096e21830_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb096e21830_0, 0, 1;
    %load/vec4 v0x7fb096e21b40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 3 60 "$error" {0 0 0};
T_1.3 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb096e219e0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb096e218c0_0, 0, 5;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fb096e21d50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb096e21e80_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb096e21830_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb096e21830_0, 0, 1;
    %load/vec4 v0x7fb096e21b40_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %jmp T_1.5;
T_1.4 ;
    %vpi_call/w 3 73 "$error" {0 0 0};
T_1.5 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fb096e219e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fb096e218c0_0, 0, 5;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7fb096e21d50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb096e21e80_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb096e21830_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb096e21830_0, 0, 1;
    %load/vec4 v0x7fb096e21b40_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %jmp T_1.7;
T_1.6 ;
    %vpi_call/w 3 86 "$error" {0 0 0};
T_1.7 ;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "mips_register_file_tb.v";
    "mips_register_file.v";
