// Seed: 2723782330
module module_0;
  wire id_2;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    output tri id_2,
    input supply1 id_3,
    input wire id_4,
    input uwire id_5,
    output wire id_6,
    input tri0 id_7
);
  always #1 id_1 <= 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    inout supply0 id_0,
    input tri id_1,
    output wor id_2,
    input supply1 id_3,
    input tri id_4,
    output tri1 id_5,
    output tri0 id_6,
    input wor id_7,
    output tri0 id_8
);
  wire id_10;
  module_0 modCall_1 ();
endmodule
