// Seed: 1493234451
module module_0;
  assign id_1 = id_1;
  assign id_2 = 1;
  always_ff id_1 = id_2;
  assign module_2.id_4 = 0;
endmodule
program module_1 (
    input wor id_0,
    input tri0 id_1,
    output supply0 id_2,
    output tri id_3,
    input tri0 id_4
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_4 :
  assert property (@(id_3) {id_4{id_1 - -1'b0}} ? -1 : 1) @(-1 != 1) if (1) id_3 <= id_4;
  module_0 modCall_1 ();
endmodule
