// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="timer_stream_adapter,hls_ip_2016_3,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku115-flva1517-2-e,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=0.000000,HLS_SYN_LAT=0,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=2,HLS_SYN_LUT=3}" *)

module timer_stream_adapter (
        asyncTime_V,
        synchTime_1_V_V_din,
        synchTime_1_V_V_full_n,
        synchTime_1_V_V_write,
        synchTime_2_V_V_din,
        synchTime_2_V_V_full_n,
        synchTime_2_V_V_write,
        ap_clk,
        ap_rst
);

parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;

input  [63:0] asyncTime_V;
output  [63:0] synchTime_1_V_V_din;
input   synchTime_1_V_V_full_n;
output   synchTime_1_V_V_write;
output  [63:0] synchTime_2_V_V_din;
input   synchTime_2_V_V_full_n;
output   synchTime_2_V_V_write;
input   ap_clk;
input   ap_rst;

wire    Block_proc_U0_ap_start;
wire    Block_proc_U0_ap_done;
wire    Block_proc_U0_ap_continue;
wire    Block_proc_U0_ap_idle;
wire    Block_proc_U0_ap_ready;
wire   [63:0] Block_proc_U0_synchTime_1_V_V_din;
wire    Block_proc_U0_synchTime_1_V_V_write;
wire   [63:0] Block_proc_U0_synchTime_2_V_V_din;
wire    Block_proc_U0_synchTime_2_V_V_write;
wire    ap_hs_continue;

Block_proc Block_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Block_proc_U0_ap_start),
    .ap_done(Block_proc_U0_ap_done),
    .ap_continue(Block_proc_U0_ap_continue),
    .ap_idle(Block_proc_U0_ap_idle),
    .ap_ready(Block_proc_U0_ap_ready),
    .synchTime_1_V_V_din(Block_proc_U0_synchTime_1_V_V_din),
    .synchTime_1_V_V_full_n(synchTime_1_V_V_full_n),
    .synchTime_1_V_V_write(Block_proc_U0_synchTime_1_V_V_write),
    .synchTime_2_V_V_din(Block_proc_U0_synchTime_2_V_V_din),
    .synchTime_2_V_V_full_n(synchTime_2_V_V_full_n),
    .synchTime_2_V_V_write(Block_proc_U0_synchTime_2_V_V_write),
    .asyncTime_V(asyncTime_V)
);

assign Block_proc_U0_ap_continue = 1'b1;

assign Block_proc_U0_ap_start = 1'b1;

assign ap_hs_continue = 1'b0;

assign synchTime_1_V_V_din = Block_proc_U0_synchTime_1_V_V_din;

assign synchTime_1_V_V_write = Block_proc_U0_synchTime_1_V_V_write;

assign synchTime_2_V_V_din = Block_proc_U0_synchTime_2_V_V_din;

assign synchTime_2_V_V_write = Block_proc_U0_synchTime_2_V_V_write;

endmodule //timer_stream_adapter
