// Code your design here
/*
// Code your testbench here
// or browse Examples
module test;
  
  task add_t(input [3:0] in1,in2, output [3:0] out);
    out = in1 + in2;
  endtask
  
  function reg [3:0] add_f(input [3:0] in1,in2);
   // add_f = in1 + in2;
     return (in1 + in2);
  endfunction
  
  logic [3:0] sum_t,sum_f;
  
  initial begin
    add_t(5,5,sum_t);
    $display("Task output sum = %0d",sum_t);   
  end
  
  initial begin
    sum_f = 5 + add_f(5,5);
    $display("Function output sum = %0d",sum_f);
  end
  
endmodule
*/

/*
// Code your testbench here
// or browse Examples
module test;
 
  reg a; // Data type is reg Variable name is a
  		 // 0 1 x z
  
  bit b;
  byte c;
  
 typedef bit [3:0] nibble;
  
  nibble a1;
  
typedef  enum {IDLE,WAIT,LOAD,DONE} enum_t;
typedef  enum {RED,BLUE,GREEN} enum_c;
  
  function enum_t get(input enum_t arg);
    case(arg)
      IDLE: return WAIT;
      WAIT: return LOAD;
      LOAD: return DONE;
      default: return arg;
    endcase
  endfunction
  
  enum_t v1;
  
  initial begin
 	v1 = WAIT;
    v1 = get(v1);
    $display("After Function call v1=%0s",v1.name());
    
    a1 = 4'd3;
    $display("a1=%b",a1);
  end
  
 
  
endmodule
*/
