verilog work "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/muxright_16.v"
verilog work "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/muxrightsign_17.v"
verilog work "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/muxleft_15.v"
verilog work "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/addition_13.v"
verilog work "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/shift_12.v"
verilog work "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/compare_11.v"
verilog work "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/boolean_10.v"
verilog work "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/adder_4.v"
verilog work "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/seven_seg_7.v"
verilog work "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/decoder_8.v"
verilog work "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/counter_6.v"
verilog work "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/alu_3.v"
verilog work "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/testing_5.v"
verilog work "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/display_2.v"
verilog work "C:/Users/1002872/Desktop/ALU12/work/planAhead/ALU12/ALU12.srcs/sources_1/imports/verilog/mojo_top_0.v"
