// Seed: 1524257492
module module_0 #(
    parameter id_4 = 32'd84
) (
    input  wand id_0,
    output wand id_1,
    output wire id_2
);
  wire _id_4;
  logic id_5;
  logic id_6 = -1'b0;
  logic [-1 : -1 'h0 ==  id_4] id_7;
  assign id_7 = 1;
  assign module_1.id_2 = 0;
  logic id_8;
  assign id_1 = ~-1;
  wire id_9;
  assign id_7 = id_7;
  logic id_10;
  logic id_11;
endmodule
module module_1 #(
    parameter id_15 = 32'd10,
    parameter id_16 = 32'd69
) (
    input wand id_0#(-1, -1, 1, 1),
    input wire id_1,
    input wor id_2,
    input wand id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri id_6[-1 : id_15],
    input wand id_7,
    output wand id_8,
    output logic id_9,
    input tri0 id_10
    , id_18,
    input wire id_11,
    input wor id_12,
    input wand id_13,
    input tri0 id_14,
    output uwire _id_15,
    output wire _id_16
);
  always id_9 <= -1;
  localparam id_19 = "";
  wire id_20;
  wire id_21[-1 'b0 -  id_16 : -1], id_22;
  wire id_23, id_24;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_8
  );
  assign id_6 = ~id_2;
endmodule
