# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HDL Example 4.4.srcs/sources_1/imports/HDL Example 4.4 EIGHT-INPUT AND/and8.vhd" \
"../../../../HDL Example 4.4.srcs/sources_1/imports/HDL Example 4.4 EIGHT-INPUT AND/and8_top.vhd" \

# Do not sort compile order
nosort
