// Seed: 2686446479
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10;
  assign id_1[1] = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3[1'd0 : 1] = id_2;
  module_0(
      id_3, id_4, id_4, id_4, id_4, id_4, id_2, id_2
  );
  assign id_4 = id_1;
endmodule
