// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/18/2025 22:50:34"

// 
// Device: Altera EP2C8Q208C8 Package PQFP208
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module alu_ROM (
	Q0,
	uIR,
	CLK,
	CLRN,
	Q1,
	Q2,
	Q3);
output 	[7:0] Q0;
output 	[23:0] uIR;
input 	CLK;
input 	CLRN;
output 	[7:0] Q1;
output 	[7:0] Q2;
output 	[7:0] Q3;

// Design Ports Information
// Q0[7]	=>  Location: PIN_171,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q0[6]	=>  Location: PIN_175,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q0[5]	=>  Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q0[4]	=>  Location: PIN_187,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q0[3]	=>  Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q0[2]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q0[1]	=>  Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q0[0]	=>  Location: PIN_165,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[23]	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[22]	=>  Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[21]	=>  Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[20]	=>  Location: PIN_146,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[19]	=>  Location: PIN_145,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[18]	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[17]	=>  Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[16]	=>  Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[15]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[14]	=>  Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[13]	=>  Location: PIN_147,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[12]	=>  Location: PIN_170,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[11]	=>  Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[10]	=>  Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[9]	=>  Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[8]	=>  Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[7]	=>  Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[6]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[5]	=>  Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[4]	=>  Location: PIN_169,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[3]	=>  Location: PIN_116,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[2]	=>  Location: PIN_151,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[1]	=>  Location: PIN_168,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// uIR[0]	=>  Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q1[7]	=>  Location: PIN_152,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q1[6]	=>  Location: PIN_162,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q1[5]	=>  Location: PIN_181,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q1[4]	=>  Location: PIN_191,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q1[3]	=>  Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q1[2]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q1[1]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q1[0]	=>  Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q2[7]	=>  Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q2[6]	=>  Location: PIN_180,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q2[5]	=>  Location: PIN_164,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q2[4]	=>  Location: PIN_176,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q2[3]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q2[2]	=>  Location: PIN_179,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q2[1]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q2[0]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q3[7]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q3[6]	=>  Location: PIN_163,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q3[5]	=>  Location: PIN_173,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q3[4]	=>  Location: PIN_150,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q3[3]	=>  Location: PIN_182,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q3[2]	=>  Location: PIN_185,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q3[1]	=>  Location: PIN_149,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Q3[0]	=>  Location: PIN_160,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLK	=>  Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLRN	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ALU|SEL2_B|inst2[4]~1_combout ;
wire \ALU|ALUCOMB|logic|inst|inst2[4]~18_combout ;
wire \ALU|SEL4_A|inst4|inst2[2]~8_combout ;
wire \ALU|ALUCOMB|logic|inst|inst2[3]~19_combout ;
wire \ALU|ALUCOMB|logic|inst|inst2[1]~21_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[0]~34_combout ;
wire \inst|inst2|inst6|inst~combout ;
wire \ALU|ALUCOMB|logic|inst|inst2[4]~24_combout ;
wire \ALU|ALUCOMB|logic|inst|inst2[3]~25_combout ;
wire \ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst1|inst2~2_combout ;
wire \ALU|ALUCOMB|logic|inst|inst2[1]~27_combout ;
wire \ALU|ALUCOMB|add/sub|inst2|inst|inst|inst|inst2~combout ;
wire \ALU|ALUCOMB|logic|inst4|inst2[0]~0_combout ;
wire \ALU|ALUCOMB|logic|inst4|inst2[0]~1_combout ;
wire \CLK~combout ;
wire \CLK~clkctrl_outclk ;
wire \inst|inst2|inst2|inst~combout ;
wire \inst|inst2|inst3|inst~combout ;
wire \inst|inst|inst2[7]~9_combout ;
wire \CLRN~combout ;
wire \CLRN~clkctrl_outclk ;
wire \inst|inst2|inst5|inst~combout ;
wire \inst|inst|inst2[6]~8_combout ;
wire \inst|inst|inst2[5]~6_combout ;
wire \inst|inst|inst2[5]~7_combout ;
wire \inst|inst|inst2[4]~5_combout ;
wire \inst|inst|inst2[3]~4_combout ;
wire \inst|inst2|inst2|inst2~combout ;
wire \inst|inst|inst2[2]~3_combout ;
wire \inst|inst|inst2[1]~1_combout ;
wire \inst|inst|inst2[1]~2_combout ;
wire \inst|inst|inst2[0]~0_combout ;
wire \ALU|24|inst8~combout ;
wire \ALU|SEL4_A|inst4|inst2[7]~1_combout ;
wire \ALU|SEL4_A|inst4|inst2[7]~2_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout ;
wire \ALU|SEL2_B|inst2[6]~0_combout ;
wire \ALU|24|inst~combout ;
wire \ALU|SEL4_B|inst4|inst2[6]~14_combout ;
wire \ALU|SEL4_B|inst4|inst2[6]~15_combout ;
wire \ALU|ALUCOMB|logic|inst|inst2[6]~16_combout ;
wire \ALU|24|inst6~combout ;
wire \ALU|SEL4_A|inst4|inst[6]~0_combout ;
wire \ALU|ALUCOMB|logic|inst|inst2[6]~22_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout ;
wire \ALU|inst5|inst|dffs[5]~feeder_combout ;
wire \ALU|SEL4_A|inst4|inst[5]~1_combout ;
wire \ALU|SEL4_A|inst4|inst2[5]~5_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout ;
wire \ALU|inst7|inst|dffs[3]~feeder_combout ;
wire \ALU|SEL4_A|inst4|inst1[3]~3_combout ;
wire \ALU|24|inst7~combout ;
wire \ALU|SEL4_B|inst4|inst2[2]~6_combout ;
wire \ALU|SEL4_B|inst4|inst2[2]~7_combout ;
wire \ALU|SEL2_B|inst2[2]~2_combout ;
wire \ALU|ALUCOMB|logic|inst|inst2[2]~20_combout ;
wire \ALU|ALUCOMB|logic|inst|inst2[2]~26_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[2]~26_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[2]~27_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[2]~28_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[2]~29_combout ;
wire \ALU|inst|inst|dffs[2]~feeder_combout ;
wire \ALU|SEL4_A|inst4|inst[2]~4_combout ;
wire \ALU|SEL4_A|inst4|inst1[2]~4_combout ;
wire \ALU|inst|inst|dffs[1]~feeder_combout ;
wire \ALU|SEL4_A|inst4|inst[1]~5_combout ;
wire \ALU|SEL4_A|inst4|inst2[1]~9_combout ;
wire \ALU|ALUCOMB|shift|inst|inst4|inst2[0]~0_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[0]~35_combout ;
wire \ALU|SEL4_A|inst4|inst2[0]~3_combout ;
wire \ALU|SEL4_A|inst4|inst2[0]~4_combout ;
wire \ALU|inst|inst|dffs[0]~feeder_combout ;
wire \ALU|SEL4_B|inst4|inst2[0]~2_combout ;
wire \ALU|SEL4_B|inst4|inst2[0]~3_combout ;
wire \ALU|ALUCOMB|add/sub|inst2|inst|inst|inst2~0_combout ;
wire \ALU|SEL4_B|inst4|inst2[1]~4_combout ;
wire \ALU|SEL4_B|inst4|inst2[1]~5_combout ;
wire \ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst1|inst2~combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[1]~30_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[1]~31_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[1]~32_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[1]~33_combout ;
wire \ALU|SEL4_A|inst4|inst1[1]~5_combout ;
wire \ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst2~0_combout ;
wire \ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst2~0_combout ;
wire \ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst1|inst2~2_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[3]~22_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[3]~23_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[3]~24_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[3]~25_combout ;
wire \ALU|SEL4_A|inst4|inst[3]~3_combout ;
wire \ALU|SEL4_A|inst4|inst2[3]~7_combout ;
wire \ALU|SEL4_A|inst4|inst1[4]~2_combout ;
wire \ALU|SEL4_B|inst4|inst2[3]~8_combout ;
wire \ALU|SEL4_B|inst4|inst2[3]~9_combout ;
wire \ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst2~0_combout ;
wire \ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst1|inst2~2_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[4]~18_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[4]~19_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[4]~20_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[4]~21_combout ;
wire \ALU|SEL4_A|inst4|inst[4]~2_combout ;
wire \ALU|SEL4_A|inst4|inst2[4]~6_combout ;
wire \ALU|SEL4_B|inst4|inst2[5]~12_combout ;
wire \ALU|SEL4_B|inst4|inst2[5]~13_combout ;
wire \ALU|ALUCOMB|logic|inst|inst2[5]~17_combout ;
wire \ALU|ALUCOMB|logic|inst|inst2[5]~23_combout ;
wire \ALU|SEL4_B|inst4|inst2[4]~10_combout ;
wire \ALU|SEL4_B|inst4|inst2[4]~11_combout ;
wire \ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst2~0_combout ;
wire \ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst1|inst2~2_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[5]~14_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[5]~15_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[5]~16_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[5]~17_combout ;
wire \ALU|SEL4_A|inst4|inst1[5]~1_combout ;
wire \ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst2~0_combout ;
wire \ALU|ALUCOMB|add/sub|inst2|inst1|inst2|inst1|inst2~2_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[6]~10_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[6]~11_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[6]~12_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[6]~13_combout ;
wire \ALU|inst7|inst|dffs[6]~feeder_combout ;
wire \ALU|SEL4_A|inst4|inst1[6]~0_combout ;
wire \ALU|SEL4_A|inst4|inst2[6]~0_combout ;
wire \ALU|ALUCOMB|logic|inst|inst2[7]~12_combout ;
wire \ALU|ALUCOMB|logic|inst|inst2[7]~13_combout ;
wire \ALU|ALUCOMB|logic|inst|inst2[7]~14_combout ;
wire \ALU|ALUCOMB|logic|inst|inst2[7]~15_combout ;
wire \ALU|inst5|inst|dffs[7]~feeder_combout ;
wire \ALU|SEL4_B|inst4|inst2[7]~0_combout ;
wire \ALU|SEL4_B|inst4|inst2[7]~1_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[7]~4_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[7]~5_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[7]~6_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[7]~7_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[7]~8_combout ;
wire \ALU|ALUCOMB|inst|inst4|inst2[7]~9_combout ;
wire \ALU|inst|inst|dffs[7]~feeder_combout ;
wire \ALU|inst6|inst|dffs[6]~feeder_combout ;
wire \ALU|inst6|inst|dffs[1]~feeder_combout ;
wire \ALU|inst7|inst|dffs[4]~feeder_combout ;
wire \ALU|inst7|inst|dffs[2]~feeder_combout ;
wire [7:0] \ALU|inst6|inst|dffs ;
wire [7:0] \ALU|SEL2_B|inst ;
wire [7:0] \ALU|inst5|inst|dffs ;
wire [7:0] \inst|inst1|inst|dffs ;
wire [7:0] \ALU|ALUCOMB|add/sub|inst ;
wire [23:0] \inst1|srom|rom_block|auto_generated|q_a ;
wire [7:0] \ALU|inst|inst|dffs ;
wire [7:0] \ALU|ALUCOMB|inst7 ;
wire [7:0] \ALU|SEL2_B|inst1 ;
wire [7:0] \ALU|inst7|inst|dffs ;

wire [17:0] \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [5:0] \inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst1|srom|rom_block|auto_generated|q_a [6] = \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];
assign \inst1|srom|rom_block|auto_generated|q_a [7] = \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [1];
assign \inst1|srom|rom_block|auto_generated|q_a [8] = \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [2];
assign \inst1|srom|rom_block|auto_generated|q_a [9] = \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [3];
assign \inst1|srom|rom_block|auto_generated|q_a [10] = \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [4];
assign \inst1|srom|rom_block|auto_generated|q_a [11] = \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [5];
assign \inst1|srom|rom_block|auto_generated|q_a [12] = \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [6];
assign \inst1|srom|rom_block|auto_generated|q_a [13] = \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [7];
assign \inst1|srom|rom_block|auto_generated|q_a [14] = \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [8];
assign \inst1|srom|rom_block|auto_generated|q_a [15] = \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [9];
assign \inst1|srom|rom_block|auto_generated|q_a [16] = \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [10];
assign \inst1|srom|rom_block|auto_generated|q_a [17] = \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [11];
assign \inst1|srom|rom_block|auto_generated|q_a [18] = \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [12];
assign \inst1|srom|rom_block|auto_generated|q_a [19] = \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [13];
assign \inst1|srom|rom_block|auto_generated|q_a [20] = \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [14];
assign \inst1|srom|rom_block|auto_generated|q_a [21] = \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [15];
assign \inst1|srom|rom_block|auto_generated|q_a [22] = \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [16];
assign \inst1|srom|rom_block|auto_generated|q_a [23] = \inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [17];

assign \inst1|srom|rom_block|auto_generated|q_a [0] = \inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst1|srom|rom_block|auto_generated|q_a [1] = \inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst1|srom|rom_block|auto_generated|q_a [2] = \inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst1|srom|rom_block|auto_generated|q_a [3] = \inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst1|srom|rom_block|auto_generated|q_a [4] = \inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst1|srom|rom_block|auto_generated|q_a [5] = \inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];

// Location: LCCOMB_X25_Y11_N6
cycloneii_lcell_comb \ALU|SEL2_B|inst1[0] (
// Equation(s):
// \ALU|SEL2_B|inst1 [0] = (\inst1|srom|rom_block|auto_generated|q_a [7] & \inst1|srom|rom_block|auto_generated|q_a [16])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\ALU|SEL2_B|inst1 [0]),
	.cout());
// synopsys translate_off
defparam \ALU|SEL2_B|inst1[0] .lut_mask = 16'hF000;
defparam \ALU|SEL2_B|inst1[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst[2] (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst [2] = \inst1|srom|rom_block|auto_generated|q_a [0] $ (((\inst1|srom|rom_block|auto_generated|q_a [7] & ((\inst1|srom|rom_block|auto_generated|q_a [18]))) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & 
// (\ALU|SEL4_B|inst4|inst2[2]~7_combout ))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datac(\ALU|SEL4_B|inst4|inst2[2]~7_combout ),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst [2]),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst[2] .lut_mask = 16'h369C;
defparam \ALU|ALUCOMB|add/sub|inst[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst[5] (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst [5] = \inst1|srom|rom_block|auto_generated|q_a [0] $ (((\inst1|srom|rom_block|auto_generated|q_a [7] & (\inst1|srom|rom_block|auto_generated|q_a [21])) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & 
// ((\ALU|SEL4_B|inst4|inst2[5]~13_combout )))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [21]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datad(\ALU|SEL4_B|inst4|inst2[5]~13_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst [5]),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst[5] .lut_mask = 16'h2D78;
defparam \ALU|ALUCOMB|add/sub|inst[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneii_lcell_comb \ALU|SEL2_B|inst2[4]~1 (
// Equation(s):
// \ALU|SEL2_B|inst2[4]~1_combout  = (\inst1|srom|rom_block|auto_generated|q_a [7] & (\inst1|srom|rom_block|auto_generated|q_a [20])) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & ((\ALU|SEL4_B|inst4|inst2[4]~11_combout )))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [20]),
	.datab(vcc),
	.datac(\ALU|SEL4_B|inst4|inst2[4]~11_combout ),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\ALU|SEL2_B|inst2[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL2_B|inst2[4]~1 .lut_mask = 16'hAAF0;
defparam \ALU|SEL2_B|inst2[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneii_lcell_comb \ALU|ALUCOMB|logic|inst|inst2[4]~18 (
// Equation(s):
// \ALU|ALUCOMB|logic|inst|inst2[4]~18_combout  = (\inst1|srom|rom_block|auto_generated|q_a [7] & (\inst1|srom|rom_block|auto_generated|q_a [20])) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & ((\ALU|SEL4_B|inst4|inst2[4]~11_combout )))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datab(vcc),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [20]),
	.datad(\ALU|SEL4_B|inst4|inst2[4]~11_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|logic|inst|inst2[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|logic|inst|inst2[4]~18 .lut_mask = 16'hF5A0;
defparam \ALU|ALUCOMB|logic|inst|inst2[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst2[2]~8 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst2[2]~8_combout  = (\ALU|SEL4_A|inst4|inst[2]~4_combout ) # (\ALU|SEL4_A|inst4|inst1[2]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|SEL4_A|inst4|inst[2]~4_combout ),
	.datad(\ALU|SEL4_A|inst4|inst1[2]~4_combout ),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst2[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst2[2]~8 .lut_mask = 16'hFFF0;
defparam \ALU|SEL4_A|inst4|inst2[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneii_lcell_comb \ALU|ALUCOMB|logic|inst|inst2[3]~19 (
// Equation(s):
// \ALU|ALUCOMB|logic|inst|inst2[3]~19_combout  = (\inst1|srom|rom_block|auto_generated|q_a [7] & (\inst1|srom|rom_block|auto_generated|q_a [19])) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & ((\ALU|SEL4_B|inst4|inst2[3]~9_combout )))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [19]),
	.datac(vcc),
	.datad(\ALU|SEL4_B|inst4|inst2[3]~9_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|logic|inst|inst2[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|logic|inst|inst2[3]~19 .lut_mask = 16'hDD88;
defparam \ALU|ALUCOMB|logic|inst|inst2[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneii_lcell_comb \ALU|ALUCOMB|inst7[3] (
// Equation(s):
// \ALU|ALUCOMB|inst7 [3] = \ALU|SEL4_A|inst4|inst2[3]~7_combout  $ (((\inst1|srom|rom_block|auto_generated|q_a [7] & ((\inst1|srom|rom_block|auto_generated|q_a [19]))) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & (\ALU|SEL4_B|inst4|inst2[3]~9_combout 
// ))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datab(\ALU|SEL4_B|inst4|inst2[3]~9_combout ),
	.datac(\ALU|SEL4_A|inst4|inst2[3]~7_combout ),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst7 [3]),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst7[3] .lut_mask = 16'h1EB4;
defparam \ALU|ALUCOMB|inst7[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneii_lcell_comb \ALU|ALUCOMB|logic|inst|inst2[1]~21 (
// Equation(s):
// \ALU|ALUCOMB|logic|inst|inst2[1]~21_combout  = (\inst1|srom|rom_block|auto_generated|q_a [7] & (\inst1|srom|rom_block|auto_generated|q_a [17])) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & ((\ALU|SEL4_B|inst4|inst2[1]~5_combout )))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datab(vcc),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [17]),
	.datad(\ALU|SEL4_B|inst4|inst2[1]~5_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|logic|inst|inst2[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|logic|inst|inst2[1]~21 .lut_mask = 16'hF5A0;
defparam \ALU|ALUCOMB|logic|inst|inst2[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneii_lcell_comb \ALU|ALUCOMB|inst7[1] (
// Equation(s):
// \ALU|ALUCOMB|inst7 [1] = \ALU|SEL4_A|inst4|inst2[1]~9_combout  $ (((\inst1|srom|rom_block|auto_generated|q_a [7] & (\inst1|srom|rom_block|auto_generated|q_a [17])) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & ((\ALU|SEL4_B|inst4|inst2[1]~5_combout 
// )))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datab(\ALU|SEL4_A|inst4|inst2[1]~9_combout ),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [17]),
	.datad(\ALU|SEL4_B|inst4|inst2[1]~5_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst7 [1]),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst7[1] .lut_mask = 16'h396C;
defparam \ALU|ALUCOMB|inst7[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[0]~34 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[0]~34_combout  = (\inst1|srom|rom_block|auto_generated|q_a [3] & (((\inst1|srom|rom_block|auto_generated|q_a [2]) # (\ALU|ALUCOMB|logic|inst4|inst2[0]~1_combout )))) # (!\inst1|srom|rom_block|auto_generated|q_a [3] & 
// (!\ALU|ALUCOMB|add/sub|inst2|inst|inst|inst|inst2~combout  & (!\inst1|srom|rom_block|auto_generated|q_a [2])))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [3]),
	.datab(\ALU|ALUCOMB|add/sub|inst2|inst|inst|inst|inst2~combout ),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [2]),
	.datad(\ALU|ALUCOMB|logic|inst4|inst2[0]~1_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[0]~34 .lut_mask = 16'hABA1;
defparam \ALU|ALUCOMB|inst|inst4|inst2[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneii_lcell_comb \inst|inst2|inst6|inst (
// Equation(s):
// \inst|inst2|inst6|inst~combout  = (\inst|inst1|inst|dffs [6] & (\inst|inst2|inst3|inst~combout  & (\inst|inst1|inst|dffs [4] & \inst|inst1|inst|dffs [5])))

	.dataa(\inst|inst1|inst|dffs [6]),
	.datab(\inst|inst2|inst3|inst~combout ),
	.datac(\inst|inst1|inst|dffs [4]),
	.datad(\inst|inst1|inst|dffs [5]),
	.cin(gnd),
	.combout(\inst|inst2|inst6|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst6|inst .lut_mask = 16'h8000;
defparam \inst|inst2|inst6|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneii_lcell_comb \ALU|ALUCOMB|logic|inst|inst2[4]~24 (
// Equation(s):
// \ALU|ALUCOMB|logic|inst|inst2[4]~24_combout  = (\inst1|srom|rom_block|auto_generated|q_a [0] & ((\ALU|SEL4_A|inst4|inst[4]~2_combout ) # ((\ALU|ALUCOMB|logic|inst|inst2[4]~18_combout ) # (\ALU|SEL4_A|inst4|inst1[4]~2_combout )))) # 
// (!\inst1|srom|rom_block|auto_generated|q_a [0] & (\ALU|ALUCOMB|logic|inst|inst2[4]~18_combout  & ((\ALU|SEL4_A|inst4|inst[4]~2_combout ) # (\ALU|SEL4_A|inst4|inst1[4]~2_combout ))))

	.dataa(\ALU|SEL4_A|inst4|inst[4]~2_combout ),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datac(\ALU|ALUCOMB|logic|inst|inst2[4]~18_combout ),
	.datad(\ALU|SEL4_A|inst4|inst1[4]~2_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|logic|inst|inst2[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|logic|inst|inst2[4]~24 .lut_mask = 16'hFCE8;
defparam \ALU|ALUCOMB|logic|inst|inst2[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneii_lcell_comb \ALU|ALUCOMB|logic|inst|inst2[3]~25 (
// Equation(s):
// \ALU|ALUCOMB|logic|inst|inst2[3]~25_combout  = (\inst1|srom|rom_block|auto_generated|q_a [0] & ((\ALU|SEL4_A|inst4|inst1[3]~3_combout ) # ((\ALU|SEL4_A|inst4|inst[3]~3_combout ) # (\ALU|ALUCOMB|logic|inst|inst2[3]~19_combout )))) # 
// (!\inst1|srom|rom_block|auto_generated|q_a [0] & (\ALU|ALUCOMB|logic|inst|inst2[3]~19_combout  & ((\ALU|SEL4_A|inst4|inst1[3]~3_combout ) # (\ALU|SEL4_A|inst4|inst[3]~3_combout ))))

	.dataa(\ALU|SEL4_A|inst4|inst1[3]~3_combout ),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datac(\ALU|SEL4_A|inst4|inst[3]~3_combout ),
	.datad(\ALU|ALUCOMB|logic|inst|inst2[3]~19_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|logic|inst|inst2[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|logic|inst|inst2[3]~25 .lut_mask = 16'hFEC8;
defparam \ALU|ALUCOMB|logic|inst|inst2[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst1|inst2~2 (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst1|inst2~2_combout  = \ALU|ALUCOMB|add/sub|inst [2] $ (\ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst2~0_combout  $ (((\ALU|SEL4_A|inst4|inst[2]~4_combout ) # (\ALU|SEL4_A|inst4|inst1[2]~4_combout ))))

	.dataa(\ALU|SEL4_A|inst4|inst[2]~4_combout ),
	.datab(\ALU|SEL4_A|inst4|inst1[2]~4_combout ),
	.datac(\ALU|ALUCOMB|add/sub|inst [2]),
	.datad(\ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst2~0_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst1|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst1|inst2~2 .lut_mask = 16'hE11E;
defparam \ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst1|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneii_lcell_comb \ALU|ALUCOMB|logic|inst|inst2[1]~27 (
// Equation(s):
// \ALU|ALUCOMB|logic|inst|inst2[1]~27_combout  = (\inst1|srom|rom_block|auto_generated|q_a [0] & ((\ALU|ALUCOMB|logic|inst|inst2[1]~21_combout ) # ((\ALU|SEL4_A|inst4|inst1[1]~5_combout ) # (\ALU|SEL4_A|inst4|inst[1]~5_combout )))) # 
// (!\inst1|srom|rom_block|auto_generated|q_a [0] & (\ALU|ALUCOMB|logic|inst|inst2[1]~21_combout  & ((\ALU|SEL4_A|inst4|inst1[1]~5_combout ) # (\ALU|SEL4_A|inst4|inst[1]~5_combout ))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datab(\ALU|ALUCOMB|logic|inst|inst2[1]~21_combout ),
	.datac(\ALU|SEL4_A|inst4|inst1[1]~5_combout ),
	.datad(\ALU|SEL4_A|inst4|inst[1]~5_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|logic|inst|inst2[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|logic|inst|inst2[1]~27 .lut_mask = 16'hEEE8;
defparam \ALU|ALUCOMB|logic|inst|inst2[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst2|inst|inst|inst|inst2 (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst2|inst|inst|inst|inst2~combout  = \ALU|SEL4_A|inst4|inst2[0]~4_combout  $ (((\inst1|srom|rom_block|auto_generated|q_a [7] & ((\inst1|srom|rom_block|auto_generated|q_a [16]))) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & 
// (\ALU|SEL4_B|inst4|inst2[0]~3_combout ))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datab(\ALU|SEL4_B|inst4|inst2[0]~3_combout ),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [16]),
	.datad(\ALU|SEL4_A|inst4|inst2[0]~4_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst2|inst|inst|inst|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst2|inst|inst|inst|inst2 .lut_mask = 16'h1BE4;
defparam \ALU|ALUCOMB|add/sub|inst2|inst|inst|inst|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneii_lcell_comb \ALU|ALUCOMB|logic|inst4|inst2[0]~0 (
// Equation(s):
// \ALU|ALUCOMB|logic|inst4|inst2[0]~0_combout  = (\ALU|SEL2_B|inst1 [0]) # ((\ALU|SEL2_B|inst [0]) # ((\inst1|srom|rom_block|auto_generated|q_a [0] & !\ALU|SEL4_A|inst4|inst2[0]~4_combout )))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datab(\ALU|SEL4_A|inst4|inst2[0]~4_combout ),
	.datac(\ALU|SEL2_B|inst1 [0]),
	.datad(\ALU|SEL2_B|inst [0]),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|logic|inst4|inst2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|logic|inst4|inst2[0]~0 .lut_mask = 16'hFFF2;
defparam \ALU|ALUCOMB|logic|inst4|inst2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneii_lcell_comb \ALU|ALUCOMB|logic|inst4|inst2[0]~1 (
// Equation(s):
// \ALU|ALUCOMB|logic|inst4|inst2[0]~1_combout  = (\inst1|srom|rom_block|auto_generated|q_a [1] & (\ALU|SEL4_A|inst4|inst2[0]~4_combout  $ (((!\inst1|srom|rom_block|auto_generated|q_a [0] & !\ALU|ALUCOMB|logic|inst4|inst2[0]~0_combout ))))) # 
// (!\inst1|srom|rom_block|auto_generated|q_a [1] & (\ALU|ALUCOMB|logic|inst4|inst2[0]~0_combout  & ((\inst1|srom|rom_block|auto_generated|q_a [0]) # (!\ALU|SEL4_A|inst4|inst2[0]~4_combout ))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datab(\ALU|SEL4_A|inst4|inst2[0]~4_combout ),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [1]),
	.datad(\ALU|ALUCOMB|logic|inst4|inst2[0]~0_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|logic|inst4|inst2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|logic|inst4|inst2[0]~1 .lut_mask = 16'hCB90;
defparam \ALU|ALUCOMB|logic|inst4|inst2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK~clkctrl .clock_type = "global clock";
defparam \CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneii_lcell_comb \inst|inst2|inst2|inst (
// Equation(s):
// \inst|inst2|inst2|inst~combout  = (\inst|inst1|inst|dffs [2] & (\inst|inst1|inst|dffs [0] & (!\inst1|srom|rom_block|auto_generated|q_a [13] & \inst|inst1|inst|dffs [1])))

	.dataa(\inst|inst1|inst|dffs [2]),
	.datab(\inst|inst1|inst|dffs [0]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [13]),
	.datad(\inst|inst1|inst|dffs [1]),
	.cin(gnd),
	.combout(\inst|inst2|inst2|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst2|inst .lut_mask = 16'h0800;
defparam \inst|inst2|inst2|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneii_lcell_comb \inst|inst2|inst3|inst (
// Equation(s):
// \inst|inst2|inst3|inst~combout  = (\inst|inst2|inst2|inst~combout  & \inst|inst1|inst|dffs [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst2|inst2|inst~combout ),
	.datad(\inst|inst1|inst|dffs [3]),
	.cin(gnd),
	.combout(\inst|inst2|inst3|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst3|inst .lut_mask = 16'hF000;
defparam \inst|inst2|inst3|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X27_Y11
cycloneii_ram_block \inst1|srom|rom_block|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\inst|inst1|inst|dffs [7],\inst|inst1|inst|dffs [6],\inst|inst1|inst|dffs [5],\inst|inst1|inst|dffs [4],\inst|inst1|inst|dffs [3],\inst|inst1|inst|dffs [2],\inst|inst1|inst|dffs [1],\inst|inst1|inst|dffs [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .init_file = "MIF/alu.mif";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .logical_ram_name = "lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_p601:auto_generated|ALTSYNCRAM";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .port_a_data_width = 18;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 256;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .port_b_data_width = 18;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a6 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000110000000000000000000000000000000000000000000000000000001010000116600CCC03;
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N6
cycloneii_lcell_comb \inst|inst|inst2[7]~9 (
// Equation(s):
// \inst|inst|inst2[7]~9_combout  = (\inst1|srom|rom_block|auto_generated|q_a [12] & (((\inst1|srom|rom_block|auto_generated|q_a [23])))) # (!\inst1|srom|rom_block|auto_generated|q_a [12] & (\inst|inst2|inst6|inst~combout  $ (((\inst|inst1|inst|dffs [7])))))

	.dataa(\inst|inst2|inst6|inst~combout ),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [23]),
	.datac(\inst|inst1|inst|dffs [7]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst|inst|inst2[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst2[7]~9 .lut_mask = 16'hCC5A;
defparam \inst|inst|inst2[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLRN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLRN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLRN));
// synopsys translate_off
defparam \CLRN~I .input_async_reset = "none";
defparam \CLRN~I .input_power_up = "low";
defparam \CLRN~I .input_register_mode = "none";
defparam \CLRN~I .input_sync_reset = "none";
defparam \CLRN~I .oe_async_reset = "none";
defparam \CLRN~I .oe_power_up = "low";
defparam \CLRN~I .oe_register_mode = "none";
defparam \CLRN~I .oe_sync_reset = "none";
defparam \CLRN~I .operation_mode = "input";
defparam \CLRN~I .output_async_reset = "none";
defparam \CLRN~I .output_power_up = "low";
defparam \CLRN~I .output_register_mode = "none";
defparam \CLRN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \CLRN~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLRN~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLRN~clkctrl_outclk ));
// synopsys translate_off
defparam \CLRN~clkctrl .clock_type = "global clock";
defparam \CLRN~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X28_Y11_N7
cycloneii_lcell_ff \inst|inst1|inst|dffs[7] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst|inst|inst2[7]~9_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst|dffs [7]));

// Location: LCCOMB_X28_Y11_N30
cycloneii_lcell_comb \inst|inst2|inst5|inst (
// Equation(s):
// \inst|inst2|inst5|inst~combout  = (\inst|inst1|inst|dffs [4] & (\inst|inst1|inst|dffs [5] & (\inst|inst2|inst2|inst~combout  & \inst|inst1|inst|dffs [3])))

	.dataa(\inst|inst1|inst|dffs [4]),
	.datab(\inst|inst1|inst|dffs [5]),
	.datac(\inst|inst2|inst2|inst~combout ),
	.datad(\inst|inst1|inst|dffs [3]),
	.cin(gnd),
	.combout(\inst|inst2|inst5|inst~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst5|inst .lut_mask = 16'h8000;
defparam \inst|inst2|inst5|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneii_lcell_comb \inst|inst|inst2[6]~8 (
// Equation(s):
// \inst|inst|inst2[6]~8_combout  = (\inst1|srom|rom_block|auto_generated|q_a [12] & (\inst1|srom|rom_block|auto_generated|q_a [22])) # (!\inst1|srom|rom_block|auto_generated|q_a [12] & ((\inst|inst1|inst|dffs [6] $ (\inst|inst2|inst5|inst~combout ))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [12]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [22]),
	.datac(\inst|inst1|inst|dffs [6]),
	.datad(\inst|inst2|inst5|inst~combout ),
	.cin(gnd),
	.combout(\inst|inst|inst2[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst2[6]~8 .lut_mask = 16'h8DD8;
defparam \inst|inst|inst2[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N13
cycloneii_lcell_ff \inst|inst1|inst|dffs[6] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst|inst|inst2[6]~8_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst|dffs [6]));

// Location: LCCOMB_X28_Y11_N28
cycloneii_lcell_comb \inst|inst|inst2[5]~6 (
// Equation(s):
// \inst|inst|inst2[5]~6_combout  = (!\inst1|srom|rom_block|auto_generated|q_a [12] & (\inst|inst1|inst|dffs [5] $ (((\inst|inst2|inst3|inst~combout  & \inst|inst1|inst|dffs [4])))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [12]),
	.datab(\inst|inst2|inst3|inst~combout ),
	.datac(\inst|inst1|inst|dffs [4]),
	.datad(\inst|inst1|inst|dffs [5]),
	.cin(gnd),
	.combout(\inst|inst|inst2[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst2[5]~6 .lut_mask = 16'h1540;
defparam \inst|inst|inst2[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneii_lcell_comb \inst|inst|inst2[5]~7 (
// Equation(s):
// \inst|inst|inst2[5]~7_combout  = (\inst|inst|inst2[5]~6_combout ) # ((\inst1|srom|rom_block|auto_generated|q_a [12] & \inst1|srom|rom_block|auto_generated|q_a [21]))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [12]),
	.datab(vcc),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [21]),
	.datad(\inst|inst|inst2[5]~6_combout ),
	.cin(gnd),
	.combout(\inst|inst|inst2[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst2[5]~7 .lut_mask = 16'hFFA0;
defparam \inst|inst|inst2[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N19
cycloneii_lcell_ff \inst|inst1|inst|dffs[5] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst|inst|inst2[5]~7_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst|dffs [5]));

// Location: LCCOMB_X28_Y11_N16
cycloneii_lcell_comb \inst|inst|inst2[4]~5 (
// Equation(s):
// \inst|inst|inst2[4]~5_combout  = (\inst1|srom|rom_block|auto_generated|q_a [12] & (\inst1|srom|rom_block|auto_generated|q_a [20])) # (!\inst1|srom|rom_block|auto_generated|q_a [12] & ((\inst|inst2|inst3|inst~combout  $ (\inst|inst1|inst|dffs [4]))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [20]),
	.datab(\inst|inst2|inst3|inst~combout ),
	.datac(\inst|inst1|inst|dffs [4]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst|inst|inst2[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst2[4]~5 .lut_mask = 16'hAA3C;
defparam \inst|inst|inst2[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N17
cycloneii_lcell_ff \inst|inst1|inst|dffs[4] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst|inst|inst2[4]~5_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst|dffs [4]));

// Location: LCCOMB_X28_Y11_N26
cycloneii_lcell_comb \inst|inst|inst2[3]~4 (
// Equation(s):
// \inst|inst|inst2[3]~4_combout  = (\inst1|srom|rom_block|auto_generated|q_a [12] & (((\inst1|srom|rom_block|auto_generated|q_a [19])))) # (!\inst1|srom|rom_block|auto_generated|q_a [12] & (\inst|inst2|inst2|inst~combout  $ (((\inst|inst1|inst|dffs [3])))))

	.dataa(\inst|inst2|inst2|inst~combout ),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [19]),
	.datac(\inst|inst1|inst|dffs [3]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst|inst|inst2[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst2[3]~4 .lut_mask = 16'hCC5A;
defparam \inst|inst|inst2[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N27
cycloneii_lcell_ff \inst|inst1|inst|dffs[3] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst|inst|inst2[3]~4_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst|dffs [3]));

// Location: LCCOMB_X28_Y11_N2
cycloneii_lcell_comb \inst|inst2|inst2|inst2 (
// Equation(s):
// \inst|inst2|inst2|inst2~combout  = \inst|inst1|inst|dffs [2] $ (((\inst|inst1|inst|dffs [0] & (!\inst1|srom|rom_block|auto_generated|q_a [13] & \inst|inst1|inst|dffs [1]))))

	.dataa(\inst|inst1|inst|dffs [2]),
	.datab(\inst|inst1|inst|dffs [0]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [13]),
	.datad(\inst|inst1|inst|dffs [1]),
	.cin(gnd),
	.combout(\inst|inst2|inst2|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst2|inst2|inst2 .lut_mask = 16'hA6AA;
defparam \inst|inst2|inst2|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N8
cycloneii_lcell_comb \inst|inst|inst2[2]~3 (
// Equation(s):
// \inst|inst|inst2[2]~3_combout  = (\inst1|srom|rom_block|auto_generated|q_a [12] & ((\inst1|srom|rom_block|auto_generated|q_a [18]))) # (!\inst1|srom|rom_block|auto_generated|q_a [12] & (\inst|inst2|inst2|inst2~combout ))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [12]),
	.datab(\inst|inst2|inst2|inst2~combout ),
	.datac(vcc),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst|inst|inst2[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst2[2]~3 .lut_mask = 16'hEE44;
defparam \inst|inst|inst2[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N9
cycloneii_lcell_ff \inst|inst1|inst|dffs[2] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst|inst|inst2[2]~3_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst|dffs [2]));

// Location: LCCOMB_X28_Y11_N4
cycloneii_lcell_comb \inst|inst|inst2[1]~1 (
// Equation(s):
// \inst|inst|inst2[1]~1_combout  = (!\inst1|srom|rom_block|auto_generated|q_a [12] & (\inst|inst1|inst|dffs [1] $ (((\inst|inst1|inst|dffs [0] & !\inst1|srom|rom_block|auto_generated|q_a [13])))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [12]),
	.datab(\inst|inst1|inst|dffs [0]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [13]),
	.datad(\inst|inst1|inst|dffs [1]),
	.cin(gnd),
	.combout(\inst|inst|inst2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst2[1]~1 .lut_mask = 16'h5104;
defparam \inst|inst|inst2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneii_lcell_comb \inst|inst|inst2[1]~2 (
// Equation(s):
// \inst|inst|inst2[1]~2_combout  = (\inst|inst|inst2[1]~1_combout ) # ((\inst1|srom|rom_block|auto_generated|q_a [17] & \inst1|srom|rom_block|auto_generated|q_a [12]))

	.dataa(vcc),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [17]),
	.datac(\inst|inst|inst2[1]~1_combout ),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst|inst|inst2[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst2[1]~2 .lut_mask = 16'hFCF0;
defparam \inst|inst|inst2[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N23
cycloneii_lcell_ff \inst|inst1|inst|dffs[1] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst|inst|inst2[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst|dffs [1]));

// Location: LCCOMB_X28_Y11_N0
cycloneii_lcell_comb \inst|inst|inst2[0]~0 (
// Equation(s):
// \inst|inst|inst2[0]~0_combout  = (\inst1|srom|rom_block|auto_generated|q_a [12] & (((\inst1|srom|rom_block|auto_generated|q_a [16])))) # (!\inst1|srom|rom_block|auto_generated|q_a [12] & (\inst1|srom|rom_block|auto_generated|q_a [13] $ 
// (((!\inst|inst1|inst|dffs [0])))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [13]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [16]),
	.datac(\inst|inst1|inst|dffs [0]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst|inst|inst2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst|inst2[0]~0 .lut_mask = 16'hCCA5;
defparam \inst|inst|inst2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y11_N1
cycloneii_lcell_ff \inst|inst1|inst|dffs[0] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\inst|inst|inst2[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst1|inst|dffs [0]));

// Location: M4K_X27_Y12
cycloneii_ram_block \inst1|srom|rom_block|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(6'b000000),
	.portaaddr({\inst|inst1|inst|dffs [7],\inst|inst1|inst|dffs [6],\inst|inst1|inst|dffs [5],\inst|inst1|inst|dffs [4],\inst|inst1|inst|dffs [3],\inst|inst1|inst|dffs [2],\inst|inst1|inst|dffs [1],\inst|inst1|inst|dffs [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(6'b000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .init_file = "MIF/alu.mif";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_p601:auto_generated|ALTSYNCRAM";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_width = 6;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .port_b_data_width = 6;
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst1|srom|rom_block|auto_generated|ram_block1a0 .mem_init0 = 1536'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000020400;
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneii_lcell_comb \ALU|24|inst8 (
// Equation(s):
// \ALU|24|inst8~combout  = (\inst1|srom|rom_block|auto_generated|q_a [6] & (\inst1|srom|rom_block|auto_generated|q_a [4] & \inst1|srom|rom_block|auto_generated|q_a [5]))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [6]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [4]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|24|inst8~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|24|inst8 .lut_mask = 16'h8080;
defparam \ALU|24|inst8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y11_N11
cycloneii_lcell_ff \ALU|inst7|inst|dffs[7] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|ALUCOMB|inst|inst4|inst2[7]~9_combout ),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ALU|24|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst7|inst|dffs [7]));

// Location: LCCOMB_X25_Y10_N28
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst2[7]~1 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst2[7]~1_combout  = (\inst1|srom|rom_block|auto_generated|q_a [8] & (((\inst1|srom|rom_block|auto_generated|q_a [9])))) # (!\inst1|srom|rom_block|auto_generated|q_a [8] & ((\inst1|srom|rom_block|auto_generated|q_a [9] & 
// (\ALU|inst6|inst|dffs [7])) # (!\inst1|srom|rom_block|auto_generated|q_a [9] & ((\ALU|inst|inst|dffs [7])))))

	.dataa(\ALU|inst6|inst|dffs [7]),
	.datab(\ALU|inst|inst|dffs [7]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [8]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst2[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst2[7]~1 .lut_mask = 16'hFA0C;
defparam \ALU|SEL4_A|inst4|inst2[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst2[7]~2 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst2[7]~2_combout  = (\inst1|srom|rom_block|auto_generated|q_a [8] & ((\ALU|SEL4_A|inst4|inst2[7]~1_combout  & ((\ALU|inst7|inst|dffs [7]))) # (!\ALU|SEL4_A|inst4|inst2[7]~1_combout  & (\ALU|inst5|inst|dffs [7])))) # 
// (!\inst1|srom|rom_block|auto_generated|q_a [8] & (((\ALU|SEL4_A|inst4|inst2[7]~1_combout ))))

	.dataa(\ALU|inst5|inst|dffs [7]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [8]),
	.datac(\ALU|inst7|inst|dffs [7]),
	.datad(\ALU|SEL4_A|inst4|inst2[7]~1_combout ),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst2[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst2[7]~2 .lut_mask = 16'hF388;
defparam \ALU|SEL4_A|inst4|inst2[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[1]~0 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  = (\inst1|srom|rom_block|auto_generated|q_a [2] & (((\inst1|srom|rom_block|auto_generated|q_a [1]) # (\inst1|srom|rom_block|auto_generated|q_a [3])) # (!\inst1|srom|rom_block|auto_generated|q_a [0])))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [2]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [1]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[1]~0 .lut_mask = 16'hAAA2;
defparam \ALU|ALUCOMB|inst|inst4|inst2[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[1]~1 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  = (\inst1|srom|rom_block|auto_generated|q_a [2] & (!\inst1|srom|rom_block|auto_generated|q_a [3] & ((\inst1|srom|rom_block|auto_generated|q_a [0]) # (\inst1|srom|rom_block|auto_generated|q_a [1]))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [2]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [1]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[1]~1 .lut_mask = 16'h00A8;
defparam \ALU|ALUCOMB|inst|inst4|inst2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneii_lcell_comb \ALU|SEL2_B|inst2[6]~0 (
// Equation(s):
// \ALU|SEL2_B|inst2[6]~0_combout  = (\inst1|srom|rom_block|auto_generated|q_a [7] & ((\inst1|srom|rom_block|auto_generated|q_a [22]))) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & (\ALU|SEL4_B|inst4|inst2[6]~15_combout ))

	.dataa(\ALU|SEL4_B|inst4|inst2[6]~15_combout ),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datac(vcc),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\ALU|SEL2_B|inst2[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL2_B|inst2[6]~0 .lut_mask = 16'hEE22;
defparam \ALU|SEL2_B|inst2[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneii_lcell_comb \ALU|24|inst (
// Equation(s):
// \ALU|24|inst~combout  = (\inst1|srom|rom_block|auto_generated|q_a [6] & (!\inst1|srom|rom_block|auto_generated|q_a [4] & !\inst1|srom|rom_block|auto_generated|q_a [5]))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [6]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [4]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|24|inst~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|24|inst .lut_mask = 16'h0202;
defparam \ALU|24|inst .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N17
cycloneii_lcell_ff \ALU|inst|inst|dffs[6] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|ALUCOMB|inst|inst4|inst2[6]~13_combout ),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ALU|24|inst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst|inst|dffs [6]));

// Location: LCCOMB_X24_Y12_N4
cycloneii_lcell_comb \ALU|SEL4_B|inst4|inst2[6]~14 (
// Equation(s):
// \ALU|SEL4_B|inst4|inst2[6]~14_combout  = (\inst1|srom|rom_block|auto_generated|q_a [11] & (((\inst1|srom|rom_block|auto_generated|q_a [10])))) # (!\inst1|srom|rom_block|auto_generated|q_a [11] & ((\inst1|srom|rom_block|auto_generated|q_a [10] & 
// (\ALU|inst5|inst|dffs [6])) # (!\inst1|srom|rom_block|auto_generated|q_a [10] & ((\ALU|inst|inst|dffs [6])))))

	.dataa(\ALU|inst5|inst|dffs [6]),
	.datab(\ALU|inst|inst|dffs [6]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [11]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\ALU|SEL4_B|inst4|inst2[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_B|inst4|inst2[6]~14 .lut_mask = 16'hFA0C;
defparam \ALU|SEL4_B|inst4|inst2[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneii_lcell_comb \ALU|SEL4_B|inst4|inst2[6]~15 (
// Equation(s):
// \ALU|SEL4_B|inst4|inst2[6]~15_combout  = (\inst1|srom|rom_block|auto_generated|q_a [11] & ((\ALU|SEL4_B|inst4|inst2[6]~14_combout  & ((\ALU|inst7|inst|dffs [6]))) # (!\ALU|SEL4_B|inst4|inst2[6]~14_combout  & (\ALU|inst6|inst|dffs [6])))) # 
// (!\inst1|srom|rom_block|auto_generated|q_a [11] & (((\ALU|SEL4_B|inst4|inst2[6]~14_combout ))))

	.dataa(\ALU|inst6|inst|dffs [6]),
	.datab(\ALU|inst7|inst|dffs [6]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [11]),
	.datad(\ALU|SEL4_B|inst4|inst2[6]~14_combout ),
	.cin(gnd),
	.combout(\ALU|SEL4_B|inst4|inst2[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_B|inst4|inst2[6]~15 .lut_mask = 16'hCFA0;
defparam \ALU|SEL4_B|inst4|inst2[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneii_lcell_comb \ALU|ALUCOMB|logic|inst|inst2[6]~16 (
// Equation(s):
// \ALU|ALUCOMB|logic|inst|inst2[6]~16_combout  = (\inst1|srom|rom_block|auto_generated|q_a [7] & ((\inst1|srom|rom_block|auto_generated|q_a [22]))) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & (\ALU|SEL4_B|inst4|inst2[6]~15_combout ))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datab(vcc),
	.datac(\ALU|SEL4_B|inst4|inst2[6]~15_combout ),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|logic|inst|inst2[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|logic|inst|inst2[6]~16 .lut_mask = 16'hFA50;
defparam \ALU|ALUCOMB|logic|inst|inst2[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneii_lcell_comb \ALU|24|inst6 (
// Equation(s):
// \ALU|24|inst6~combout  = (\inst1|srom|rom_block|auto_generated|q_a [6] & (\inst1|srom|rom_block|auto_generated|q_a [4] & !\inst1|srom|rom_block|auto_generated|q_a [5]))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [6]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [4]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|24|inst6~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|24|inst6 .lut_mask = 16'h0808;
defparam \ALU|24|inst6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N31
cycloneii_lcell_ff \ALU|inst5|inst|dffs[6] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|ALUCOMB|inst|inst4|inst2[6]~13_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst5|inst|dffs [6]));

// Location: LCCOMB_X24_Y12_N16
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst[6]~0 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst[6]~0_combout  = (!\inst1|srom|rom_block|auto_generated|q_a [9] & ((\inst1|srom|rom_block|auto_generated|q_a [8] & ((\ALU|inst5|inst|dffs [6]))) # (!\inst1|srom|rom_block|auto_generated|q_a [8] & (\ALU|inst|inst|dffs [6]))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [9]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [8]),
	.datac(\ALU|inst|inst|dffs [6]),
	.datad(\ALU|inst5|inst|dffs [6]),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst[6]~0 .lut_mask = 16'h5410;
defparam \ALU|SEL4_A|inst4|inst[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneii_lcell_comb \ALU|ALUCOMB|logic|inst|inst2[6]~22 (
// Equation(s):
// \ALU|ALUCOMB|logic|inst|inst2[6]~22_combout  = (\inst1|srom|rom_block|auto_generated|q_a [0] & ((\ALU|ALUCOMB|logic|inst|inst2[6]~16_combout ) # ((\ALU|SEL4_A|inst4|inst[6]~0_combout ) # (\ALU|SEL4_A|inst4|inst1[6]~0_combout )))) # 
// (!\inst1|srom|rom_block|auto_generated|q_a [0] & (\ALU|ALUCOMB|logic|inst|inst2[6]~16_combout  & ((\ALU|SEL4_A|inst4|inst[6]~0_combout ) # (\ALU|SEL4_A|inst4|inst1[6]~0_combout ))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datab(\ALU|ALUCOMB|logic|inst|inst2[6]~16_combout ),
	.datac(\ALU|SEL4_A|inst4|inst[6]~0_combout ),
	.datad(\ALU|SEL4_A|inst4|inst1[6]~0_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|logic|inst|inst2[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|logic|inst|inst2[6]~22 .lut_mask = 16'hEEE8;
defparam \ALU|ALUCOMB|logic|inst|inst2[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[1]~2 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  = (\inst1|srom|rom_block|auto_generated|q_a [3] & ((\inst1|srom|rom_block|auto_generated|q_a [0]) # (!\inst1|srom|rom_block|auto_generated|q_a [1])))

	.dataa(vcc),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [1]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[1]~2 .lut_mask = 16'hCF00;
defparam \ALU|ALUCOMB|inst|inst4|inst2[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst[6] (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst [6] = \inst1|srom|rom_block|auto_generated|q_a [0] $ (((\inst1|srom|rom_block|auto_generated|q_a [7] & (\inst1|srom|rom_block|auto_generated|q_a [22])) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & 
// ((\ALU|SEL4_B|inst4|inst2[6]~15_combout )))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [22]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datad(\ALU|SEL4_B|inst4|inst2[6]~15_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst [6]),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst[6] .lut_mask = 16'h2D78;
defparam \ALU|ALUCOMB|add/sub|inst[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneii_lcell_comb \ALU|inst5|inst|dffs[5]~feeder (
// Equation(s):
// \ALU|inst5|inst|dffs[5]~feeder_combout  = \ALU|ALUCOMB|inst|inst4|inst2[5]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[5]~17_combout ),
	.cin(gnd),
	.combout(\ALU|inst5|inst|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|inst5|inst|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \ALU|inst5|inst|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y12_N17
cycloneii_lcell_ff \ALU|inst5|inst|dffs[5] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|inst5|inst|dffs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst5|inst|dffs [5]));

// Location: LCCOMB_X26_Y11_N6
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst[5]~1 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst[5]~1_combout  = (!\inst1|srom|rom_block|auto_generated|q_a [9] & ((\inst1|srom|rom_block|auto_generated|q_a [8] & ((\ALU|inst5|inst|dffs [5]))) # (!\inst1|srom|rom_block|auto_generated|q_a [8] & (\ALU|inst|inst|dffs [5]))))

	.dataa(\ALU|inst|inst|dffs [5]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [8]),
	.datac(\ALU|inst5|inst|dffs [5]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst[5]~1 .lut_mask = 16'h00E2;
defparam \ALU|SEL4_A|inst4|inst[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst2[5]~5 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst2[5]~5_combout  = (\ALU|SEL4_A|inst4|inst[5]~1_combout ) # (\ALU|SEL4_A|inst4|inst1[5]~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|SEL4_A|inst4|inst[5]~1_combout ),
	.datad(\ALU|SEL4_A|inst4|inst1[5]~1_combout ),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst2[5]~5 .lut_mask = 16'hFFF0;
defparam \ALU|SEL4_A|inst4|inst2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[1]~3 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  = (\inst1|srom|rom_block|auto_generated|q_a [1] & \inst1|srom|rom_block|auto_generated|q_a [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [1]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[1]~3 .lut_mask = 16'hF000;
defparam \ALU|ALUCOMB|inst|inst4|inst2[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneii_lcell_comb \ALU|inst7|inst|dffs[3]~feeder (
// Equation(s):
// \ALU|inst7|inst|dffs[3]~feeder_combout  = \ALU|ALUCOMB|inst|inst4|inst2[3]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[3]~25_combout ),
	.cin(gnd),
	.combout(\ALU|inst7|inst|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|inst7|inst|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \ALU|inst7|inst|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y11_N27
cycloneii_lcell_ff \ALU|inst7|inst|dffs[3] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|inst7|inst|dffs[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst7|inst|dffs [3]));

// Location: LCCOMB_X22_Y11_N26
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst1[3]~3 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst1[3]~3_combout  = (\inst1|srom|rom_block|auto_generated|q_a [9] & ((\inst1|srom|rom_block|auto_generated|q_a [8] & ((\ALU|inst7|inst|dffs [3]))) # (!\inst1|srom|rom_block|auto_generated|q_a [8] & (\ALU|inst6|inst|dffs [3]))))

	.dataa(\ALU|inst6|inst|dffs [3]),
	.datab(\ALU|inst7|inst|dffs [3]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [8]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst1[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst1[3]~3 .lut_mask = 16'hCA00;
defparam \ALU|SEL4_A|inst4|inst1[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneii_lcell_comb \ALU|24|inst7 (
// Equation(s):
// \ALU|24|inst7~combout  = (\inst1|srom|rom_block|auto_generated|q_a [6] & (!\inst1|srom|rom_block|auto_generated|q_a [4] & \inst1|srom|rom_block|auto_generated|q_a [5]))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [6]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [4]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|24|inst7~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|24|inst7 .lut_mask = 16'h2020;
defparam \ALU|24|inst7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N11
cycloneii_lcell_ff \ALU|inst6|inst|dffs[2] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|ALUCOMB|inst|inst4|inst2[2]~29_combout ),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ALU|24|inst7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst6|inst|dffs [2]));

// Location: LCCOMB_X23_Y11_N10
cycloneii_lcell_comb \ALU|SEL4_B|inst4|inst2[2]~6 (
// Equation(s):
// \ALU|SEL4_B|inst4|inst2[2]~6_combout  = (\inst1|srom|rom_block|auto_generated|q_a [11] & (((\inst1|srom|rom_block|auto_generated|q_a [10])))) # (!\inst1|srom|rom_block|auto_generated|q_a [11] & ((\inst1|srom|rom_block|auto_generated|q_a [10] & 
// (\ALU|inst5|inst|dffs [2])) # (!\inst1|srom|rom_block|auto_generated|q_a [10] & ((\ALU|inst|inst|dffs [2])))))

	.dataa(\ALU|inst5|inst|dffs [2]),
	.datab(\ALU|inst|inst|dffs [2]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [11]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\ALU|SEL4_B|inst4|inst2[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_B|inst4|inst2[2]~6 .lut_mask = 16'hFA0C;
defparam \ALU|SEL4_B|inst4|inst2[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneii_lcell_comb \ALU|SEL4_B|inst4|inst2[2]~7 (
// Equation(s):
// \ALU|SEL4_B|inst4|inst2[2]~7_combout  = (\inst1|srom|rom_block|auto_generated|q_a [11] & ((\ALU|SEL4_B|inst4|inst2[2]~6_combout  & (\ALU|inst7|inst|dffs [2])) # (!\ALU|SEL4_B|inst4|inst2[2]~6_combout  & ((\ALU|inst6|inst|dffs [2]))))) # 
// (!\inst1|srom|rom_block|auto_generated|q_a [11] & (((\ALU|SEL4_B|inst4|inst2[2]~6_combout ))))

	.dataa(\ALU|inst7|inst|dffs [2]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [11]),
	.datac(\ALU|inst6|inst|dffs [2]),
	.datad(\ALU|SEL4_B|inst4|inst2[2]~6_combout ),
	.cin(gnd),
	.combout(\ALU|SEL4_B|inst4|inst2[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_B|inst4|inst2[2]~7 .lut_mask = 16'hBBC0;
defparam \ALU|SEL4_B|inst4|inst2[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneii_lcell_comb \ALU|SEL2_B|inst2[2]~2 (
// Equation(s):
// \ALU|SEL2_B|inst2[2]~2_combout  = (\inst1|srom|rom_block|auto_generated|q_a [7] & ((\inst1|srom|rom_block|auto_generated|q_a [18]))) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & (\ALU|SEL4_B|inst4|inst2[2]~7_combout ))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datab(vcc),
	.datac(\ALU|SEL4_B|inst4|inst2[2]~7_combout ),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\ALU|SEL2_B|inst2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL2_B|inst2[2]~2 .lut_mask = 16'hFA50;
defparam \ALU|SEL2_B|inst2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneii_lcell_comb \ALU|ALUCOMB|logic|inst|inst2[2]~20 (
// Equation(s):
// \ALU|ALUCOMB|logic|inst|inst2[2]~20_combout  = (\inst1|srom|rom_block|auto_generated|q_a [7] & ((\inst1|srom|rom_block|auto_generated|q_a [18]))) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & (\ALU|SEL4_B|inst4|inst2[2]~7_combout ))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datab(vcc),
	.datac(\ALU|SEL4_B|inst4|inst2[2]~7_combout ),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|logic|inst|inst2[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|logic|inst|inst2[2]~20 .lut_mask = 16'hFA50;
defparam \ALU|ALUCOMB|logic|inst|inst2[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneii_lcell_comb \ALU|ALUCOMB|logic|inst|inst2[2]~26 (
// Equation(s):
// \ALU|ALUCOMB|logic|inst|inst2[2]~26_combout  = (\inst1|srom|rom_block|auto_generated|q_a [0] & ((\ALU|SEL4_A|inst4|inst1[2]~4_combout ) # ((\ALU|SEL4_A|inst4|inst[2]~4_combout ) # (\ALU|ALUCOMB|logic|inst|inst2[2]~20_combout )))) # 
// (!\inst1|srom|rom_block|auto_generated|q_a [0] & (\ALU|ALUCOMB|logic|inst|inst2[2]~20_combout  & ((\ALU|SEL4_A|inst4|inst1[2]~4_combout ) # (\ALU|SEL4_A|inst4|inst[2]~4_combout ))))

	.dataa(\ALU|SEL4_A|inst4|inst1[2]~4_combout ),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datac(\ALU|SEL4_A|inst4|inst[2]~4_combout ),
	.datad(\ALU|ALUCOMB|logic|inst|inst2[2]~20_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|logic|inst|inst2[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|logic|inst|inst2[2]~26 .lut_mask = 16'hFEC8;
defparam \ALU|ALUCOMB|logic|inst|inst2[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[2]~26 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[2]~26_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout )))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & 
// ((\ALU|ALUCOMB|logic|inst|inst2[2]~26_combout ))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & (\ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst1|inst2~2_combout ))))

	.dataa(\ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst1|inst2~2_combout ),
	.datab(\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout ),
	.datac(\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout ),
	.datad(\ALU|ALUCOMB|logic|inst|inst2[2]~26_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[2]~26 .lut_mask = 16'hF2C2;
defparam \ALU|ALUCOMB|inst|inst4|inst2[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[2]~27 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[2]~27_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & (\ALU|SEL4_A|inst4|inst2[2]~8_combout  $ (((\ALU|SEL2_B|inst2[2]~2_combout ) # (\ALU|ALUCOMB|inst|inst4|inst2[2]~26_combout ))))) # 
// (!\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[2]~26_combout ))))

	.dataa(\ALU|SEL4_A|inst4|inst2[2]~8_combout ),
	.datab(\ALU|SEL2_B|inst2[2]~2_combout ),
	.datac(\ALU|ALUCOMB|inst|inst4|inst2[2]~26_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[2]~27 .lut_mask = 16'h56F0;
defparam \ALU|ALUCOMB|inst|inst4|inst2[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[2]~28 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[2]~28_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout )))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & 
// (\ALU|SEL4_A|inst4|inst2[2]~8_combout )) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[2]~27_combout )))))

	.dataa(\ALU|SEL4_A|inst4|inst2[2]~8_combout ),
	.datab(\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout ),
	.datac(\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[2]~27_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[2]~28 .lut_mask = 16'hE3E0;
defparam \ALU|ALUCOMB|inst|inst4|inst2[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[2]~29 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[2]~29_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[2]~28_combout  & ((\ALU|SEL4_A|inst4|inst2[3]~7_combout ))) # (!\ALU|ALUCOMB|inst|inst4|inst2[2]~28_combout  & 
// (\ALU|SEL4_A|inst4|inst2[1]~9_combout )))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[2]~28_combout ))))

	.dataa(\ALU|SEL4_A|inst4|inst2[1]~9_combout ),
	.datab(\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout ),
	.datac(\ALU|SEL4_A|inst4|inst2[3]~7_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[2]~28_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[2]~29 .lut_mask = 16'hF388;
defparam \ALU|ALUCOMB|inst|inst4|inst2[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneii_lcell_comb \ALU|inst|inst|dffs[2]~feeder (
// Equation(s):
// \ALU|inst|inst|dffs[2]~feeder_combout  = \ALU|ALUCOMB|inst|inst4|inst2[2]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[2]~29_combout ),
	.cin(gnd),
	.combout(\ALU|inst|inst|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|inst|inst|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \ALU|inst|inst|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y11_N23
cycloneii_lcell_ff \ALU|inst|inst|dffs[2] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|inst|inst|dffs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst|inst|dffs [2]));

// Location: LCCOMB_X23_Y11_N26
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst[2]~4 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst[2]~4_combout  = (!\inst1|srom|rom_block|auto_generated|q_a [9] & ((\inst1|srom|rom_block|auto_generated|q_a [8] & (\ALU|inst5|inst|dffs [2])) # (!\inst1|srom|rom_block|auto_generated|q_a [8] & ((\ALU|inst|inst|dffs [2])))))

	.dataa(\ALU|inst5|inst|dffs [2]),
	.datab(\ALU|inst|inst|dffs [2]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [9]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst[2]~4 .lut_mask = 16'h0A0C;
defparam \ALU|SEL4_A|inst4|inst[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst1[2]~4 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst1[2]~4_combout  = (\inst1|srom|rom_block|auto_generated|q_a [9] & ((\inst1|srom|rom_block|auto_generated|q_a [8] & (\ALU|inst7|inst|dffs [2])) # (!\inst1|srom|rom_block|auto_generated|q_a [8] & ((\ALU|inst6|inst|dffs [2])))))

	.dataa(\ALU|inst7|inst|dffs [2]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [8]),
	.datac(\ALU|inst6|inst|dffs [2]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst1[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst1[2]~4 .lut_mask = 16'hB800;
defparam \ALU|SEL4_A|inst4|inst1[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneii_lcell_comb \ALU|inst|inst|dffs[1]~feeder (
// Equation(s):
// \ALU|inst|inst|dffs[1]~feeder_combout  = \ALU|ALUCOMB|inst|inst4|inst2[1]~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[1]~33_combout ),
	.cin(gnd),
	.combout(\ALU|inst|inst|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|inst|inst|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \ALU|inst|inst|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N25
cycloneii_lcell_ff \ALU|inst|inst|dffs[1] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|inst|inst|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst|inst|dffs [1]));

// Location: LCFF_X25_Y10_N31
cycloneii_lcell_ff \ALU|inst5|inst|dffs[1] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|ALUCOMB|inst|inst4|inst2[1]~33_combout ),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ALU|24|inst6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst5|inst|dffs [1]));

// Location: LCCOMB_X25_Y11_N20
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst[1]~5 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst[1]~5_combout  = (!\inst1|srom|rom_block|auto_generated|q_a [9] & ((\inst1|srom|rom_block|auto_generated|q_a [8] & ((\ALU|inst5|inst|dffs [1]))) # (!\inst1|srom|rom_block|auto_generated|q_a [8] & (\ALU|inst|inst|dffs [1]))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [8]),
	.datab(\ALU|inst|inst|dffs [1]),
	.datac(\ALU|inst5|inst|dffs [1]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst[1]~5 .lut_mask = 16'h00E4;
defparam \ALU|SEL4_A|inst4|inst[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst2[1]~9 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst2[1]~9_combout  = (\ALU|SEL4_A|inst4|inst1[1]~5_combout ) # (\ALU|SEL4_A|inst4|inst[1]~5_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|SEL4_A|inst4|inst1[1]~5_combout ),
	.datad(\ALU|SEL4_A|inst4|inst[1]~5_combout ),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst2[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst2[1]~9 .lut_mask = 16'hFFF0;
defparam \ALU|SEL4_A|inst4|inst2[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneii_lcell_comb \ALU|ALUCOMB|shift|inst|inst4|inst2[0]~0 (
// Equation(s):
// \ALU|ALUCOMB|shift|inst|inst4|inst2[0]~0_combout  = (\inst1|srom|rom_block|auto_generated|q_a [1] & (((\ALU|SEL4_A|inst4|inst2[1]~9_combout )))) # (!\inst1|srom|rom_block|auto_generated|q_a [1] & (!\inst1|srom|rom_block|auto_generated|q_a [0] & 
// ((!\ALU|SEL4_A|inst4|inst2[0]~4_combout ))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [1]),
	.datac(\ALU|SEL4_A|inst4|inst2[1]~9_combout ),
	.datad(\ALU|SEL4_A|inst4|inst2[0]~4_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|shift|inst|inst4|inst2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|shift|inst|inst4|inst2[0]~0 .lut_mask = 16'hC0D1;
defparam \ALU|ALUCOMB|shift|inst|inst4|inst2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[0]~35 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[0]~35_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[0]~34_combout  & (((!\inst1|srom|rom_block|auto_generated|q_a [2])) # (!\ALU|SEL4_A|inst4|inst2[0]~4_combout ))) # (!\ALU|ALUCOMB|inst|inst4|inst2[0]~34_combout  & 
// (((\inst1|srom|rom_block|auto_generated|q_a [2] & \ALU|ALUCOMB|shift|inst|inst4|inst2[0]~0_combout ))))

	.dataa(\ALU|ALUCOMB|inst|inst4|inst2[0]~34_combout ),
	.datab(\ALU|SEL4_A|inst4|inst2[0]~4_combout ),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [2]),
	.datad(\ALU|ALUCOMB|shift|inst|inst4|inst2[0]~0_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[0]~35 .lut_mask = 16'h7A2A;
defparam \ALU|ALUCOMB|inst|inst4|inst2[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y11_N1
cycloneii_lcell_ff \ALU|inst7|inst|dffs[0] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|ALUCOMB|inst|inst4|inst2[0]~35_combout ),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ALU|24|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst7|inst|dffs [0]));

// Location: LCFF_X22_Y11_N29
cycloneii_lcell_ff \ALU|inst6|inst|dffs[0] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|ALUCOMB|inst|inst4|inst2[0]~35_combout ),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ALU|24|inst7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst6|inst|dffs [0]));

// Location: LCCOMB_X26_Y11_N4
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst2[0]~3 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst2[0]~3_combout  = (\inst1|srom|rom_block|auto_generated|q_a [8] & (((\inst1|srom|rom_block|auto_generated|q_a [9])))) # (!\inst1|srom|rom_block|auto_generated|q_a [8] & ((\inst1|srom|rom_block|auto_generated|q_a [9] & 
// ((!\ALU|inst6|inst|dffs [0]))) # (!\inst1|srom|rom_block|auto_generated|q_a [9] & (!\ALU|inst|inst|dffs [0]))))

	.dataa(\ALU|inst|inst|dffs [0]),
	.datab(\ALU|inst6|inst|dffs [0]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [8]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst2[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst2[0]~3 .lut_mask = 16'hF305;
defparam \ALU|SEL4_A|inst4|inst2[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst2[0]~4 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst2[0]~4_combout  = (\inst1|srom|rom_block|auto_generated|q_a [8] & ((\ALU|SEL4_A|inst4|inst2[0]~3_combout  & ((!\ALU|inst7|inst|dffs [0]))) # (!\ALU|SEL4_A|inst4|inst2[0]~3_combout  & (!\ALU|inst5|inst|dffs [0])))) # 
// (!\inst1|srom|rom_block|auto_generated|q_a [8] & (((\ALU|SEL4_A|inst4|inst2[0]~3_combout ))))

	.dataa(\ALU|inst5|inst|dffs [0]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [8]),
	.datac(\ALU|inst7|inst|dffs [0]),
	.datad(\ALU|SEL4_A|inst4|inst2[0]~3_combout ),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst2[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst2[0]~4 .lut_mask = 16'h3F44;
defparam \ALU|SEL4_A|inst4|inst2[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneii_lcell_comb \ALU|inst|inst|dffs[0]~feeder (
// Equation(s):
// \ALU|inst|inst|dffs[0]~feeder_combout  = \ALU|ALUCOMB|inst|inst4|inst2[0]~35_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[0]~35_combout ),
	.cin(gnd),
	.combout(\ALU|inst|inst|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|inst|inst|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \ALU|inst|inst|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y11_N25
cycloneii_lcell_ff \ALU|inst|inst|dffs[0] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|inst|inst|dffs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst|inst|dffs [0]));

// Location: LCCOMB_X26_Y11_N30
cycloneii_lcell_comb \ALU|SEL4_B|inst4|inst2[0]~2 (
// Equation(s):
// \ALU|SEL4_B|inst4|inst2[0]~2_combout  = (\inst1|srom|rom_block|auto_generated|q_a [11] & (((\inst1|srom|rom_block|auto_generated|q_a [10])))) # (!\inst1|srom|rom_block|auto_generated|q_a [11] & ((\inst1|srom|rom_block|auto_generated|q_a [10] & 
// (\ALU|inst5|inst|dffs [0])) # (!\inst1|srom|rom_block|auto_generated|q_a [10] & ((\ALU|inst|inst|dffs [0])))))

	.dataa(\ALU|inst5|inst|dffs [0]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [11]),
	.datac(\ALU|inst|inst|dffs [0]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\ALU|SEL4_B|inst4|inst2[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_B|inst4|inst2[0]~2 .lut_mask = 16'hEE30;
defparam \ALU|SEL4_B|inst4|inst2[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneii_lcell_comb \ALU|SEL4_B|inst4|inst2[0]~3 (
// Equation(s):
// \ALU|SEL4_B|inst4|inst2[0]~3_combout  = (\inst1|srom|rom_block|auto_generated|q_a [11] & ((\ALU|SEL4_B|inst4|inst2[0]~2_combout  & ((\ALU|inst7|inst|dffs [0]))) # (!\ALU|SEL4_B|inst4|inst2[0]~2_combout  & (\ALU|inst6|inst|dffs [0])))) # 
// (!\inst1|srom|rom_block|auto_generated|q_a [11] & (((\ALU|SEL4_B|inst4|inst2[0]~2_combout ))))

	.dataa(\ALU|inst6|inst|dffs [0]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [11]),
	.datac(\ALU|inst7|inst|dffs [0]),
	.datad(\ALU|SEL4_B|inst4|inst2[0]~2_combout ),
	.cin(gnd),
	.combout(\ALU|SEL4_B|inst4|inst2[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_B|inst4|inst2[0]~3 .lut_mask = 16'hF388;
defparam \ALU|SEL4_B|inst4|inst2[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneii_lcell_comb \ALU|SEL2_B|inst[0] (
// Equation(s):
// \ALU|SEL2_B|inst [0] = (!\inst1|srom|rom_block|auto_generated|q_a [7] & \ALU|SEL4_B|inst4|inst2[0]~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datad(\ALU|SEL4_B|inst4|inst2[0]~3_combout ),
	.cin(gnd),
	.combout(\ALU|SEL2_B|inst [0]),
	.cout());
// synopsys translate_off
defparam \ALU|SEL2_B|inst[0] .lut_mask = 16'h0F00;
defparam \ALU|SEL2_B|inst[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst2|inst|inst|inst2~0 (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst2|inst|inst|inst2~0_combout  = (\ALU|SEL2_B|inst1 [0] & (!\ALU|SEL4_A|inst4|inst2[0]~4_combout )) # (!\ALU|SEL2_B|inst1 [0] & ((\ALU|SEL2_B|inst [0] & (!\ALU|SEL4_A|inst4|inst2[0]~4_combout )) # (!\ALU|SEL2_B|inst [0] & 
// ((\inst1|srom|rom_block|auto_generated|q_a [0])))))

	.dataa(\ALU|SEL2_B|inst1 [0]),
	.datab(\ALU|SEL4_A|inst4|inst2[0]~4_combout ),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datad(\ALU|SEL2_B|inst [0]),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst2|inst|inst|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst2|inst|inst|inst2~0 .lut_mask = 16'h3372;
defparam \ALU|ALUCOMB|add/sub|inst2|inst|inst|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneii_lcell_comb \ALU|SEL4_B|inst4|inst2[1]~4 (
// Equation(s):
// \ALU|SEL4_B|inst4|inst2[1]~4_combout  = (\inst1|srom|rom_block|auto_generated|q_a [10] & (((\inst1|srom|rom_block|auto_generated|q_a [11])))) # (!\inst1|srom|rom_block|auto_generated|q_a [10] & ((\inst1|srom|rom_block|auto_generated|q_a [11] & 
// (\ALU|inst6|inst|dffs [1])) # (!\inst1|srom|rom_block|auto_generated|q_a [11] & ((\ALU|inst|inst|dffs [1])))))

	.dataa(\ALU|inst6|inst|dffs [1]),
	.datab(\ALU|inst|inst|dffs [1]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [10]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\ALU|SEL4_B|inst4|inst2[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_B|inst4|inst2[1]~4 .lut_mask = 16'hFA0C;
defparam \ALU|SEL4_B|inst4|inst2[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneii_lcell_comb \ALU|SEL4_B|inst4|inst2[1]~5 (
// Equation(s):
// \ALU|SEL4_B|inst4|inst2[1]~5_combout  = (\inst1|srom|rom_block|auto_generated|q_a [10] & ((\ALU|SEL4_B|inst4|inst2[1]~4_combout  & (\ALU|inst7|inst|dffs [1])) # (!\ALU|SEL4_B|inst4|inst2[1]~4_combout  & ((\ALU|inst5|inst|dffs [1]))))) # 
// (!\inst1|srom|rom_block|auto_generated|q_a [10] & (((\ALU|SEL4_B|inst4|inst2[1]~4_combout ))))

	.dataa(\ALU|inst7|inst|dffs [1]),
	.datab(\ALU|inst5|inst|dffs [1]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [10]),
	.datad(\ALU|SEL4_B|inst4|inst2[1]~4_combout ),
	.cin(gnd),
	.combout(\ALU|SEL4_B|inst4|inst2[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_B|inst4|inst2[1]~5 .lut_mask = 16'hAFC0;
defparam \ALU|SEL4_B|inst4|inst2[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst[1] (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst [1] = \inst1|srom|rom_block|auto_generated|q_a [0] $ (((\inst1|srom|rom_block|auto_generated|q_a [7] & ((\inst1|srom|rom_block|auto_generated|q_a [17]))) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & 
// (\ALU|SEL4_B|inst4|inst2[1]~5_combout ))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datac(\ALU|SEL4_B|inst4|inst2[1]~5_combout ),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst [1]),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst[1] .lut_mask = 16'h369C;
defparam \ALU|ALUCOMB|add/sub|inst[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst1|inst2 (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst1|inst2~combout  = \ALU|ALUCOMB|add/sub|inst2|inst|inst|inst2~0_combout  $ (\ALU|ALUCOMB|add/sub|inst [1] $ (((\ALU|SEL4_A|inst4|inst[1]~5_combout ) # (\ALU|SEL4_A|inst4|inst1[1]~5_combout ))))

	.dataa(\ALU|SEL4_A|inst4|inst[1]~5_combout ),
	.datab(\ALU|ALUCOMB|add/sub|inst2|inst|inst|inst2~0_combout ),
	.datac(\ALU|SEL4_A|inst4|inst1[1]~5_combout ),
	.datad(\ALU|ALUCOMB|add/sub|inst [1]),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst1|inst2~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst1|inst2 .lut_mask = 16'hC936;
defparam \ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst1|inst2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[1]~30 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[1]~30_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout )))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & 
// (\ALU|ALUCOMB|inst7 [1])) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & ((\ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst1|inst2~combout )))))

	.dataa(\ALU|ALUCOMB|inst7 [1]),
	.datab(\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout ),
	.datac(\ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst1|inst2~combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[1]~30 .lut_mask = 16'hEE30;
defparam \ALU|ALUCOMB|inst|inst4|inst2[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[1]~31 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[1]~31_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[1]~30_combout  & ((!\ALU|SEL4_A|inst4|inst2[1]~9_combout ))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~30_combout  & 
// (\ALU|ALUCOMB|logic|inst|inst2[1]~27_combout )))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[1]~30_combout ))))

	.dataa(\ALU|ALUCOMB|logic|inst|inst2[1]~27_combout ),
	.datab(\ALU|SEL4_A|inst4|inst2[1]~9_combout ),
	.datac(\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[1]~30_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[1]~31 .lut_mask = 16'h3FA0;
defparam \ALU|ALUCOMB|inst|inst4|inst2[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[1]~32 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[1]~32_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout )) # (!\ALU|SEL4_A|inst4|inst2[0]~4_combout ))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & 
// (((!\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & \ALU|ALUCOMB|inst|inst4|inst2[1]~31_combout ))))

	.dataa(\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout ),
	.datab(\ALU|SEL4_A|inst4|inst2[0]~4_combout ),
	.datac(\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[1]~31_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[1]~32 .lut_mask = 16'hA7A2;
defparam \ALU|ALUCOMB|inst|inst4|inst2[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[1]~33 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[1]~33_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[1]~32_combout  & (\ALU|SEL4_A|inst4|inst2[2]~8_combout )) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~32_combout  & 
// ((\ALU|SEL4_A|inst4|inst2[1]~9_combout ))))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[1]~32_combout ))))

	.dataa(\ALU|SEL4_A|inst4|inst2[2]~8_combout ),
	.datab(\ALU|SEL4_A|inst4|inst2[1]~9_combout ),
	.datac(\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[1]~32_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[1]~33 .lut_mask = 16'hAFC0;
defparam \ALU|ALUCOMB|inst|inst4|inst2[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y10_N31
cycloneii_lcell_ff \ALU|inst7|inst|dffs[1] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|ALUCOMB|inst|inst4|inst2[1]~33_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst7|inst|dffs [1]));

// Location: LCCOMB_X26_Y11_N12
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst1[1]~5 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst1[1]~5_combout  = (\inst1|srom|rom_block|auto_generated|q_a [9] & ((\inst1|srom|rom_block|auto_generated|q_a [8] & ((\ALU|inst7|inst|dffs [1]))) # (!\inst1|srom|rom_block|auto_generated|q_a [8] & (\ALU|inst6|inst|dffs [1]))))

	.dataa(\ALU|inst6|inst|dffs [1]),
	.datab(\ALU|inst7|inst|dffs [1]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [8]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst1[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst1[1]~5 .lut_mask = 16'hCA00;
defparam \ALU|SEL4_A|inst4|inst1[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst2~0 (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst2~0_combout  = (\ALU|ALUCOMB|add/sub|inst [1] & ((\ALU|SEL4_A|inst4|inst[1]~5_combout ) # ((\ALU|SEL4_A|inst4|inst1[1]~5_combout ) # (\ALU|ALUCOMB|add/sub|inst2|inst|inst|inst2~0_combout )))) # 
// (!\ALU|ALUCOMB|add/sub|inst [1] & (\ALU|ALUCOMB|add/sub|inst2|inst|inst|inst2~0_combout  & ((\ALU|SEL4_A|inst4|inst[1]~5_combout ) # (\ALU|SEL4_A|inst4|inst1[1]~5_combout ))))

	.dataa(\ALU|SEL4_A|inst4|inst[1]~5_combout ),
	.datab(\ALU|SEL4_A|inst4|inst1[1]~5_combout ),
	.datac(\ALU|ALUCOMB|add/sub|inst [1]),
	.datad(\ALU|ALUCOMB|add/sub|inst2|inst|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst2~0 .lut_mask = 16'hFEE0;
defparam \ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst2~0 (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst2~0_combout  = (\ALU|ALUCOMB|add/sub|inst [2] & ((\ALU|SEL4_A|inst4|inst[2]~4_combout ) # ((\ALU|SEL4_A|inst4|inst1[2]~4_combout ) # (\ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst2~0_combout )))) # 
// (!\ALU|ALUCOMB|add/sub|inst [2] & (\ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst2~0_combout  & ((\ALU|SEL4_A|inst4|inst[2]~4_combout ) # (\ALU|SEL4_A|inst4|inst1[2]~4_combout ))))

	.dataa(\ALU|ALUCOMB|add/sub|inst [2]),
	.datab(\ALU|SEL4_A|inst4|inst[2]~4_combout ),
	.datac(\ALU|SEL4_A|inst4|inst1[2]~4_combout ),
	.datad(\ALU|ALUCOMB|add/sub|inst2|inst|inst1|inst2~0_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst2~0 .lut_mask = 16'hFEA8;
defparam \ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst1|inst2~2 (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst1|inst2~2_combout  = \ALU|ALUCOMB|add/sub|inst [3] $ (\ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst2~0_combout  $ (((\ALU|SEL4_A|inst4|inst[3]~3_combout ) # (\ALU|SEL4_A|inst4|inst1[3]~3_combout ))))

	.dataa(\ALU|ALUCOMB|add/sub|inst [3]),
	.datab(\ALU|SEL4_A|inst4|inst[3]~3_combout ),
	.datac(\ALU|SEL4_A|inst4|inst1[3]~3_combout ),
	.datad(\ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst2~0_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst1|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst1|inst2~2 .lut_mask = 16'hA956;
defparam \ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst1|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[3]~22 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[3]~22_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & ((\ALU|ALUCOMB|inst7 [3]) # ((\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout )))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & 
// (((!\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & \ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst1|inst2~2_combout ))))

	.dataa(\ALU|ALUCOMB|inst7 [3]),
	.datab(\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout ),
	.datac(\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout ),
	.datad(\ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst1|inst2~2_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[3]~22 .lut_mask = 16'hCBC8;
defparam \ALU|ALUCOMB|inst|inst4|inst2[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[3]~23 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[3]~23_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[3]~22_combout  & ((!\ALU|SEL4_A|inst4|inst2[3]~7_combout ))) # (!\ALU|ALUCOMB|inst|inst4|inst2[3]~22_combout  & 
// (\ALU|ALUCOMB|logic|inst|inst2[3]~25_combout )))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[3]~22_combout ))))

	.dataa(\ALU|ALUCOMB|logic|inst|inst2[3]~25_combout ),
	.datab(\ALU|SEL4_A|inst4|inst2[3]~7_combout ),
	.datac(\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[3]~22_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[3]~23 .lut_mask = 16'h3FA0;
defparam \ALU|ALUCOMB|inst|inst4|inst2[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[3]~24 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[3]~24_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & ((\ALU|SEL4_A|inst4|inst2[2]~8_combout ) # ((\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout )))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & 
// (((!\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & \ALU|ALUCOMB|inst|inst4|inst2[3]~23_combout ))))

	.dataa(\ALU|SEL4_A|inst4|inst2[2]~8_combout ),
	.datab(\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout ),
	.datac(\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[3]~23_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[3]~24 .lut_mask = 16'hCBC8;
defparam \ALU|ALUCOMB|inst|inst4|inst2[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[3]~25 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[3]~25_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[3]~24_combout  & (\ALU|SEL4_A|inst4|inst2[4]~6_combout )) # (!\ALU|ALUCOMB|inst|inst4|inst2[3]~24_combout  & 
// ((\ALU|SEL4_A|inst4|inst2[3]~7_combout ))))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[3]~24_combout ))))

	.dataa(\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout ),
	.datab(\ALU|SEL4_A|inst4|inst2[4]~6_combout ),
	.datac(\ALU|SEL4_A|inst4|inst2[3]~7_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[3]~24_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[3]~25 .lut_mask = 16'hDDA0;
defparam \ALU|ALUCOMB|inst|inst4|inst2[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y11_N13
cycloneii_lcell_ff \ALU|inst|inst|dffs[3] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|ALUCOMB|inst|inst4|inst2[3]~25_combout ),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ALU|24|inst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst|inst|dffs [3]));

// Location: LCCOMB_X23_Y11_N8
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst[3]~3 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst[3]~3_combout  = (!\inst1|srom|rom_block|auto_generated|q_a [9] & ((\inst1|srom|rom_block|auto_generated|q_a [8] & (\ALU|inst5|inst|dffs [3])) # (!\inst1|srom|rom_block|auto_generated|q_a [8] & ((\ALU|inst|inst|dffs [3])))))

	.dataa(\ALU|inst5|inst|dffs [3]),
	.datab(\ALU|inst|inst|dffs [3]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [8]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst[3]~3 .lut_mask = 16'h00AC;
defparam \ALU|SEL4_A|inst4|inst[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst2[3]~7 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst2[3]~7_combout  = (\ALU|SEL4_A|inst4|inst[3]~3_combout ) # (\ALU|SEL4_A|inst4|inst1[3]~3_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|SEL4_A|inst4|inst[3]~3_combout ),
	.datad(\ALU|SEL4_A|inst4|inst1[3]~3_combout ),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst2[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst2[3]~7 .lut_mask = 16'hFFF0;
defparam \ALU|SEL4_A|inst4|inst2[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N1
cycloneii_lcell_ff \ALU|inst6|inst|dffs[4] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|ALUCOMB|inst|inst4|inst2[4]~21_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst6|inst|dffs [4]));

// Location: LCCOMB_X24_Y12_N22
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst1[4]~2 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst1[4]~2_combout  = (\inst1|srom|rom_block|auto_generated|q_a [9] & ((\inst1|srom|rom_block|auto_generated|q_a [8] & (\ALU|inst7|inst|dffs [4])) # (!\inst1|srom|rom_block|auto_generated|q_a [8] & ((\ALU|inst6|inst|dffs [4])))))

	.dataa(\ALU|inst7|inst|dffs [4]),
	.datab(\ALU|inst6|inst|dffs [4]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [8]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst1[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst1[4]~2 .lut_mask = 16'hAC00;
defparam \ALU|SEL4_A|inst4|inst1[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y11_N5
cycloneii_lcell_ff \ALU|inst5|inst|dffs[3] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|ALUCOMB|inst|inst4|inst2[3]~25_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst5|inst|dffs [3]));

// Location: LCFF_X22_Y11_N25
cycloneii_lcell_ff \ALU|inst6|inst|dffs[3] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|ALUCOMB|inst|inst4|inst2[3]~25_combout ),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ALU|24|inst7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst6|inst|dffs [3]));

// Location: LCCOMB_X26_Y11_N10
cycloneii_lcell_comb \ALU|SEL4_B|inst4|inst2[3]~8 (
// Equation(s):
// \ALU|SEL4_B|inst4|inst2[3]~8_combout  = (\inst1|srom|rom_block|auto_generated|q_a [11] & (((\ALU|inst6|inst|dffs [3]) # (\inst1|srom|rom_block|auto_generated|q_a [10])))) # (!\inst1|srom|rom_block|auto_generated|q_a [11] & (\ALU|inst|inst|dffs [3] & 
// ((!\inst1|srom|rom_block|auto_generated|q_a [10]))))

	.dataa(\ALU|inst|inst|dffs [3]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [11]),
	.datac(\ALU|inst6|inst|dffs [3]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\ALU|SEL4_B|inst4|inst2[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_B|inst4|inst2[3]~8 .lut_mask = 16'hCCE2;
defparam \ALU|SEL4_B|inst4|inst2[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneii_lcell_comb \ALU|SEL4_B|inst4|inst2[3]~9 (
// Equation(s):
// \ALU|SEL4_B|inst4|inst2[3]~9_combout  = (\inst1|srom|rom_block|auto_generated|q_a [10] & ((\ALU|SEL4_B|inst4|inst2[3]~8_combout  & (\ALU|inst7|inst|dffs [3])) # (!\ALU|SEL4_B|inst4|inst2[3]~8_combout  & ((\ALU|inst5|inst|dffs [3]))))) # 
// (!\inst1|srom|rom_block|auto_generated|q_a [10] & (((\ALU|SEL4_B|inst4|inst2[3]~8_combout ))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [10]),
	.datab(\ALU|inst7|inst|dffs [3]),
	.datac(\ALU|inst5|inst|dffs [3]),
	.datad(\ALU|SEL4_B|inst4|inst2[3]~8_combout ),
	.cin(gnd),
	.combout(\ALU|SEL4_B|inst4|inst2[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_B|inst4|inst2[3]~9 .lut_mask = 16'hDDA0;
defparam \ALU|SEL4_B|inst4|inst2[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst[3] (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst [3] = \inst1|srom|rom_block|auto_generated|q_a [0] $ (((\inst1|srom|rom_block|auto_generated|q_a [7] & (\inst1|srom|rom_block|auto_generated|q_a [19])) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & 
// ((\ALU|SEL4_B|inst4|inst2[3]~9_combout )))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [19]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datad(\ALU|SEL4_B|inst4|inst2[3]~9_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst [3]),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst[3] .lut_mask = 16'h2D78;
defparam \ALU|ALUCOMB|add/sub|inst[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst2~0 (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst2~0_combout  = (\ALU|ALUCOMB|add/sub|inst [3] & ((\ALU|SEL4_A|inst4|inst[3]~3_combout ) # ((\ALU|SEL4_A|inst4|inst1[3]~3_combout ) # (\ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst2~0_combout )))) # 
// (!\ALU|ALUCOMB|add/sub|inst [3] & (\ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst2~0_combout  & ((\ALU|SEL4_A|inst4|inst[3]~3_combout ) # (\ALU|SEL4_A|inst4|inst1[3]~3_combout ))))

	.dataa(\ALU|SEL4_A|inst4|inst[3]~3_combout ),
	.datab(\ALU|ALUCOMB|add/sub|inst [3]),
	.datac(\ALU|SEL4_A|inst4|inst1[3]~3_combout ),
	.datad(\ALU|ALUCOMB|add/sub|inst2|inst|inst2|inst2~0_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst2~0 .lut_mask = 16'hFEC8;
defparam \ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst1|inst2~2 (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst1|inst2~2_combout  = \ALU|ALUCOMB|add/sub|inst [4] $ (\ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst2~0_combout  $ (((\ALU|SEL4_A|inst4|inst1[4]~2_combout ) # (\ALU|SEL4_A|inst4|inst[4]~2_combout ))))

	.dataa(\ALU|ALUCOMB|add/sub|inst [4]),
	.datab(\ALU|SEL4_A|inst4|inst1[4]~2_combout ),
	.datac(\ALU|SEL4_A|inst4|inst[4]~2_combout ),
	.datad(\ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst2~0_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst1|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst1|inst2~2 .lut_mask = 16'hA956;
defparam \ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst1|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[4]~18 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[4]~18_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout )))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & 
// (\ALU|ALUCOMB|logic|inst|inst2[4]~24_combout )) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & ((\ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst1|inst2~2_combout )))))

	.dataa(\ALU|ALUCOMB|logic|inst|inst2[4]~24_combout ),
	.datab(\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout ),
	.datac(\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout ),
	.datad(\ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst1|inst2~2_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[4]~18 .lut_mask = 16'hE3E0;
defparam \ALU|ALUCOMB|inst|inst4|inst2[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[4]~19 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[4]~19_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & (\ALU|SEL4_A|inst4|inst2[4]~6_combout  $ (((\ALU|SEL2_B|inst2[4]~1_combout ) # (\ALU|ALUCOMB|inst|inst4|inst2[4]~18_combout ))))) # 
// (!\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[4]~18_combout ))))

	.dataa(\ALU|SEL2_B|inst2[4]~1_combout ),
	.datab(\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout ),
	.datac(\ALU|SEL4_A|inst4|inst2[4]~6_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[4]~18_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[4]~19 .lut_mask = 16'h3F48;
defparam \ALU|ALUCOMB|inst|inst4|inst2[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[4]~20 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[4]~20_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout )))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & 
// (\ALU|SEL4_A|inst4|inst2[4]~6_combout )) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[4]~19_combout )))))

	.dataa(\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout ),
	.datab(\ALU|SEL4_A|inst4|inst2[4]~6_combout ),
	.datac(\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[4]~19_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[4]~20 .lut_mask = 16'hE5E0;
defparam \ALU|ALUCOMB|inst|inst4|inst2[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[4]~21 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[4]~21_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[4]~20_combout  & (\ALU|SEL4_A|inst4|inst2[5]~5_combout )) # (!\ALU|ALUCOMB|inst|inst4|inst2[4]~20_combout  & 
// ((\ALU|SEL4_A|inst4|inst2[3]~7_combout ))))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[4]~20_combout ))))

	.dataa(\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout ),
	.datab(\ALU|SEL4_A|inst4|inst2[5]~5_combout ),
	.datac(\ALU|SEL4_A|inst4|inst2[3]~7_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[4]~20_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[4]~21 .lut_mask = 16'hDDA0;
defparam \ALU|ALUCOMB|inst|inst4|inst2[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N21
cycloneii_lcell_ff \ALU|inst|inst|dffs[4] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|ALUCOMB|inst|inst4|inst2[4]~21_combout ),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ALU|24|inst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst|inst|dffs [4]));

// Location: LCCOMB_X23_Y11_N6
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst[4]~2 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst[4]~2_combout  = (!\inst1|srom|rom_block|auto_generated|q_a [9] & ((\inst1|srom|rom_block|auto_generated|q_a [8] & (\ALU|inst5|inst|dffs [4])) # (!\inst1|srom|rom_block|auto_generated|q_a [8] & ((\ALU|inst|inst|dffs [4])))))

	.dataa(\ALU|inst5|inst|dffs [4]),
	.datab(\ALU|inst|inst|dffs [4]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [8]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst[4]~2 .lut_mask = 16'h00AC;
defparam \ALU|SEL4_A|inst4|inst[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst2[4]~6 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst2[4]~6_combout  = (\ALU|SEL4_A|inst4|inst1[4]~2_combout ) # (\ALU|SEL4_A|inst4|inst[4]~2_combout )

	.dataa(\ALU|SEL4_A|inst4|inst1[4]~2_combout ),
	.datab(vcc),
	.datac(\ALU|SEL4_A|inst4|inst[4]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst2[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst2[4]~6 .lut_mask = 16'hFAFA;
defparam \ALU|SEL4_A|inst4|inst2[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N11
cycloneii_lcell_ff \ALU|inst|inst|dffs[5] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|ALUCOMB|inst|inst4|inst2[5]~17_combout ),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ALU|24|inst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst|inst|dffs [5]));

// Location: LCCOMB_X26_Y11_N2
cycloneii_lcell_comb \ALU|SEL4_B|inst4|inst2[5]~12 (
// Equation(s):
// \ALU|SEL4_B|inst4|inst2[5]~12_combout  = (\inst1|srom|rom_block|auto_generated|q_a [11] & ((\ALU|inst6|inst|dffs [5]) # ((\inst1|srom|rom_block|auto_generated|q_a [10])))) # (!\inst1|srom|rom_block|auto_generated|q_a [11] & (((\ALU|inst|inst|dffs [5] & 
// !\inst1|srom|rom_block|auto_generated|q_a [10]))))

	.dataa(\ALU|inst6|inst|dffs [5]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [11]),
	.datac(\ALU|inst|inst|dffs [5]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\ALU|SEL4_B|inst4|inst2[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_B|inst4|inst2[5]~12 .lut_mask = 16'hCCB8;
defparam \ALU|SEL4_B|inst4|inst2[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneii_lcell_comb \ALU|SEL4_B|inst4|inst2[5]~13 (
// Equation(s):
// \ALU|SEL4_B|inst4|inst2[5]~13_combout  = (\inst1|srom|rom_block|auto_generated|q_a [10] & ((\ALU|SEL4_B|inst4|inst2[5]~12_combout  & (\ALU|inst7|inst|dffs [5])) # (!\ALU|SEL4_B|inst4|inst2[5]~12_combout  & ((\ALU|inst5|inst|dffs [5]))))) # 
// (!\inst1|srom|rom_block|auto_generated|q_a [10] & (((\ALU|SEL4_B|inst4|inst2[5]~12_combout ))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [10]),
	.datab(\ALU|inst7|inst|dffs [5]),
	.datac(\ALU|inst5|inst|dffs [5]),
	.datad(\ALU|SEL4_B|inst4|inst2[5]~12_combout ),
	.cin(gnd),
	.combout(\ALU|SEL4_B|inst4|inst2[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_B|inst4|inst2[5]~13 .lut_mask = 16'hDDA0;
defparam \ALU|SEL4_B|inst4|inst2[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneii_lcell_comb \ALU|ALUCOMB|logic|inst|inst2[5]~17 (
// Equation(s):
// \ALU|ALUCOMB|logic|inst|inst2[5]~17_combout  = (\inst1|srom|rom_block|auto_generated|q_a [7] & (\inst1|srom|rom_block|auto_generated|q_a [21])) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & ((\ALU|SEL4_B|inst4|inst2[5]~13_combout )))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [21]),
	.datab(\ALU|SEL4_B|inst4|inst2[5]~13_combout ),
	.datac(vcc),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|logic|inst|inst2[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|logic|inst|inst2[5]~17 .lut_mask = 16'hAACC;
defparam \ALU|ALUCOMB|logic|inst|inst2[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneii_lcell_comb \ALU|ALUCOMB|logic|inst|inst2[5]~23 (
// Equation(s):
// \ALU|ALUCOMB|logic|inst|inst2[5]~23_combout  = (\ALU|ALUCOMB|logic|inst|inst2[5]~17_combout  & ((\ALU|SEL4_A|inst4|inst[5]~1_combout ) # ((\ALU|SEL4_A|inst4|inst1[5]~1_combout ) # (\inst1|srom|rom_block|auto_generated|q_a [0])))) # 
// (!\ALU|ALUCOMB|logic|inst|inst2[5]~17_combout  & (\inst1|srom|rom_block|auto_generated|q_a [0] & ((\ALU|SEL4_A|inst4|inst[5]~1_combout ) # (\ALU|SEL4_A|inst4|inst1[5]~1_combout ))))

	.dataa(\ALU|SEL4_A|inst4|inst[5]~1_combout ),
	.datab(\ALU|SEL4_A|inst4|inst1[5]~1_combout ),
	.datac(\ALU|ALUCOMB|logic|inst|inst2[5]~17_combout ),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|logic|inst|inst2[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|logic|inst|inst2[5]~23 .lut_mask = 16'hFEE0;
defparam \ALU|ALUCOMB|logic|inst|inst2[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneii_lcell_comb \ALU|ALUCOMB|inst7[5] (
// Equation(s):
// \ALU|ALUCOMB|inst7 [5] = \ALU|SEL4_A|inst4|inst2[5]~5_combout  $ (((\inst1|srom|rom_block|auto_generated|q_a [7] & (\inst1|srom|rom_block|auto_generated|q_a [21])) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & ((\ALU|SEL4_B|inst4|inst2[5]~13_combout 
// )))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [21]),
	.datab(\ALU|SEL4_A|inst4|inst2[5]~5_combout ),
	.datac(\ALU|SEL4_B|inst4|inst2[5]~13_combout ),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst7 [5]),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst7[5] .lut_mask = 16'h663C;
defparam \ALU|ALUCOMB|inst7[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y12_N9
cycloneii_lcell_ff \ALU|inst5|inst|dffs[4] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|ALUCOMB|inst|inst4|inst2[4]~21_combout ),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ALU|24|inst6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst5|inst|dffs [4]));

// Location: LCCOMB_X24_Y12_N8
cycloneii_lcell_comb \ALU|SEL4_B|inst4|inst2[4]~10 (
// Equation(s):
// \ALU|SEL4_B|inst4|inst2[4]~10_combout  = (\inst1|srom|rom_block|auto_generated|q_a [11] & (((\inst1|srom|rom_block|auto_generated|q_a [10])))) # (!\inst1|srom|rom_block|auto_generated|q_a [11] & ((\inst1|srom|rom_block|auto_generated|q_a [10] & 
// ((\ALU|inst5|inst|dffs [4]))) # (!\inst1|srom|rom_block|auto_generated|q_a [10] & (\ALU|inst|inst|dffs [4]))))

	.dataa(\ALU|inst|inst|dffs [4]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [11]),
	.datac(\ALU|inst5|inst|dffs [4]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\ALU|SEL4_B|inst4|inst2[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_B|inst4|inst2[4]~10 .lut_mask = 16'hFC22;
defparam \ALU|SEL4_B|inst4|inst2[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneii_lcell_comb \ALU|SEL4_B|inst4|inst2[4]~11 (
// Equation(s):
// \ALU|SEL4_B|inst4|inst2[4]~11_combout  = (\ALU|SEL4_B|inst4|inst2[4]~10_combout  & ((\ALU|inst7|inst|dffs [4]) # ((!\inst1|srom|rom_block|auto_generated|q_a [11])))) # (!\ALU|SEL4_B|inst4|inst2[4]~10_combout  & (((\ALU|inst6|inst|dffs [4] & 
// \inst1|srom|rom_block|auto_generated|q_a [11]))))

	.dataa(\ALU|inst7|inst|dffs [4]),
	.datab(\ALU|inst6|inst|dffs [4]),
	.datac(\ALU|SEL4_B|inst4|inst2[4]~10_combout ),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\ALU|SEL4_B|inst4|inst2[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_B|inst4|inst2[4]~11 .lut_mask = 16'hACF0;
defparam \ALU|SEL4_B|inst4|inst2[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst[4] (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst [4] = \inst1|srom|rom_block|auto_generated|q_a [0] $ (((\inst1|srom|rom_block|auto_generated|q_a [7] & (\inst1|srom|rom_block|auto_generated|q_a [20])) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & 
// ((\ALU|SEL4_B|inst4|inst2[4]~11_combout )))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [20]),
	.datad(\ALU|SEL4_B|inst4|inst2[4]~11_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst [4]),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst[4] .lut_mask = 16'h396C;
defparam \ALU|ALUCOMB|add/sub|inst[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst2~0 (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst2~0_combout  = (\ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst2~0_combout  & ((\ALU|SEL4_A|inst4|inst1[4]~2_combout ) # ((\ALU|SEL4_A|inst4|inst[4]~2_combout ) # (\ALU|ALUCOMB|add/sub|inst [4])))) # 
// (!\ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst2~0_combout  & (\ALU|ALUCOMB|add/sub|inst [4] & ((\ALU|SEL4_A|inst4|inst1[4]~2_combout ) # (\ALU|SEL4_A|inst4|inst[4]~2_combout ))))

	.dataa(\ALU|SEL4_A|inst4|inst1[4]~2_combout ),
	.datab(\ALU|SEL4_A|inst4|inst[4]~2_combout ),
	.datac(\ALU|ALUCOMB|add/sub|inst2|inst|inst3|inst2~0_combout ),
	.datad(\ALU|ALUCOMB|add/sub|inst [4]),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst2~0 .lut_mask = 16'hFEE0;
defparam \ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst1|inst2~2 (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst1|inst2~2_combout  = \ALU|ALUCOMB|add/sub|inst [5] $ (\ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst2~0_combout  $ (((\ALU|SEL4_A|inst4|inst1[5]~1_combout ) # (\ALU|SEL4_A|inst4|inst[5]~1_combout ))))

	.dataa(\ALU|ALUCOMB|add/sub|inst [5]),
	.datab(\ALU|SEL4_A|inst4|inst1[5]~1_combout ),
	.datac(\ALU|SEL4_A|inst4|inst[5]~1_combout ),
	.datad(\ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst1|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst1|inst2~2 .lut_mask = 16'hA956;
defparam \ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst1|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[5]~14 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[5]~14_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & (\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout )) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & 
// (\ALU|ALUCOMB|inst7 [5])) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & ((\ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst1|inst2~2_combout )))))

	.dataa(\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout ),
	.datab(\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout ),
	.datac(\ALU|ALUCOMB|inst7 [5]),
	.datad(\ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst1|inst2~2_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[5]~14 .lut_mask = 16'hD9C8;
defparam \ALU|ALUCOMB|inst|inst4|inst2[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[5]~15 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[5]~15_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[5]~14_combout  & (!\ALU|SEL4_A|inst4|inst2[5]~5_combout )) # (!\ALU|ALUCOMB|inst|inst4|inst2[5]~14_combout  & 
// ((\ALU|ALUCOMB|logic|inst|inst2[5]~23_combout ))))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[5]~14_combout ))))

	.dataa(\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout ),
	.datab(\ALU|SEL4_A|inst4|inst2[5]~5_combout ),
	.datac(\ALU|ALUCOMB|logic|inst|inst2[5]~23_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[5]~14_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[5]~15 .lut_mask = 16'h77A0;
defparam \ALU|ALUCOMB|inst|inst4|inst2[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[5]~16 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[5]~16_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout ) # ((\ALU|SEL4_A|inst4|inst2[4]~6_combout )))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & 
// (!\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[5]~15_combout ))))

	.dataa(\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout ),
	.datab(\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout ),
	.datac(\ALU|SEL4_A|inst4|inst2[4]~6_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[5]~15_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[5]~16 .lut_mask = 16'hB9A8;
defparam \ALU|ALUCOMB|inst|inst4|inst2[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[5]~17 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[5]~17_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[5]~16_combout  & (\ALU|SEL4_A|inst4|inst2[6]~0_combout )) # (!\ALU|ALUCOMB|inst|inst4|inst2[5]~16_combout  & 
// ((\ALU|SEL4_A|inst4|inst2[5]~5_combout ))))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[5]~16_combout ))))

	.dataa(\ALU|SEL4_A|inst4|inst2[6]~0_combout ),
	.datab(\ALU|SEL4_A|inst4|inst2[5]~5_combout ),
	.datac(\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[5]~16_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[5]~17 .lut_mask = 16'hAFC0;
defparam \ALU|ALUCOMB|inst|inst4|inst2[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N17
cycloneii_lcell_ff \ALU|inst7|inst|dffs[5] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|ALUCOMB|inst|inst4|inst2[5]~17_combout ),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ALU|24|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst7|inst|dffs [5]));

// Location: LCCOMB_X23_Y12_N18
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst1[5]~1 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst1[5]~1_combout  = (\inst1|srom|rom_block|auto_generated|q_a [9] & ((\inst1|srom|rom_block|auto_generated|q_a [8] & ((\ALU|inst7|inst|dffs [5]))) # (!\inst1|srom|rom_block|auto_generated|q_a [8] & (\ALU|inst6|inst|dffs [5]))))

	.dataa(\ALU|inst6|inst|dffs [5]),
	.datab(\ALU|inst7|inst|dffs [5]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [9]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst1[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst1[5]~1 .lut_mask = 16'hC0A0;
defparam \ALU|SEL4_A|inst4|inst1[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst2~0 (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst2~0_combout  = (\ALU|ALUCOMB|add/sub|inst [5] & ((\ALU|SEL4_A|inst4|inst1[5]~1_combout ) # ((\ALU|SEL4_A|inst4|inst[5]~1_combout ) # (\ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst2~0_combout )))) # 
// (!\ALU|ALUCOMB|add/sub|inst [5] & (\ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst2~0_combout  & ((\ALU|SEL4_A|inst4|inst1[5]~1_combout ) # (\ALU|SEL4_A|inst4|inst[5]~1_combout ))))

	.dataa(\ALU|ALUCOMB|add/sub|inst [5]),
	.datab(\ALU|SEL4_A|inst4|inst1[5]~1_combout ),
	.datac(\ALU|SEL4_A|inst4|inst[5]~1_combout ),
	.datad(\ALU|ALUCOMB|add/sub|inst2|inst1|inst|inst2~0_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst2~0 .lut_mask = 16'hFEA8;
defparam \ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneii_lcell_comb \ALU|ALUCOMB|add/sub|inst2|inst1|inst2|inst1|inst2~2 (
// Equation(s):
// \ALU|ALUCOMB|add/sub|inst2|inst1|inst2|inst1|inst2~2_combout  = \ALU|ALUCOMB|add/sub|inst [6] $ (\ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst2~0_combout  $ (((\ALU|SEL4_A|inst4|inst[6]~0_combout ) # (\ALU|SEL4_A|inst4|inst1[6]~0_combout ))))

	.dataa(\ALU|SEL4_A|inst4|inst[6]~0_combout ),
	.datab(\ALU|SEL4_A|inst4|inst1[6]~0_combout ),
	.datac(\ALU|ALUCOMB|add/sub|inst [6]),
	.datad(\ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst2~0_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|add/sub|inst2|inst1|inst2|inst1|inst2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|add/sub|inst2|inst1|inst2|inst1|inst2~2 .lut_mask = 16'hE11E;
defparam \ALU|ALUCOMB|add/sub|inst2|inst1|inst2|inst1|inst2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[6]~10 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[6]~10_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout )))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & 
// (\ALU|ALUCOMB|logic|inst|inst2[6]~22_combout )) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & ((\ALU|ALUCOMB|add/sub|inst2|inst1|inst2|inst1|inst2~2_combout )))))

	.dataa(\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout ),
	.datab(\ALU|ALUCOMB|logic|inst|inst2[6]~22_combout ),
	.datac(\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout ),
	.datad(\ALU|ALUCOMB|add/sub|inst2|inst1|inst2|inst1|inst2~2_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[6]~10 .lut_mask = 16'hE5E0;
defparam \ALU|ALUCOMB|inst|inst4|inst2[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[6]~11 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[6]~11_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & (\ALU|SEL4_A|inst4|inst2[6]~0_combout  $ (((\ALU|SEL2_B|inst2[6]~0_combout ) # (\ALU|ALUCOMB|inst|inst4|inst2[6]~10_combout ))))) # 
// (!\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[6]~10_combout ))))

	.dataa(\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout ),
	.datab(\ALU|SEL4_A|inst4|inst2[6]~0_combout ),
	.datac(\ALU|SEL2_B|inst2[6]~0_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[6]~10_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[6]~11 .lut_mask = 16'h7728;
defparam \ALU|ALUCOMB|inst|inst4|inst2[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[6]~12 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[6]~12_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout )))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & 
// (\ALU|SEL4_A|inst4|inst2[6]~0_combout )) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[6]~11_combout )))))

	.dataa(\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout ),
	.datab(\ALU|SEL4_A|inst4|inst2[6]~0_combout ),
	.datac(\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[6]~11_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[6]~12 .lut_mask = 16'hE5E0;
defparam \ALU|ALUCOMB|inst|inst4|inst2[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[6]~13 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[6]~13_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[6]~12_combout  & ((\ALU|SEL4_A|inst4|inst2[7]~2_combout ))) # (!\ALU|ALUCOMB|inst|inst4|inst2[6]~12_combout  & 
// (\ALU|SEL4_A|inst4|inst2[5]~5_combout )))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[6]~12_combout ))))

	.dataa(\ALU|SEL4_A|inst4|inst2[5]~5_combout ),
	.datab(\ALU|SEL4_A|inst4|inst2[7]~2_combout ),
	.datac(\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[6]~12_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[6]~13 .lut_mask = 16'hCFA0;
defparam \ALU|ALUCOMB|inst|inst4|inst2[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneii_lcell_comb \ALU|inst7|inst|dffs[6]~feeder (
// Equation(s):
// \ALU|inst7|inst|dffs[6]~feeder_combout  = \ALU|ALUCOMB|inst|inst4|inst2[6]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[6]~13_combout ),
	.cin(gnd),
	.combout(\ALU|inst7|inst|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|inst7|inst|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \ALU|inst7|inst|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N23
cycloneii_lcell_ff \ALU|inst7|inst|dffs[6] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|inst7|inst|dffs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst7|inst|dffs [6]));

// Location: LCCOMB_X23_Y12_N12
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst1[6]~0 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst1[6]~0_combout  = (\inst1|srom|rom_block|auto_generated|q_a [9] & ((\inst1|srom|rom_block|auto_generated|q_a [8] & ((\ALU|inst7|inst|dffs [6]))) # (!\inst1|srom|rom_block|auto_generated|q_a [8] & (\ALU|inst6|inst|dffs [6]))))

	.dataa(\ALU|inst6|inst|dffs [6]),
	.datab(\ALU|inst7|inst|dffs [6]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [9]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst1[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst1[6]~0 .lut_mask = 16'hC0A0;
defparam \ALU|SEL4_A|inst4|inst1[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneii_lcell_comb \ALU|SEL4_A|inst4|inst2[6]~0 (
// Equation(s):
// \ALU|SEL4_A|inst4|inst2[6]~0_combout  = (\ALU|SEL4_A|inst4|inst[6]~0_combout ) # (\ALU|SEL4_A|inst4|inst1[6]~0_combout )

	.dataa(\ALU|SEL4_A|inst4|inst[6]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|SEL4_A|inst4|inst1[6]~0_combout ),
	.cin(gnd),
	.combout(\ALU|SEL4_A|inst4|inst2[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_A|inst4|inst2[6]~0 .lut_mask = 16'hFFAA;
defparam \ALU|SEL4_A|inst4|inst2[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneii_lcell_comb \ALU|ALUCOMB|logic|inst|inst2[7]~12 (
// Equation(s):
// \ALU|ALUCOMB|logic|inst|inst2[7]~12_combout  = (\inst1|srom|rom_block|auto_generated|q_a [10] & ((\inst1|srom|rom_block|auto_generated|q_a [11] & ((\ALU|inst7|inst|dffs [7]))) # (!\inst1|srom|rom_block|auto_generated|q_a [11] & (\ALU|inst5|inst|dffs 
// [7])))) # (!\inst1|srom|rom_block|auto_generated|q_a [10] & (((\inst1|srom|rom_block|auto_generated|q_a [11]))))

	.dataa(\ALU|inst5|inst|dffs [7]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [10]),
	.datac(\ALU|inst7|inst|dffs [7]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|logic|inst|inst2[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|logic|inst|inst2[7]~12 .lut_mask = 16'hF388;
defparam \ALU|ALUCOMB|logic|inst|inst2[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneii_lcell_comb \ALU|ALUCOMB|logic|inst|inst2[7]~13 (
// Equation(s):
// \ALU|ALUCOMB|logic|inst|inst2[7]~13_combout  = (\inst1|srom|rom_block|auto_generated|q_a [10] & (((\ALU|ALUCOMB|logic|inst|inst2[7]~12_combout )))) # (!\inst1|srom|rom_block|auto_generated|q_a [10] & ((\ALU|ALUCOMB|logic|inst|inst2[7]~12_combout  & 
// (\ALU|inst6|inst|dffs [7])) # (!\ALU|ALUCOMB|logic|inst|inst2[7]~12_combout  & ((\ALU|inst|inst|dffs [7])))))

	.dataa(\ALU|inst6|inst|dffs [7]),
	.datab(\ALU|inst|inst|dffs [7]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [10]),
	.datad(\ALU|ALUCOMB|logic|inst|inst2[7]~12_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|logic|inst|inst2[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|logic|inst|inst2[7]~13 .lut_mask = 16'hFA0C;
defparam \ALU|ALUCOMB|logic|inst|inst2[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneii_lcell_comb \ALU|ALUCOMB|logic|inst|inst2[7]~14 (
// Equation(s):
// \ALU|ALUCOMB|logic|inst|inst2[7]~14_combout  = (\inst1|srom|rom_block|auto_generated|q_a [7] & (\inst1|srom|rom_block|auto_generated|q_a [23])) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & ((\ALU|ALUCOMB|logic|inst|inst2[7]~13_combout )))

	.dataa(vcc),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [23]),
	.datad(\ALU|ALUCOMB|logic|inst|inst2[7]~13_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|logic|inst|inst2[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|logic|inst|inst2[7]~14 .lut_mask = 16'hF3C0;
defparam \ALU|ALUCOMB|logic|inst|inst2[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneii_lcell_comb \ALU|ALUCOMB|logic|inst|inst2[7]~15 (
// Equation(s):
// \ALU|ALUCOMB|logic|inst|inst2[7]~15_combout  = (\ALU|SEL4_A|inst4|inst2[7]~2_combout  & ((\inst1|srom|rom_block|auto_generated|q_a [0]) # (\ALU|ALUCOMB|logic|inst|inst2[7]~14_combout ))) # (!\ALU|SEL4_A|inst4|inst2[7]~2_combout  & 
// (\inst1|srom|rom_block|auto_generated|q_a [0] & \ALU|ALUCOMB|logic|inst|inst2[7]~14_combout ))

	.dataa(vcc),
	.datab(\ALU|SEL4_A|inst4|inst2[7]~2_combout ),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datad(\ALU|ALUCOMB|logic|inst|inst2[7]~14_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|logic|inst|inst2[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|logic|inst|inst2[7]~15 .lut_mask = 16'hFCC0;
defparam \ALU|ALUCOMB|logic|inst|inst2[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneii_lcell_comb \ALU|inst5|inst|dffs[7]~feeder (
// Equation(s):
// \ALU|inst5|inst|dffs[7]~feeder_combout  = \ALU|ALUCOMB|inst|inst4|inst2[7]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[7]~9_combout ),
	.cin(gnd),
	.combout(\ALU|inst5|inst|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|inst5|inst|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \ALU|inst5|inst|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y10_N9
cycloneii_lcell_ff \ALU|inst5|inst|dffs[7] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|inst5|inst|dffs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst5|inst|dffs [7]));

// Location: LCCOMB_X25_Y10_N24
cycloneii_lcell_comb \ALU|SEL4_B|inst4|inst2[7]~0 (
// Equation(s):
// \ALU|SEL4_B|inst4|inst2[7]~0_combout  = (\inst1|srom|rom_block|auto_generated|q_a [11] & ((\ALU|inst6|inst|dffs [7]) # ((\inst1|srom|rom_block|auto_generated|q_a [10])))) # (!\inst1|srom|rom_block|auto_generated|q_a [11] & (((\ALU|inst|inst|dffs [7] & 
// !\inst1|srom|rom_block|auto_generated|q_a [10]))))

	.dataa(\ALU|inst6|inst|dffs [7]),
	.datab(\ALU|inst|inst|dffs [7]),
	.datac(\inst1|srom|rom_block|auto_generated|q_a [11]),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\ALU|SEL4_B|inst4|inst2[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_B|inst4|inst2[7]~0 .lut_mask = 16'hF0AC;
defparam \ALU|SEL4_B|inst4|inst2[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneii_lcell_comb \ALU|SEL4_B|inst4|inst2[7]~1 (
// Equation(s):
// \ALU|SEL4_B|inst4|inst2[7]~1_combout  = (\ALU|SEL4_B|inst4|inst2[7]~0_combout  & ((\ALU|inst7|inst|dffs [7]) # ((!\inst1|srom|rom_block|auto_generated|q_a [10])))) # (!\ALU|SEL4_B|inst4|inst2[7]~0_combout  & (((\ALU|inst5|inst|dffs [7] & 
// \inst1|srom|rom_block|auto_generated|q_a [10]))))

	.dataa(\ALU|inst7|inst|dffs [7]),
	.datab(\ALU|inst5|inst|dffs [7]),
	.datac(\ALU|SEL4_B|inst4|inst2[7]~0_combout ),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\ALU|SEL4_B|inst4|inst2[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|SEL4_B|inst4|inst2[7]~1 .lut_mask = 16'hACF0;
defparam \ALU|SEL4_B|inst4|inst2[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[7]~4 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[7]~4_combout  = \ALU|SEL4_A|inst4|inst2[7]~2_combout  $ (((\inst1|srom|rom_block|auto_generated|q_a [7] & ((\inst1|srom|rom_block|auto_generated|q_a [23]))) # (!\inst1|srom|rom_block|auto_generated|q_a [7] & 
// (\ALU|SEL4_B|inst4|inst2[7]~1_combout ))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.datab(\ALU|SEL4_A|inst4|inst2[7]~2_combout ),
	.datac(\ALU|SEL4_B|inst4|inst2[7]~1_combout ),
	.datad(\inst1|srom|rom_block|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[7]~4 .lut_mask = 16'h369C;
defparam \ALU|ALUCOMB|inst|inst4|inst2[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[7]~5 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[7]~5_combout  = \inst1|srom|rom_block|auto_generated|q_a [0] $ (((\ALU|ALUCOMB|add/sub|inst [6] & ((\ALU|SEL4_A|inst4|inst2[6]~0_combout ) # (\ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst2~0_combout ))) # 
// (!\ALU|ALUCOMB|add/sub|inst [6] & (\ALU|SEL4_A|inst4|inst2[6]~0_combout  & \ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst2~0_combout ))))

	.dataa(\ALU|ALUCOMB|add/sub|inst [6]),
	.datab(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datac(\ALU|SEL4_A|inst4|inst2[6]~0_combout ),
	.datad(\ALU|ALUCOMB|add/sub|inst2|inst1|inst1|inst2~0_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[7]~5 .lut_mask = 16'h366C;
defparam \ALU|ALUCOMB|inst|inst4|inst2[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[7]~6 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[7]~6_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & (\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout )) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & (\ALU|ALUCOMB|inst|inst4|inst2[7]~4_combout  $ 
// (((!\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout  & \ALU|ALUCOMB|inst|inst4|inst2[7]~5_combout )))))

	.dataa(\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout ),
	.datab(\ALU|ALUCOMB|inst|inst4|inst2[1]~3_combout ),
	.datac(\ALU|ALUCOMB|inst|inst4|inst2[7]~4_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[7]~5_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[7]~6 .lut_mask = 16'hC9D8;
defparam \ALU|ALUCOMB|inst|inst4|inst2[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[7]~7 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[7]~7_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[7]~6_combout  & (!\ALU|SEL4_A|inst4|inst2[7]~2_combout )) # (!\ALU|ALUCOMB|inst|inst4|inst2[7]~6_combout  & 
// ((\ALU|ALUCOMB|logic|inst|inst2[7]~15_combout ))))) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[7]~6_combout ))))

	.dataa(\ALU|ALUCOMB|inst|inst4|inst2[1]~2_combout ),
	.datab(\ALU|SEL4_A|inst4|inst2[7]~2_combout ),
	.datac(\ALU|ALUCOMB|logic|inst|inst2[7]~15_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[7]~6_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[7]~7 .lut_mask = 16'h77A0;
defparam \ALU|ALUCOMB|inst|inst4|inst2[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[7]~8 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[7]~8_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & (\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout )) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & 
// (\ALU|SEL4_A|inst4|inst2[6]~0_combout )) # (!\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout  & ((\ALU|ALUCOMB|inst|inst4|inst2[7]~7_combout )))))

	.dataa(\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout ),
	.datab(\ALU|ALUCOMB|inst|inst4|inst2[1]~1_combout ),
	.datac(\ALU|SEL4_A|inst4|inst2[6]~0_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[7]~7_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[7]~8 .lut_mask = 16'hD9C8;
defparam \ALU|ALUCOMB|inst|inst4|inst2[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneii_lcell_comb \ALU|ALUCOMB|inst|inst4|inst2[7]~9 (
// Equation(s):
// \ALU|ALUCOMB|inst|inst4|inst2[7]~9_combout  = (\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & (\ALU|SEL4_A|inst4|inst2[7]~2_combout  & ((\inst1|srom|rom_block|auto_generated|q_a [0]) # (!\ALU|ALUCOMB|inst|inst4|inst2[7]~8_combout )))) # 
// (!\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout  & (((\ALU|ALUCOMB|inst|inst4|inst2[7]~8_combout ))))

	.dataa(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.datab(\ALU|SEL4_A|inst4|inst2[7]~2_combout ),
	.datac(\ALU|ALUCOMB|inst|inst4|inst2[1]~0_combout ),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[7]~8_combout ),
	.cin(gnd),
	.combout(\ALU|ALUCOMB|inst|inst4|inst2[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ALUCOMB|inst|inst4|inst2[7]~9 .lut_mask = 16'h8FC0;
defparam \ALU|ALUCOMB|inst|inst4|inst2[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneii_lcell_comb \ALU|inst|inst|dffs[7]~feeder (
// Equation(s):
// \ALU|inst|inst|dffs[7]~feeder_combout  = \ALU|ALUCOMB|inst|inst4|inst2[7]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[7]~9_combout ),
	.cin(gnd),
	.combout(\ALU|inst|inst|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|inst|inst|dffs[7]~feeder .lut_mask = 16'hFF00;
defparam \ALU|inst|inst|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y11_N17
cycloneii_lcell_ff \ALU|inst|inst|dffs[7] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|inst|inst|dffs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst|inst|dffs [7]));

// Location: LCFF_X22_Y11_N15
cycloneii_lcell_ff \ALU|inst5|inst|dffs[2] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|ALUCOMB|inst|inst4|inst2[2]~29_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst5|inst|dffs [2]));

// Location: LCFF_X25_Y11_N17
cycloneii_lcell_ff \ALU|inst5|inst|dffs[0] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|ALUCOMB|inst|inst4|inst2[0]~35_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst6~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst5|inst|dffs [0]));

// Location: LCFF_X24_Y11_N11
cycloneii_lcell_ff \ALU|inst6|inst|dffs[7] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|ALUCOMB|inst|inst4|inst2[7]~9_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst6|inst|dffs [7]));

// Location: LCCOMB_X23_Y12_N20
cycloneii_lcell_comb \ALU|inst6|inst|dffs[6]~feeder (
// Equation(s):
// \ALU|inst6|inst|dffs[6]~feeder_combout  = \ALU|ALUCOMB|inst|inst4|inst2[6]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[6]~13_combout ),
	.cin(gnd),
	.combout(\ALU|inst6|inst|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|inst6|inst|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \ALU|inst6|inst|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N21
cycloneii_lcell_ff \ALU|inst6|inst|dffs[6] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|inst6|inst|dffs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst6|inst|dffs [6]));

// Location: LCFF_X23_Y12_N7
cycloneii_lcell_ff \ALU|inst6|inst|dffs[5] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|ALUCOMB|inst|inst4|inst2[5]~17_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst6|inst|dffs [5]));

// Location: LCCOMB_X23_Y10_N0
cycloneii_lcell_comb \ALU|inst6|inst|dffs[1]~feeder (
// Equation(s):
// \ALU|inst6|inst|dffs[1]~feeder_combout  = \ALU|ALUCOMB|inst|inst4|inst2[1]~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[1]~33_combout ),
	.cin(gnd),
	.combout(\ALU|inst6|inst|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|inst6|inst|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \ALU|inst6|inst|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y10_N1
cycloneii_lcell_ff \ALU|inst6|inst|dffs[1] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|inst6|inst|dffs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst7~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst6|inst|dffs [1]));

// Location: LCCOMB_X23_Y12_N14
cycloneii_lcell_comb \ALU|inst7|inst|dffs[4]~feeder (
// Equation(s):
// \ALU|inst7|inst|dffs[4]~feeder_combout  = \ALU|ALUCOMB|inst|inst4|inst2[4]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[4]~21_combout ),
	.cin(gnd),
	.combout(\ALU|inst7|inst|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|inst7|inst|dffs[4]~feeder .lut_mask = 16'hFF00;
defparam \ALU|inst7|inst|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y12_N15
cycloneii_lcell_ff \ALU|inst7|inst|dffs[4] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|inst7|inst|dffs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst7|inst|dffs [4]));

// Location: LCCOMB_X23_Y11_N24
cycloneii_lcell_comb \ALU|inst7|inst|dffs[2]~feeder (
// Equation(s):
// \ALU|inst7|inst|dffs[2]~feeder_combout  = \ALU|ALUCOMB|inst|inst4|inst2[2]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|ALUCOMB|inst|inst4|inst2[2]~29_combout ),
	.cin(gnd),
	.combout(\ALU|inst7|inst|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|inst7|inst|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \ALU|inst7|inst|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y11_N25
cycloneii_lcell_ff \ALU|inst7|inst|dffs[2] (
	.clk(!\CLK~clkctrl_outclk ),
	.datain(\ALU|inst7|inst|dffs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\CLRN~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ALU|24|inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ALU|inst7|inst|dffs [2]));

// Location: PIN_171,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q0[7]~I (
	.datain(\ALU|inst|inst|dffs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q0[7]));
// synopsys translate_off
defparam \Q0[7]~I .input_async_reset = "none";
defparam \Q0[7]~I .input_power_up = "low";
defparam \Q0[7]~I .input_register_mode = "none";
defparam \Q0[7]~I .input_sync_reset = "none";
defparam \Q0[7]~I .oe_async_reset = "none";
defparam \Q0[7]~I .oe_power_up = "low";
defparam \Q0[7]~I .oe_register_mode = "none";
defparam \Q0[7]~I .oe_sync_reset = "none";
defparam \Q0[7]~I .operation_mode = "output";
defparam \Q0[7]~I .output_async_reset = "none";
defparam \Q0[7]~I .output_power_up = "low";
defparam \Q0[7]~I .output_register_mode = "none";
defparam \Q0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_175,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q0[6]~I (
	.datain(\ALU|inst|inst|dffs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q0[6]));
// synopsys translate_off
defparam \Q0[6]~I .input_async_reset = "none";
defparam \Q0[6]~I .input_power_up = "low";
defparam \Q0[6]~I .input_register_mode = "none";
defparam \Q0[6]~I .input_sync_reset = "none";
defparam \Q0[6]~I .oe_async_reset = "none";
defparam \Q0[6]~I .oe_power_up = "low";
defparam \Q0[6]~I .oe_register_mode = "none";
defparam \Q0[6]~I .oe_sync_reset = "none";
defparam \Q0[6]~I .operation_mode = "output";
defparam \Q0[6]~I .output_async_reset = "none";
defparam \Q0[6]~I .output_power_up = "low";
defparam \Q0[6]~I .output_register_mode = "none";
defparam \Q0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_94,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q0[5]~I (
	.datain(\ALU|inst|inst|dffs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q0[5]));
// synopsys translate_off
defparam \Q0[5]~I .input_async_reset = "none";
defparam \Q0[5]~I .input_power_up = "low";
defparam \Q0[5]~I .input_register_mode = "none";
defparam \Q0[5]~I .input_sync_reset = "none";
defparam \Q0[5]~I .oe_async_reset = "none";
defparam \Q0[5]~I .oe_power_up = "low";
defparam \Q0[5]~I .oe_register_mode = "none";
defparam \Q0[5]~I .oe_sync_reset = "none";
defparam \Q0[5]~I .operation_mode = "output";
defparam \Q0[5]~I .output_async_reset = "none";
defparam \Q0[5]~I .output_power_up = "low";
defparam \Q0[5]~I .output_register_mode = "none";
defparam \Q0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_187,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q0[4]~I (
	.datain(\ALU|inst|inst|dffs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q0[4]));
// synopsys translate_off
defparam \Q0[4]~I .input_async_reset = "none";
defparam \Q0[4]~I .input_power_up = "low";
defparam \Q0[4]~I .input_register_mode = "none";
defparam \Q0[4]~I .input_sync_reset = "none";
defparam \Q0[4]~I .oe_async_reset = "none";
defparam \Q0[4]~I .oe_power_up = "low";
defparam \Q0[4]~I .oe_register_mode = "none";
defparam \Q0[4]~I .oe_sync_reset = "none";
defparam \Q0[4]~I .operation_mode = "output";
defparam \Q0[4]~I .output_async_reset = "none";
defparam \Q0[4]~I .output_power_up = "low";
defparam \Q0[4]~I .output_register_mode = "none";
defparam \Q0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_110,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q0[3]~I (
	.datain(\ALU|inst|inst|dffs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q0[3]));
// synopsys translate_off
defparam \Q0[3]~I .input_async_reset = "none";
defparam \Q0[3]~I .input_power_up = "low";
defparam \Q0[3]~I .input_register_mode = "none";
defparam \Q0[3]~I .input_sync_reset = "none";
defparam \Q0[3]~I .oe_async_reset = "none";
defparam \Q0[3]~I .oe_power_up = "low";
defparam \Q0[3]~I .oe_register_mode = "none";
defparam \Q0[3]~I .oe_sync_reset = "none";
defparam \Q0[3]~I .operation_mode = "output";
defparam \Q0[3]~I .output_async_reset = "none";
defparam \Q0[3]~I .output_power_up = "low";
defparam \Q0[3]~I .output_register_mode = "none";
defparam \Q0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q0[2]~I (
	.datain(\ALU|inst|inst|dffs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q0[2]));
// synopsys translate_off
defparam \Q0[2]~I .input_async_reset = "none";
defparam \Q0[2]~I .input_power_up = "low";
defparam \Q0[2]~I .input_register_mode = "none";
defparam \Q0[2]~I .input_sync_reset = "none";
defparam \Q0[2]~I .oe_async_reset = "none";
defparam \Q0[2]~I .oe_power_up = "low";
defparam \Q0[2]~I .oe_register_mode = "none";
defparam \Q0[2]~I .oe_sync_reset = "none";
defparam \Q0[2]~I .operation_mode = "output";
defparam \Q0[2]~I .output_async_reset = "none";
defparam \Q0[2]~I .output_power_up = "low";
defparam \Q0[2]~I .output_register_mode = "none";
defparam \Q0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q0[1]~I (
	.datain(\ALU|inst|inst|dffs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q0[1]));
// synopsys translate_off
defparam \Q0[1]~I .input_async_reset = "none";
defparam \Q0[1]~I .input_power_up = "low";
defparam \Q0[1]~I .input_register_mode = "none";
defparam \Q0[1]~I .input_sync_reset = "none";
defparam \Q0[1]~I .oe_async_reset = "none";
defparam \Q0[1]~I .oe_power_up = "low";
defparam \Q0[1]~I .oe_register_mode = "none";
defparam \Q0[1]~I .oe_sync_reset = "none";
defparam \Q0[1]~I .operation_mode = "output";
defparam \Q0[1]~I .output_async_reset = "none";
defparam \Q0[1]~I .output_power_up = "low";
defparam \Q0[1]~I .output_register_mode = "none";
defparam \Q0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_165,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q0[0]~I (
	.datain(\ALU|inst|inst|dffs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q0[0]));
// synopsys translate_off
defparam \Q0[0]~I .input_async_reset = "none";
defparam \Q0[0]~I .input_power_up = "low";
defparam \Q0[0]~I .input_register_mode = "none";
defparam \Q0[0]~I .input_sync_reset = "none";
defparam \Q0[0]~I .oe_async_reset = "none";
defparam \Q0[0]~I .oe_power_up = "low";
defparam \Q0[0]~I .oe_register_mode = "none";
defparam \Q0[0]~I .oe_sync_reset = "none";
defparam \Q0[0]~I .operation_mode = "output";
defparam \Q0[0]~I .output_async_reset = "none";
defparam \Q0[0]~I .output_power_up = "low";
defparam \Q0[0]~I .output_register_mode = "none";
defparam \Q0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[23]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[23]));
// synopsys translate_off
defparam \uIR[23]~I .input_async_reset = "none";
defparam \uIR[23]~I .input_power_up = "low";
defparam \uIR[23]~I .input_register_mode = "none";
defparam \uIR[23]~I .input_sync_reset = "none";
defparam \uIR[23]~I .oe_async_reset = "none";
defparam \uIR[23]~I .oe_power_up = "low";
defparam \uIR[23]~I .oe_register_mode = "none";
defparam \uIR[23]~I .oe_sync_reset = "none";
defparam \uIR[23]~I .operation_mode = "output";
defparam \uIR[23]~I .output_async_reset = "none";
defparam \uIR[23]~I .output_power_up = "low";
defparam \uIR[23]~I .output_register_mode = "none";
defparam \uIR[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_144,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[22]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[22]));
// synopsys translate_off
defparam \uIR[22]~I .input_async_reset = "none";
defparam \uIR[22]~I .input_power_up = "low";
defparam \uIR[22]~I .input_register_mode = "none";
defparam \uIR[22]~I .input_sync_reset = "none";
defparam \uIR[22]~I .oe_async_reset = "none";
defparam \uIR[22]~I .oe_power_up = "low";
defparam \uIR[22]~I .oe_register_mode = "none";
defparam \uIR[22]~I .oe_sync_reset = "none";
defparam \uIR[22]~I .operation_mode = "output";
defparam \uIR[22]~I .output_async_reset = "none";
defparam \uIR[22]~I .output_power_up = "low";
defparam \uIR[22]~I .output_register_mode = "none";
defparam \uIR[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_143,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[21]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[21]));
// synopsys translate_off
defparam \uIR[21]~I .input_async_reset = "none";
defparam \uIR[21]~I .input_power_up = "low";
defparam \uIR[21]~I .input_register_mode = "none";
defparam \uIR[21]~I .input_sync_reset = "none";
defparam \uIR[21]~I .oe_async_reset = "none";
defparam \uIR[21]~I .oe_power_up = "low";
defparam \uIR[21]~I .oe_register_mode = "none";
defparam \uIR[21]~I .oe_sync_reset = "none";
defparam \uIR[21]~I .operation_mode = "output";
defparam \uIR[21]~I .output_async_reset = "none";
defparam \uIR[21]~I .output_power_up = "low";
defparam \uIR[21]~I .output_register_mode = "none";
defparam \uIR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_146,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[20]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[20]));
// synopsys translate_off
defparam \uIR[20]~I .input_async_reset = "none";
defparam \uIR[20]~I .input_power_up = "low";
defparam \uIR[20]~I .input_register_mode = "none";
defparam \uIR[20]~I .input_sync_reset = "none";
defparam \uIR[20]~I .oe_async_reset = "none";
defparam \uIR[20]~I .oe_power_up = "low";
defparam \uIR[20]~I .oe_register_mode = "none";
defparam \uIR[20]~I .oe_sync_reset = "none";
defparam \uIR[20]~I .operation_mode = "output";
defparam \uIR[20]~I .output_async_reset = "none";
defparam \uIR[20]~I .output_power_up = "low";
defparam \uIR[20]~I .output_register_mode = "none";
defparam \uIR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_145,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[19]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[19]));
// synopsys translate_off
defparam \uIR[19]~I .input_async_reset = "none";
defparam \uIR[19]~I .input_power_up = "low";
defparam \uIR[19]~I .input_register_mode = "none";
defparam \uIR[19]~I .input_sync_reset = "none";
defparam \uIR[19]~I .oe_async_reset = "none";
defparam \uIR[19]~I .oe_power_up = "low";
defparam \uIR[19]~I .oe_register_mode = "none";
defparam \uIR[19]~I .oe_sync_reset = "none";
defparam \uIR[19]~I .operation_mode = "output";
defparam \uIR[19]~I .output_async_reset = "none";
defparam \uIR[19]~I .output_power_up = "low";
defparam \uIR[19]~I .output_register_mode = "none";
defparam \uIR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[18]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[18]));
// synopsys translate_off
defparam \uIR[18]~I .input_async_reset = "none";
defparam \uIR[18]~I .input_power_up = "low";
defparam \uIR[18]~I .input_register_mode = "none";
defparam \uIR[18]~I .input_sync_reset = "none";
defparam \uIR[18]~I .oe_async_reset = "none";
defparam \uIR[18]~I .oe_power_up = "low";
defparam \uIR[18]~I .oe_register_mode = "none";
defparam \uIR[18]~I .oe_sync_reset = "none";
defparam \uIR[18]~I .operation_mode = "output";
defparam \uIR[18]~I .output_async_reset = "none";
defparam \uIR[18]~I .output_power_up = "low";
defparam \uIR[18]~I .output_register_mode = "none";
defparam \uIR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[17]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[17]));
// synopsys translate_off
defparam \uIR[17]~I .input_async_reset = "none";
defparam \uIR[17]~I .input_power_up = "low";
defparam \uIR[17]~I .input_register_mode = "none";
defparam \uIR[17]~I .input_sync_reset = "none";
defparam \uIR[17]~I .oe_async_reset = "none";
defparam \uIR[17]~I .oe_power_up = "low";
defparam \uIR[17]~I .oe_register_mode = "none";
defparam \uIR[17]~I .oe_sync_reset = "none";
defparam \uIR[17]~I .operation_mode = "output";
defparam \uIR[17]~I .output_async_reset = "none";
defparam \uIR[17]~I .output_power_up = "low";
defparam \uIR[17]~I .output_register_mode = "none";
defparam \uIR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_135,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[16]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[16]));
// synopsys translate_off
defparam \uIR[16]~I .input_async_reset = "none";
defparam \uIR[16]~I .input_power_up = "low";
defparam \uIR[16]~I .input_register_mode = "none";
defparam \uIR[16]~I .input_sync_reset = "none";
defparam \uIR[16]~I .oe_async_reset = "none";
defparam \uIR[16]~I .oe_power_up = "low";
defparam \uIR[16]~I .oe_register_mode = "none";
defparam \uIR[16]~I .oe_sync_reset = "none";
defparam \uIR[16]~I .operation_mode = "output";
defparam \uIR[16]~I .output_async_reset = "none";
defparam \uIR[16]~I .output_power_up = "low";
defparam \uIR[16]~I .output_register_mode = "none";
defparam \uIR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[15]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[15]));
// synopsys translate_off
defparam \uIR[15]~I .input_async_reset = "none";
defparam \uIR[15]~I .input_power_up = "low";
defparam \uIR[15]~I .input_register_mode = "none";
defparam \uIR[15]~I .input_sync_reset = "none";
defparam \uIR[15]~I .oe_async_reset = "none";
defparam \uIR[15]~I .oe_power_up = "low";
defparam \uIR[15]~I .oe_register_mode = "none";
defparam \uIR[15]~I .oe_sync_reset = "none";
defparam \uIR[15]~I .operation_mode = "output";
defparam \uIR[15]~I .output_async_reset = "none";
defparam \uIR[15]~I .output_power_up = "low";
defparam \uIR[15]~I .output_register_mode = "none";
defparam \uIR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_112,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[14]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[14]));
// synopsys translate_off
defparam \uIR[14]~I .input_async_reset = "none";
defparam \uIR[14]~I .input_power_up = "low";
defparam \uIR[14]~I .input_register_mode = "none";
defparam \uIR[14]~I .input_sync_reset = "none";
defparam \uIR[14]~I .oe_async_reset = "none";
defparam \uIR[14]~I .oe_power_up = "low";
defparam \uIR[14]~I .oe_register_mode = "none";
defparam \uIR[14]~I .oe_sync_reset = "none";
defparam \uIR[14]~I .operation_mode = "output";
defparam \uIR[14]~I .output_async_reset = "none";
defparam \uIR[14]~I .output_power_up = "low";
defparam \uIR[14]~I .output_register_mode = "none";
defparam \uIR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_147,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[13]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[13]));
// synopsys translate_off
defparam \uIR[13]~I .input_async_reset = "none";
defparam \uIR[13]~I .input_power_up = "low";
defparam \uIR[13]~I .input_register_mode = "none";
defparam \uIR[13]~I .input_sync_reset = "none";
defparam \uIR[13]~I .oe_async_reset = "none";
defparam \uIR[13]~I .oe_power_up = "low";
defparam \uIR[13]~I .oe_register_mode = "none";
defparam \uIR[13]~I .oe_sync_reset = "none";
defparam \uIR[13]~I .operation_mode = "output";
defparam \uIR[13]~I .output_async_reset = "none";
defparam \uIR[13]~I .output_power_up = "low";
defparam \uIR[13]~I .output_register_mode = "none";
defparam \uIR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_170,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[12]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[12]));
// synopsys translate_off
defparam \uIR[12]~I .input_async_reset = "none";
defparam \uIR[12]~I .input_power_up = "low";
defparam \uIR[12]~I .input_register_mode = "none";
defparam \uIR[12]~I .input_sync_reset = "none";
defparam \uIR[12]~I .oe_async_reset = "none";
defparam \uIR[12]~I .oe_power_up = "low";
defparam \uIR[12]~I .oe_register_mode = "none";
defparam \uIR[12]~I .oe_sync_reset = "none";
defparam \uIR[12]~I .operation_mode = "output";
defparam \uIR[12]~I .output_async_reset = "none";
defparam \uIR[12]~I .output_power_up = "low";
defparam \uIR[12]~I .output_register_mode = "none";
defparam \uIR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_139,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[11]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[11]));
// synopsys translate_off
defparam \uIR[11]~I .input_async_reset = "none";
defparam \uIR[11]~I .input_power_up = "low";
defparam \uIR[11]~I .input_register_mode = "none";
defparam \uIR[11]~I .input_sync_reset = "none";
defparam \uIR[11]~I .oe_async_reset = "none";
defparam \uIR[11]~I .oe_power_up = "low";
defparam \uIR[11]~I .oe_register_mode = "none";
defparam \uIR[11]~I .oe_sync_reset = "none";
defparam \uIR[11]~I .operation_mode = "output";
defparam \uIR[11]~I .output_async_reset = "none";
defparam \uIR[11]~I .output_power_up = "low";
defparam \uIR[11]~I .output_register_mode = "none";
defparam \uIR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_128,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[10]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[10]));
// synopsys translate_off
defparam \uIR[10]~I .input_async_reset = "none";
defparam \uIR[10]~I .input_power_up = "low";
defparam \uIR[10]~I .input_register_mode = "none";
defparam \uIR[10]~I .input_sync_reset = "none";
defparam \uIR[10]~I .oe_async_reset = "none";
defparam \uIR[10]~I .oe_power_up = "low";
defparam \uIR[10]~I .oe_register_mode = "none";
defparam \uIR[10]~I .oe_sync_reset = "none";
defparam \uIR[10]~I .operation_mode = "output";
defparam \uIR[10]~I .output_async_reset = "none";
defparam \uIR[10]~I .output_power_up = "low";
defparam \uIR[10]~I .output_register_mode = "none";
defparam \uIR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_138,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[9]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[9]));
// synopsys translate_off
defparam \uIR[9]~I .input_async_reset = "none";
defparam \uIR[9]~I .input_power_up = "low";
defparam \uIR[9]~I .input_register_mode = "none";
defparam \uIR[9]~I .input_sync_reset = "none";
defparam \uIR[9]~I .oe_async_reset = "none";
defparam \uIR[9]~I .oe_power_up = "low";
defparam \uIR[9]~I .oe_register_mode = "none";
defparam \uIR[9]~I .oe_sync_reset = "none";
defparam \uIR[9]~I .operation_mode = "output";
defparam \uIR[9]~I .output_async_reset = "none";
defparam \uIR[9]~I .output_power_up = "low";
defparam \uIR[9]~I .output_register_mode = "none";
defparam \uIR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_127,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[8]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[8]));
// synopsys translate_off
defparam \uIR[8]~I .input_async_reset = "none";
defparam \uIR[8]~I .input_power_up = "low";
defparam \uIR[8]~I .input_register_mode = "none";
defparam \uIR[8]~I .input_sync_reset = "none";
defparam \uIR[8]~I .oe_async_reset = "none";
defparam \uIR[8]~I .oe_power_up = "low";
defparam \uIR[8]~I .oe_register_mode = "none";
defparam \uIR[8]~I .oe_sync_reset = "none";
defparam \uIR[8]~I .operation_mode = "output";
defparam \uIR[8]~I .output_async_reset = "none";
defparam \uIR[8]~I .output_power_up = "low";
defparam \uIR[8]~I .output_register_mode = "none";
defparam \uIR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_141,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[7]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[7]));
// synopsys translate_off
defparam \uIR[7]~I .input_async_reset = "none";
defparam \uIR[7]~I .input_power_up = "low";
defparam \uIR[7]~I .input_register_mode = "none";
defparam \uIR[7]~I .input_sync_reset = "none";
defparam \uIR[7]~I .oe_async_reset = "none";
defparam \uIR[7]~I .oe_power_up = "low";
defparam \uIR[7]~I .oe_register_mode = "none";
defparam \uIR[7]~I .oe_sync_reset = "none";
defparam \uIR[7]~I .operation_mode = "output";
defparam \uIR[7]~I .output_async_reset = "none";
defparam \uIR[7]~I .output_power_up = "low";
defparam \uIR[7]~I .output_register_mode = "none";
defparam \uIR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[6]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[6]));
// synopsys translate_off
defparam \uIR[6]~I .input_async_reset = "none";
defparam \uIR[6]~I .input_power_up = "low";
defparam \uIR[6]~I .input_register_mode = "none";
defparam \uIR[6]~I .input_sync_reset = "none";
defparam \uIR[6]~I .oe_async_reset = "none";
defparam \uIR[6]~I .oe_power_up = "low";
defparam \uIR[6]~I .oe_register_mode = "none";
defparam \uIR[6]~I .oe_sync_reset = "none";
defparam \uIR[6]~I .operation_mode = "output";
defparam \uIR[6]~I .output_async_reset = "none";
defparam \uIR[6]~I .output_power_up = "low";
defparam \uIR[6]~I .output_register_mode = "none";
defparam \uIR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_114,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[5]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[5]));
// synopsys translate_off
defparam \uIR[5]~I .input_async_reset = "none";
defparam \uIR[5]~I .input_power_up = "low";
defparam \uIR[5]~I .input_register_mode = "none";
defparam \uIR[5]~I .input_sync_reset = "none";
defparam \uIR[5]~I .oe_async_reset = "none";
defparam \uIR[5]~I .oe_power_up = "low";
defparam \uIR[5]~I .oe_register_mode = "none";
defparam \uIR[5]~I .oe_sync_reset = "none";
defparam \uIR[5]~I .operation_mode = "output";
defparam \uIR[5]~I .output_async_reset = "none";
defparam \uIR[5]~I .output_power_up = "low";
defparam \uIR[5]~I .output_register_mode = "none";
defparam \uIR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_169,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[4]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[4]));
// synopsys translate_off
defparam \uIR[4]~I .input_async_reset = "none";
defparam \uIR[4]~I .input_power_up = "low";
defparam \uIR[4]~I .input_register_mode = "none";
defparam \uIR[4]~I .input_sync_reset = "none";
defparam \uIR[4]~I .oe_async_reset = "none";
defparam \uIR[4]~I .oe_power_up = "low";
defparam \uIR[4]~I .oe_register_mode = "none";
defparam \uIR[4]~I .oe_sync_reset = "none";
defparam \uIR[4]~I .operation_mode = "output";
defparam \uIR[4]~I .output_async_reset = "none";
defparam \uIR[4]~I .output_power_up = "low";
defparam \uIR[4]~I .output_register_mode = "none";
defparam \uIR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_116,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[3]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[3]));
// synopsys translate_off
defparam \uIR[3]~I .input_async_reset = "none";
defparam \uIR[3]~I .input_power_up = "low";
defparam \uIR[3]~I .input_register_mode = "none";
defparam \uIR[3]~I .input_sync_reset = "none";
defparam \uIR[3]~I .oe_async_reset = "none";
defparam \uIR[3]~I .oe_power_up = "low";
defparam \uIR[3]~I .oe_register_mode = "none";
defparam \uIR[3]~I .oe_sync_reset = "none";
defparam \uIR[3]~I .operation_mode = "output";
defparam \uIR[3]~I .output_async_reset = "none";
defparam \uIR[3]~I .output_power_up = "low";
defparam \uIR[3]~I .output_register_mode = "none";
defparam \uIR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_151,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[2]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[2]));
// synopsys translate_off
defparam \uIR[2]~I .input_async_reset = "none";
defparam \uIR[2]~I .input_power_up = "low";
defparam \uIR[2]~I .input_register_mode = "none";
defparam \uIR[2]~I .input_sync_reset = "none";
defparam \uIR[2]~I .oe_async_reset = "none";
defparam \uIR[2]~I .oe_power_up = "low";
defparam \uIR[2]~I .oe_register_mode = "none";
defparam \uIR[2]~I .oe_sync_reset = "none";
defparam \uIR[2]~I .operation_mode = "output";
defparam \uIR[2]~I .output_async_reset = "none";
defparam \uIR[2]~I .output_power_up = "low";
defparam \uIR[2]~I .output_register_mode = "none";
defparam \uIR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_168,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[1]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[1]));
// synopsys translate_off
defparam \uIR[1]~I .input_async_reset = "none";
defparam \uIR[1]~I .input_power_up = "low";
defparam \uIR[1]~I .input_register_mode = "none";
defparam \uIR[1]~I .input_sync_reset = "none";
defparam \uIR[1]~I .oe_async_reset = "none";
defparam \uIR[1]~I .oe_power_up = "low";
defparam \uIR[1]~I .oe_register_mode = "none";
defparam \uIR[1]~I .oe_sync_reset = "none";
defparam \uIR[1]~I .operation_mode = "output";
defparam \uIR[1]~I .output_async_reset = "none";
defparam \uIR[1]~I .output_power_up = "low";
defparam \uIR[1]~I .output_register_mode = "none";
defparam \uIR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_142,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \uIR[0]~I (
	.datain(\inst1|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(uIR[0]));
// synopsys translate_off
defparam \uIR[0]~I .input_async_reset = "none";
defparam \uIR[0]~I .input_power_up = "low";
defparam \uIR[0]~I .input_register_mode = "none";
defparam \uIR[0]~I .input_sync_reset = "none";
defparam \uIR[0]~I .oe_async_reset = "none";
defparam \uIR[0]~I .oe_power_up = "low";
defparam \uIR[0]~I .oe_register_mode = "none";
defparam \uIR[0]~I .oe_sync_reset = "none";
defparam \uIR[0]~I .operation_mode = "output";
defparam \uIR[0]~I .output_async_reset = "none";
defparam \uIR[0]~I .output_power_up = "low";
defparam \uIR[0]~I .output_register_mode = "none";
defparam \uIR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_152,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q1[7]~I (
	.datain(\ALU|inst5|inst|dffs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q1[7]));
// synopsys translate_off
defparam \Q1[7]~I .input_async_reset = "none";
defparam \Q1[7]~I .input_power_up = "low";
defparam \Q1[7]~I .input_register_mode = "none";
defparam \Q1[7]~I .input_sync_reset = "none";
defparam \Q1[7]~I .oe_async_reset = "none";
defparam \Q1[7]~I .oe_power_up = "low";
defparam \Q1[7]~I .oe_register_mode = "none";
defparam \Q1[7]~I .oe_sync_reset = "none";
defparam \Q1[7]~I .operation_mode = "output";
defparam \Q1[7]~I .output_async_reset = "none";
defparam \Q1[7]~I .output_power_up = "low";
defparam \Q1[7]~I .output_register_mode = "none";
defparam \Q1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_162,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q1[6]~I (
	.datain(\ALU|inst5|inst|dffs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q1[6]));
// synopsys translate_off
defparam \Q1[6]~I .input_async_reset = "none";
defparam \Q1[6]~I .input_power_up = "low";
defparam \Q1[6]~I .input_register_mode = "none";
defparam \Q1[6]~I .input_sync_reset = "none";
defparam \Q1[6]~I .oe_async_reset = "none";
defparam \Q1[6]~I .oe_power_up = "low";
defparam \Q1[6]~I .oe_register_mode = "none";
defparam \Q1[6]~I .oe_sync_reset = "none";
defparam \Q1[6]~I .operation_mode = "output";
defparam \Q1[6]~I .output_async_reset = "none";
defparam \Q1[6]~I .output_power_up = "low";
defparam \Q1[6]~I .output_register_mode = "none";
defparam \Q1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_181,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q1[5]~I (
	.datain(\ALU|inst5|inst|dffs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q1[5]));
// synopsys translate_off
defparam \Q1[5]~I .input_async_reset = "none";
defparam \Q1[5]~I .input_power_up = "low";
defparam \Q1[5]~I .input_register_mode = "none";
defparam \Q1[5]~I .input_sync_reset = "none";
defparam \Q1[5]~I .oe_async_reset = "none";
defparam \Q1[5]~I .oe_power_up = "low";
defparam \Q1[5]~I .oe_register_mode = "none";
defparam \Q1[5]~I .oe_sync_reset = "none";
defparam \Q1[5]~I .operation_mode = "output";
defparam \Q1[5]~I .output_async_reset = "none";
defparam \Q1[5]~I .output_power_up = "low";
defparam \Q1[5]~I .output_register_mode = "none";
defparam \Q1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_191,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q1[4]~I (
	.datain(\ALU|inst5|inst|dffs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q1[4]));
// synopsys translate_off
defparam \Q1[4]~I .input_async_reset = "none";
defparam \Q1[4]~I .input_power_up = "low";
defparam \Q1[4]~I .input_register_mode = "none";
defparam \Q1[4]~I .input_sync_reset = "none";
defparam \Q1[4]~I .oe_async_reset = "none";
defparam \Q1[4]~I .oe_power_up = "low";
defparam \Q1[4]~I .oe_register_mode = "none";
defparam \Q1[4]~I .oe_sync_reset = "none";
defparam \Q1[4]~I .operation_mode = "output";
defparam \Q1[4]~I .output_async_reset = "none";
defparam \Q1[4]~I .output_power_up = "low";
defparam \Q1[4]~I .output_register_mode = "none";
defparam \Q1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_137,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q1[3]~I (
	.datain(\ALU|inst5|inst|dffs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q1[3]));
// synopsys translate_off
defparam \Q1[3]~I .input_async_reset = "none";
defparam \Q1[3]~I .input_power_up = "low";
defparam \Q1[3]~I .input_register_mode = "none";
defparam \Q1[3]~I .input_sync_reset = "none";
defparam \Q1[3]~I .oe_async_reset = "none";
defparam \Q1[3]~I .oe_power_up = "low";
defparam \Q1[3]~I .oe_register_mode = "none";
defparam \Q1[3]~I .oe_sync_reset = "none";
defparam \Q1[3]~I .operation_mode = "output";
defparam \Q1[3]~I .output_async_reset = "none";
defparam \Q1[3]~I .output_power_up = "low";
defparam \Q1[3]~I .output_register_mode = "none";
defparam \Q1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q1[2]~I (
	.datain(\ALU|inst5|inst|dffs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q1[2]));
// synopsys translate_off
defparam \Q1[2]~I .input_async_reset = "none";
defparam \Q1[2]~I .input_power_up = "low";
defparam \Q1[2]~I .input_register_mode = "none";
defparam \Q1[2]~I .input_sync_reset = "none";
defparam \Q1[2]~I .oe_async_reset = "none";
defparam \Q1[2]~I .oe_power_up = "low";
defparam \Q1[2]~I .oe_register_mode = "none";
defparam \Q1[2]~I .oe_sync_reset = "none";
defparam \Q1[2]~I .operation_mode = "output";
defparam \Q1[2]~I .output_async_reset = "none";
defparam \Q1[2]~I .output_power_up = "low";
defparam \Q1[2]~I .output_register_mode = "none";
defparam \Q1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q1[1]~I (
	.datain(\ALU|inst5|inst|dffs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q1[1]));
// synopsys translate_off
defparam \Q1[1]~I .input_async_reset = "none";
defparam \Q1[1]~I .input_power_up = "low";
defparam \Q1[1]~I .input_register_mode = "none";
defparam \Q1[1]~I .input_sync_reset = "none";
defparam \Q1[1]~I .oe_async_reset = "none";
defparam \Q1[1]~I .oe_power_up = "low";
defparam \Q1[1]~I .oe_register_mode = "none";
defparam \Q1[1]~I .oe_sync_reset = "none";
defparam \Q1[1]~I .operation_mode = "output";
defparam \Q1[1]~I .output_async_reset = "none";
defparam \Q1[1]~I .output_power_up = "low";
defparam \Q1[1]~I .output_register_mode = "none";
defparam \Q1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q1[0]~I (
	.datain(\ALU|inst5|inst|dffs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q1[0]));
// synopsys translate_off
defparam \Q1[0]~I .input_async_reset = "none";
defparam \Q1[0]~I .input_power_up = "low";
defparam \Q1[0]~I .input_register_mode = "none";
defparam \Q1[0]~I .input_sync_reset = "none";
defparam \Q1[0]~I .oe_async_reset = "none";
defparam \Q1[0]~I .oe_power_up = "low";
defparam \Q1[0]~I .oe_register_mode = "none";
defparam \Q1[0]~I .oe_sync_reset = "none";
defparam \Q1[0]~I .operation_mode = "output";
defparam \Q1[0]~I .output_async_reset = "none";
defparam \Q1[0]~I .output_power_up = "low";
defparam \Q1[0]~I .output_register_mode = "none";
defparam \Q1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q2[7]~I (
	.datain(\ALU|inst6|inst|dffs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q2[7]));
// synopsys translate_off
defparam \Q2[7]~I .input_async_reset = "none";
defparam \Q2[7]~I .input_power_up = "low";
defparam \Q2[7]~I .input_register_mode = "none";
defparam \Q2[7]~I .input_sync_reset = "none";
defparam \Q2[7]~I .oe_async_reset = "none";
defparam \Q2[7]~I .oe_power_up = "low";
defparam \Q2[7]~I .oe_register_mode = "none";
defparam \Q2[7]~I .oe_sync_reset = "none";
defparam \Q2[7]~I .operation_mode = "output";
defparam \Q2[7]~I .output_async_reset = "none";
defparam \Q2[7]~I .output_power_up = "low";
defparam \Q2[7]~I .output_register_mode = "none";
defparam \Q2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_180,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q2[6]~I (
	.datain(\ALU|inst6|inst|dffs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q2[6]));
// synopsys translate_off
defparam \Q2[6]~I .input_async_reset = "none";
defparam \Q2[6]~I .input_power_up = "low";
defparam \Q2[6]~I .input_register_mode = "none";
defparam \Q2[6]~I .input_sync_reset = "none";
defparam \Q2[6]~I .oe_async_reset = "none";
defparam \Q2[6]~I .oe_power_up = "low";
defparam \Q2[6]~I .oe_register_mode = "none";
defparam \Q2[6]~I .oe_sync_reset = "none";
defparam \Q2[6]~I .operation_mode = "output";
defparam \Q2[6]~I .output_async_reset = "none";
defparam \Q2[6]~I .output_power_up = "low";
defparam \Q2[6]~I .output_register_mode = "none";
defparam \Q2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_164,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q2[5]~I (
	.datain(\ALU|inst6|inst|dffs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q2[5]));
// synopsys translate_off
defparam \Q2[5]~I .input_async_reset = "none";
defparam \Q2[5]~I .input_power_up = "low";
defparam \Q2[5]~I .input_register_mode = "none";
defparam \Q2[5]~I .input_sync_reset = "none";
defparam \Q2[5]~I .oe_async_reset = "none";
defparam \Q2[5]~I .oe_power_up = "low";
defparam \Q2[5]~I .oe_register_mode = "none";
defparam \Q2[5]~I .oe_sync_reset = "none";
defparam \Q2[5]~I .operation_mode = "output";
defparam \Q2[5]~I .output_async_reset = "none";
defparam \Q2[5]~I .output_power_up = "low";
defparam \Q2[5]~I .output_register_mode = "none";
defparam \Q2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_176,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q2[4]~I (
	.datain(\ALU|inst6|inst|dffs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q2[4]));
// synopsys translate_off
defparam \Q2[4]~I .input_async_reset = "none";
defparam \Q2[4]~I .input_power_up = "low";
defparam \Q2[4]~I .input_register_mode = "none";
defparam \Q2[4]~I .input_sync_reset = "none";
defparam \Q2[4]~I .oe_async_reset = "none";
defparam \Q2[4]~I .oe_power_up = "low";
defparam \Q2[4]~I .oe_register_mode = "none";
defparam \Q2[4]~I .oe_sync_reset = "none";
defparam \Q2[4]~I .operation_mode = "output";
defparam \Q2[4]~I .output_async_reset = "none";
defparam \Q2[4]~I .output_power_up = "low";
defparam \Q2[4]~I .output_register_mode = "none";
defparam \Q2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q2[3]~I (
	.datain(\ALU|inst6|inst|dffs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q2[3]));
// synopsys translate_off
defparam \Q2[3]~I .input_async_reset = "none";
defparam \Q2[3]~I .input_power_up = "low";
defparam \Q2[3]~I .input_register_mode = "none";
defparam \Q2[3]~I .input_sync_reset = "none";
defparam \Q2[3]~I .oe_async_reset = "none";
defparam \Q2[3]~I .oe_power_up = "low";
defparam \Q2[3]~I .oe_register_mode = "none";
defparam \Q2[3]~I .oe_sync_reset = "none";
defparam \Q2[3]~I .operation_mode = "output";
defparam \Q2[3]~I .output_async_reset = "none";
defparam \Q2[3]~I .output_power_up = "low";
defparam \Q2[3]~I .output_register_mode = "none";
defparam \Q2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_179,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q2[2]~I (
	.datain(\ALU|inst6|inst|dffs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q2[2]));
// synopsys translate_off
defparam \Q2[2]~I .input_async_reset = "none";
defparam \Q2[2]~I .input_power_up = "low";
defparam \Q2[2]~I .input_register_mode = "none";
defparam \Q2[2]~I .input_sync_reset = "none";
defparam \Q2[2]~I .oe_async_reset = "none";
defparam \Q2[2]~I .oe_power_up = "low";
defparam \Q2[2]~I .oe_register_mode = "none";
defparam \Q2[2]~I .oe_sync_reset = "none";
defparam \Q2[2]~I .operation_mode = "output";
defparam \Q2[2]~I .output_async_reset = "none";
defparam \Q2[2]~I .output_power_up = "low";
defparam \Q2[2]~I .output_register_mode = "none";
defparam \Q2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q2[1]~I (
	.datain(\ALU|inst6|inst|dffs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q2[1]));
// synopsys translate_off
defparam \Q2[1]~I .input_async_reset = "none";
defparam \Q2[1]~I .input_power_up = "low";
defparam \Q2[1]~I .input_register_mode = "none";
defparam \Q2[1]~I .input_sync_reset = "none";
defparam \Q2[1]~I .oe_async_reset = "none";
defparam \Q2[1]~I .oe_power_up = "low";
defparam \Q2[1]~I .oe_register_mode = "none";
defparam \Q2[1]~I .oe_sync_reset = "none";
defparam \Q2[1]~I .operation_mode = "output";
defparam \Q2[1]~I .output_async_reset = "none";
defparam \Q2[1]~I .output_power_up = "low";
defparam \Q2[1]~I .output_register_mode = "none";
defparam \Q2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q2[0]~I (
	.datain(\ALU|inst6|inst|dffs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q2[0]));
// synopsys translate_off
defparam \Q2[0]~I .input_async_reset = "none";
defparam \Q2[0]~I .input_power_up = "low";
defparam \Q2[0]~I .input_register_mode = "none";
defparam \Q2[0]~I .input_sync_reset = "none";
defparam \Q2[0]~I .oe_async_reset = "none";
defparam \Q2[0]~I .oe_power_up = "low";
defparam \Q2[0]~I .oe_register_mode = "none";
defparam \Q2[0]~I .oe_sync_reset = "none";
defparam \Q2[0]~I .operation_mode = "output";
defparam \Q2[0]~I .output_async_reset = "none";
defparam \Q2[0]~I .output_power_up = "low";
defparam \Q2[0]~I .output_register_mode = "none";
defparam \Q2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q3[7]~I (
	.datain(\ALU|inst7|inst|dffs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q3[7]));
// synopsys translate_off
defparam \Q3[7]~I .input_async_reset = "none";
defparam \Q3[7]~I .input_power_up = "low";
defparam \Q3[7]~I .input_register_mode = "none";
defparam \Q3[7]~I .input_sync_reset = "none";
defparam \Q3[7]~I .oe_async_reset = "none";
defparam \Q3[7]~I .oe_power_up = "low";
defparam \Q3[7]~I .oe_register_mode = "none";
defparam \Q3[7]~I .oe_sync_reset = "none";
defparam \Q3[7]~I .operation_mode = "output";
defparam \Q3[7]~I .output_async_reset = "none";
defparam \Q3[7]~I .output_power_up = "low";
defparam \Q3[7]~I .output_register_mode = "none";
defparam \Q3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_163,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q3[6]~I (
	.datain(\ALU|inst7|inst|dffs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q3[6]));
// synopsys translate_off
defparam \Q3[6]~I .input_async_reset = "none";
defparam \Q3[6]~I .input_power_up = "low";
defparam \Q3[6]~I .input_register_mode = "none";
defparam \Q3[6]~I .input_sync_reset = "none";
defparam \Q3[6]~I .oe_async_reset = "none";
defparam \Q3[6]~I .oe_power_up = "low";
defparam \Q3[6]~I .oe_register_mode = "none";
defparam \Q3[6]~I .oe_sync_reset = "none";
defparam \Q3[6]~I .operation_mode = "output";
defparam \Q3[6]~I .output_async_reset = "none";
defparam \Q3[6]~I .output_power_up = "low";
defparam \Q3[6]~I .output_register_mode = "none";
defparam \Q3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_173,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q3[5]~I (
	.datain(\ALU|inst7|inst|dffs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q3[5]));
// synopsys translate_off
defparam \Q3[5]~I .input_async_reset = "none";
defparam \Q3[5]~I .input_power_up = "low";
defparam \Q3[5]~I .input_register_mode = "none";
defparam \Q3[5]~I .input_sync_reset = "none";
defparam \Q3[5]~I .oe_async_reset = "none";
defparam \Q3[5]~I .oe_power_up = "low";
defparam \Q3[5]~I .oe_register_mode = "none";
defparam \Q3[5]~I .oe_sync_reset = "none";
defparam \Q3[5]~I .operation_mode = "output";
defparam \Q3[5]~I .output_async_reset = "none";
defparam \Q3[5]~I .output_power_up = "low";
defparam \Q3[5]~I .output_register_mode = "none";
defparam \Q3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_150,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q3[4]~I (
	.datain(\ALU|inst7|inst|dffs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q3[4]));
// synopsys translate_off
defparam \Q3[4]~I .input_async_reset = "none";
defparam \Q3[4]~I .input_power_up = "low";
defparam \Q3[4]~I .input_register_mode = "none";
defparam \Q3[4]~I .input_sync_reset = "none";
defparam \Q3[4]~I .oe_async_reset = "none";
defparam \Q3[4]~I .oe_power_up = "low";
defparam \Q3[4]~I .oe_register_mode = "none";
defparam \Q3[4]~I .oe_sync_reset = "none";
defparam \Q3[4]~I .operation_mode = "output";
defparam \Q3[4]~I .output_async_reset = "none";
defparam \Q3[4]~I .output_power_up = "low";
defparam \Q3[4]~I .output_register_mode = "none";
defparam \Q3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_182,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q3[3]~I (
	.datain(\ALU|inst7|inst|dffs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q3[3]));
// synopsys translate_off
defparam \Q3[3]~I .input_async_reset = "none";
defparam \Q3[3]~I .input_power_up = "low";
defparam \Q3[3]~I .input_register_mode = "none";
defparam \Q3[3]~I .input_sync_reset = "none";
defparam \Q3[3]~I .oe_async_reset = "none";
defparam \Q3[3]~I .oe_power_up = "low";
defparam \Q3[3]~I .oe_register_mode = "none";
defparam \Q3[3]~I .oe_sync_reset = "none";
defparam \Q3[3]~I .operation_mode = "output";
defparam \Q3[3]~I .output_async_reset = "none";
defparam \Q3[3]~I .output_power_up = "low";
defparam \Q3[3]~I .output_register_mode = "none";
defparam \Q3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_185,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q3[2]~I (
	.datain(\ALU|inst7|inst|dffs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q3[2]));
// synopsys translate_off
defparam \Q3[2]~I .input_async_reset = "none";
defparam \Q3[2]~I .input_power_up = "low";
defparam \Q3[2]~I .input_register_mode = "none";
defparam \Q3[2]~I .input_sync_reset = "none";
defparam \Q3[2]~I .oe_async_reset = "none";
defparam \Q3[2]~I .oe_power_up = "low";
defparam \Q3[2]~I .oe_register_mode = "none";
defparam \Q3[2]~I .oe_sync_reset = "none";
defparam \Q3[2]~I .operation_mode = "output";
defparam \Q3[2]~I .output_async_reset = "none";
defparam \Q3[2]~I .output_power_up = "low";
defparam \Q3[2]~I .output_register_mode = "none";
defparam \Q3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_149,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q3[1]~I (
	.datain(\ALU|inst7|inst|dffs [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q3[1]));
// synopsys translate_off
defparam \Q3[1]~I .input_async_reset = "none";
defparam \Q3[1]~I .input_power_up = "low";
defparam \Q3[1]~I .input_register_mode = "none";
defparam \Q3[1]~I .input_sync_reset = "none";
defparam \Q3[1]~I .oe_async_reset = "none";
defparam \Q3[1]~I .oe_power_up = "low";
defparam \Q3[1]~I .oe_register_mode = "none";
defparam \Q3[1]~I .oe_sync_reset = "none";
defparam \Q3[1]~I .operation_mode = "output";
defparam \Q3[1]~I .output_async_reset = "none";
defparam \Q3[1]~I .output_power_up = "low";
defparam \Q3[1]~I .output_register_mode = "none";
defparam \Q3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_160,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Q3[0]~I (
	.datain(\ALU|inst7|inst|dffs [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Q3[0]));
// synopsys translate_off
defparam \Q3[0]~I .input_async_reset = "none";
defparam \Q3[0]~I .input_power_up = "low";
defparam \Q3[0]~I .input_register_mode = "none";
defparam \Q3[0]~I .input_sync_reset = "none";
defparam \Q3[0]~I .oe_async_reset = "none";
defparam \Q3[0]~I .oe_power_up = "low";
defparam \Q3[0]~I .oe_register_mode = "none";
defparam \Q3[0]~I .oe_sync_reset = "none";
defparam \Q3[0]~I .operation_mode = "output";
defparam \Q3[0]~I .output_async_reset = "none";
defparam \Q3[0]~I .output_power_up = "low";
defparam \Q3[0]~I .output_register_mode = "none";
defparam \Q3[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
