INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.gen/sources_1/ip/DPRAM_1Kx16/DPRAM_1Kx16_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DPRAM_1Kx16
INFO: [VRFC 10-311] analyzing module DPRAM_1Kx16_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module DPRAM_1Kx16_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module DPRAM_1Kx16_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module DPRAM_1Kx16_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module DPRAM_1Kx16_blk_mem_gen_v8_4_5
INFO: [VRFC 10-311] analyzing module DPRAM_1Kx16_blk_mem_gen_v8_4_5_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mrigatti/Desktop/CRV/2.Firmware/FEB/FEB.sim/sim_1/behav/xsim/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
