library ieee;
use ieee.std_logic_1164.all;
entity MUX5 is
   port(A: in std_logic_vector(3 downto 0); S: in std_logic_vector(2 downto 0); C: out std_logic_vector(7 downto 0));
end entity MUX5;

architecture Equations of MUX5 is
signal s: std_logic;
begin
s<= ((S(2) or S(1)) or S(0));
	C(7 downto 5)<="000";
  C(4)<= ('1' and S) or ('0' and (not S));
   C(3 downto 0) <= A(3 downto 0);	
end Equations;
