{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 3.6,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 3.6,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 3.92668e-06,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 6.41614e-06,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 4.54454e-07,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 6.41614e-06,
	"finish__design__instance__count__class:macro": 2,
	"finish__design__instance__area__class:macro": 42371.4,
	"finish__design__instance__count__class:endcap_cell": 424,
	"finish__design__instance__area__class:endcap_cell": 1861.53,
	"finish__design__instance__count__class:fill_cell": 1992,
	"finish__design__instance__area__class:fill_cell": 162418,
	"finish__design__instance__count__class:tap_cell": 182,
	"finish__design__instance__area__class:tap_cell": 799.053,
	"finish__design__instance__count__class:antenna_cell": 4,
	"finish__design__instance__area__class:antenna_cell": 17.5616,
	"finish__design__instance__count__class:timing_repair_buffer": 36,
	"finish__design__instance__area__class:timing_repair_buffer": 2844.98,
	"finish__design__instance__count": 2640,
	"finish__design__instance__area": 210313,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__timing__hold__ws": 1e+39,
	"finish__timing__fmax": 4.04473e+07,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.845454,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.84587,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 7.41459e-05,
	"finish__power__switching__total": 2.67899e-05,
	"finish__power__leakage__total": 7.28483e-08,
	"finish__power__total": 0.000101009,
	"finish__design__io": 37,
	"finish__design__die__area": 250000,
	"finish__design__core__area": 229517,
	"finish__design__instance__count": 648,
	"finish__design__instance__area": 47894.5,
	"finish__design__instance__count__stdcell": 646,
	"finish__design__instance__area__stdcell": 5523.12,
	"finish__design__instance__count__macros": 2,
	"finish__design__instance__area__macros": 42371.4,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.208675,
	"finish__design__instance__utilization__stdcell": 0.0295124,
	"finish__design__rows": 212,
	"finish__design__rows:GF018hv5v_mcu_sc7": 212,
	"finish__design__sites": 76504,
	"finish__design__sites:GF018hv5v_mcu_sc7": 76504,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}