# Makefile for Amstrad Wrapper testbench simulation

# Directories
BUILD_DIR = build_wrapper
LOGS_DIR = logs_wrapper
RTL_DIR = ../../../rtl
ROOT_DIR = ../../..
GX4000_DIR = $(RTL_DIR)/GX4000
T80_DIR = $(RTL_DIR)/T80
U765_DIR = $(RTL_DIR)/u765
PLL_DIR = $(RTL_DIR)/pll
PLAYCITY_DIR = $(RTL_DIR)/playcity

# OSS CAD Suite path
OSS_CAD_SUITE = $(HOME)/os/oss-cad-suite
BIN_DIR = $(OSS_CAD_SUITE)/bin

# Files
TESTBENCH = tb_amstrad_wrapper
TOP_SV = $(ROOT_DIR)/Amstrad.sv
TOP_MODULE = Amstrad

# Commands
IVERILOG = $(BIN_DIR)/iverilog
VVP = $(BIN_DIR)/vvp
GTKWAVE = $(BIN_DIR)/gtkwave

# Include all necessary files
INCLUDE_DIRS = \
	-I$(ROOT_DIR) \
	-I$(RTL_DIR) \
	-I$(GX4000_DIR) \
	-I$(T80_DIR) \
	-I$(U765_DIR) \
	-I$(PLL_DIR) \
	-I$(PLAYCITY_DIR)

# Flags
IVERILOG_FLAGS = -g2012 -Wall -D__ICARUS__ $(INCLUDE_DIRS)

# Source files
SRC_FILES = \
	$(TESTBENCH).sv \
	$(TOP_SV)

# Main RTL files
RTL_FILES = \
	$(wildcard $(RTL_DIR)/*.v) \
	$(wildcard $(RTL_DIR)/*.sv) \
	$(wildcard $(GX4000_DIR)/*.v) \
	$(wildcard $(GX4000_DIR)/*.sv) \
	$(wildcard $(T80_DIR)/*.v) \
	$(wildcard $(U765_DIR)/*.v) \
	$(wildcard $(PLL_DIR)/*.v) \
	$(wildcard $(PLAYCITY_DIR)/*.v)

# Targets
all: clean prepare compile simulate

prepare:
	@mkdir -p $(BUILD_DIR)
	@mkdir -p $(LOGS_DIR)

compile:
	@echo "Compiling wrapper simulation..."
	@echo "Using top-level file: $(TOP_SV)"
	@$(IVERILOG) $(IVERILOG_FLAGS) -o $(BUILD_DIR)/$(TESTBENCH).vvp \
	        -s $(TESTBENCH) $(SRC_FILES) $(RTL_FILES) \
	        || (echo "Compilation failed!"; exit 1)
	@echo "Compilation successful!"

simulate:
	@echo "Running wrapper simulation..."
	@$(VVP) $(BUILD_DIR)/$(TESTBENCH).vvp -vcd | tee $(LOGS_DIR)/simulation.log \
	        || (echo "Simulation failed!"; exit 1)
	@echo "Simulation completed successfully!"
	@echo "Results are in $(LOGS_DIR)/simulation.log"

wave:
	@$(GTKWAVE) $(BUILD_DIR)/amstrad_wrapper.vcd &

clean:
	@rm -rf $(BUILD_DIR) $(LOGS_DIR)
	@echo "Clean completed"

.PHONY: all prepare compile simulate wave clean 