/******************************************************************************************
Author:          Bob Liu
E-mailï¼?         <a target="_blank" href="mailto:shuangfeiyanworld@163.com">shuangfeiyanworld@163.com</a>
File Name:      b2s_receiver.v
Function:       b2sæ¥æ”¶ç«?, é»˜è®¤æ¥æ”¶32bitæ•°æ®ï¼Œæ¥æ”¶æ•°æ®å®½åº¦è¯·ä¸å‘é€ç«¯å‘é?æ•°æ®å®½åº¦ä¿æŒä¸€è‡?
Version:         2013-5-13 v1.0
********************************************************************************************/
module        b2s_receiver
(
        clk,                //æ—¶é’ŸåŸºå‡†,ä¸é™é¢‘ç‡å¤§å°,ä½†å¿…é¡»ä¸å‘é?ç«¯ä¸?è‡?
        mclk,
        b2s_din,        //b2så‘é?ç«¯å‘é?è¿‡æ¥çš„ä¿¡å·
		finish,
		
        dout              //b2sæ¥æ”¶ç«¯è§£ç å‡ºçš„æ•°æ?
);
parameter         WIDTH=64;        //â˜…è®¾å®šb2sæ¥æ”¶æ•°æ®ä½æ•°, é»˜è®¤æ¥æ”¶32bitæ•°æ®ï¼Œæ¥æ”¶æ•°æ®å®½åº¦è¯·ä¸å‘é€ç«¯å‘é?æ•°æ®å®½åº¦ä¿æŒä¸€è‡?

input                                        clk;
input                                        mclk;
input                                        b2s_din;
output        [WIDTH-1:0]         dout;
output      reg  finish;
//==================================================
//b2s_dinä¿¡å·è¾¹æ²¿æ£?æµ?
//==================================================
reg        [1:0]        b2s_din_edge=2'b01;
always @ (posedge clk)
begin
        b2s_din_edge[0] <= b2s_din;
        b2s_din_edge[1] <= b2s_din_edge[0];
end
// BUFG BUFG_inst (  
// .O(clk_o), //Ê±ÖÓ»º´æÊä³öĞÅºÅ  
// .I(clk) // /Ê±ÖÓ»º´æÊäÈëĞÅºÅ  
// );  
 debug_receiber u_debug_receiber(
.clk(mclk),


.probe0(state0),
.probe1(state),
.probe2(time_cnt),
.probe3(b2s_din)
);
//==================================================
//time_cnt -- å­˜å‚¨b2c_dinä¿¡å·ä¸‹é™æ²¿åŠå…¶æœ€è¿‘çš„ä¸‹ä¸€ä¸ªä¸Šå‡æ²¿ä¹‹é—´çš„æ—¶é—?
//==================================================
reg        [1:0]         state0;
reg        [7:0]                time_cnt_r;
always @ (posedge clk)
begin
        case(state0)
        0:        begin
                        time_cnt_r<=8'b0;
                        state0<=2'd1;
                end
        1:        begin
                        if(b2s_din_edge==2'b10)
                                state0<=2'd2;
                        else
                                state0<=state0;
                end
        2:        begin
                        if(b2s_din_edge==2'b01)
                                begin
                                        state0<=2'd0;
                                end
                        else 
                                time_cnt_r<=time_cnt_r+1'b1;
                end
        default:        begin
                                        time_cnt_r<=8'b0;
                                        state0<=2'd0;
                            end
        endcase
end

wire [9:0]        time_cnt;
assign        time_cnt=(b2s_din_edge==2'b01)?time_cnt_r:'b0;        //å½“b2s_dinä¸Šå‡æ²¿ç¬é—?,è¯»å–time_cnt_rçš„å??

//==================================================
//b2sè§£ç æ—¶åº
//==================================================
reg        [2:0]                        state;
reg        [7:0]                        count;        //â˜…ä¸æ¥æ”¶æ•°æ®ä½æ•°ä¿æŒä¸?è‡?(å¦‚æ¥æ”?32bitæ•°æ®æ—?,countå®½åº¦ä¸?5;æ¥æ”¶8bitæ—?,countå®½åº¦ä¸?4)
reg        [WIDTH-1:0]           dout_r;
always @ (posedge clk)
begin
        case(state)
        0:        begin
                        count<=WIDTH;
                        if((time_cnt>230)&&(time_cnt<250))        //åˆ¤æ–­èµ·å§‹ä¿¡å·
                                state<=3'd1;
                        else
                                state<=state;
                end
        1:        begin
                        if((time_cnt>10)&&(time_cnt<25))          //åˆ¤æ–­æ¥æ”¶åˆ°çš„ä½æ˜¯å¦ä¸º1
                                begin
                                        dout_r[WIDTH-1]<=1'b1;
                                        state<=3'd2;
                                end
                        else if((time_cnt>50)&&(time_cnt<145)) //åˆ¤æ–­æ¥æ”¶åˆ°çš„ä½æ˜¯å¦ä¸º0
                                begin
                                        dout_r[WIDTH-1]<=1'b0;
                                        state<=3'd2;
                                end
                        else
                                begin
                                        state<=state;
                                end
                end
        2:        begin
                        count<=count-1'b1;        //æ¯è¯»å–ä¸€ä¸ªbit,countè®¡æ•°å‡?1
                        state<=3'd3;
                end
        3:        if(count==0)                        //æ•°æ®è¯»å–å®Œæ¯•,è¿”å›å¹¶ç»§ç»­ä¸‹ä¸?ç»„æ•°æ®çš„è¯»å–
                        begin
                                state<=3'd0;
								finish <=1'b1;
                        end
                else	
						begin
                        state<=3'd4;                        //æ•°æ®æœªè¯»å–å®Œæ¯?,åˆ™è¿›è¡Œç§»ä½?
						finish <=1'b0;
						end
        4:        begin
                        dout_r<=(dout_r>>1); //æ•°æ®å³ç§»1ä½?
                        state<=3'd1;
                end
        default:        begin
                                        state<=3'd0;
                                        count<=WIDTH;
                            end
        endcase
end

assign        dout=(count==0)?dout_r:dout;        //æ¯å½“ä¸?ç»„æ•°æ®è¯»å–å®Œæ¯?,åˆ™æ›´æ–°ä¸€æ¬¡doutçš„å??

endmodule        