|Mem_Mapped_SVGA
n_reset => ~NO_FANOUT~
Video_Clk => uk101textdisplay_svga_800x600:UK101_SVGA_64x32.clk
CLK_50 => displayram2k:DisplayRAM.clock
n_dispRamCS => comb.IN0
n_memWR => comb.IN1
cpuAddress[0] => displayram2k:DisplayRAM.address_a[0]
cpuAddress[1] => displayram2k:DisplayRAM.address_a[1]
cpuAddress[2] => displayram2k:DisplayRAM.address_a[2]
cpuAddress[3] => displayram2k:DisplayRAM.address_a[3]
cpuAddress[4] => displayram2k:DisplayRAM.address_a[4]
cpuAddress[5] => displayram2k:DisplayRAM.address_a[5]
cpuAddress[6] => displayram2k:DisplayRAM.address_a[6]
cpuAddress[7] => displayram2k:DisplayRAM.address_a[7]
cpuAddress[8] => displayram2k:DisplayRAM.address_a[8]
cpuAddress[9] => displayram2k:DisplayRAM.address_a[9]
cpuAddress[10] => displayram2k:DisplayRAM.address_a[10]
cpuDataOut[0] => displayram2k:DisplayRAM.data_a[0]
cpuDataOut[1] => displayram2k:DisplayRAM.data_a[1]
cpuDataOut[2] => displayram2k:DisplayRAM.data_a[2]
cpuDataOut[3] => displayram2k:DisplayRAM.data_a[3]
cpuDataOut[4] => displayram2k:DisplayRAM.data_a[4]
cpuDataOut[5] => displayram2k:DisplayRAM.data_a[5]
cpuDataOut[6] => displayram2k:DisplayRAM.data_a[6]
cpuDataOut[7] => displayram2k:DisplayRAM.data_a[7]
dataOut[0] << displayram2k:DisplayRAM.q_a[0]
dataOut[1] << displayram2k:DisplayRAM.q_a[1]
dataOut[2] << displayram2k:DisplayRAM.q_a[2]
dataOut[3] << displayram2k:DisplayRAM.q_a[3]
dataOut[4] << displayram2k:DisplayRAM.q_a[4]
dataOut[5] << displayram2k:DisplayRAM.q_a[5]
dataOut[6] << displayram2k:DisplayRAM.q_a[6]
dataOut[7] << displayram2k:DisplayRAM.q_a[7]
VoutVect[0] << uk101textdisplay_svga_800x600:UK101_SVGA_64x32.vSync
VoutVect[1] << uk101textdisplay_svga_800x600:UK101_SVGA_64x32.hSync
VoutVect[2] << <GND>
VoutVect[3] << <GND>
VoutVect[4] << <GND>
VoutVect[5] << <GND>
VoutVect[6] << <GND>
VoutVect[7] << uk101textdisplay_svga_800x600:UK101_SVGA_64x32.video
VoutVect[8] << uk101textdisplay_svga_800x600:UK101_SVGA_64x32.video
VoutVect[9] << uk101textdisplay_svga_800x600:UK101_SVGA_64x32.video
VoutVect[10] << uk101textdisplay_svga_800x600:UK101_SVGA_64x32.video
VoutVect[11] << uk101textdisplay_svga_800x600:UK101_SVGA_64x32.video
VoutVect[12] << uk101textdisplay_svga_800x600:UK101_SVGA_64x32.video
VoutVect[13] << uk101textdisplay_svga_800x600:UK101_SVGA_64x32.video
VoutVect[14] << uk101textdisplay_svga_800x600:UK101_SVGA_64x32.video
VoutVect[15] << uk101textdisplay_svga_800x600:UK101_SVGA_64x32.video
VoutVect[16] << uk101textdisplay_svga_800x600:UK101_SVGA_64x32.video
VoutVect[17] << uk101textdisplay_svga_800x600:UK101_SVGA_64x32.video


|Mem_Mapped_SVGA|UK101TextDisplay_svga_800x600:UK101_SVGA_64x32
charAddr[0] <= vertLineCount[1].DB_MAX_OUTPUT_PORT_TYPE
charAddr[1] <= vertLineCount[2].DB_MAX_OUTPUT_PORT_TYPE
charAddr[2] <= vertLineCount[3].DB_MAX_OUTPUT_PORT_TYPE
charAddr[3] <= dispData[0].DB_MAX_OUTPUT_PORT_TYPE
charAddr[4] <= dispData[1].DB_MAX_OUTPUT_PORT_TYPE
charAddr[5] <= dispData[2].DB_MAX_OUTPUT_PORT_TYPE
charAddr[6] <= dispData[3].DB_MAX_OUTPUT_PORT_TYPE
charAddr[7] <= dispData[4].DB_MAX_OUTPUT_PORT_TYPE
charAddr[8] <= dispData[5].DB_MAX_OUTPUT_PORT_TYPE
charAddr[9] <= dispData[6].DB_MAX_OUTPUT_PORT_TYPE
charAddr[10] <= dispData[7].DB_MAX_OUTPUT_PORT_TYPE
charData[0] => Mux0.IN3
charData[1] => Mux0.IN4
charData[2] => Mux0.IN5
charData[3] => Mux0.IN6
charData[4] => Mux0.IN7
charData[5] => Mux0.IN8
charData[6] => Mux0.IN9
charData[7] => Mux0.IN10
dispAddr[0] <= horizCount[3].DB_MAX_OUTPUT_PORT_TYPE
dispAddr[1] <= horizCount[4].DB_MAX_OUTPUT_PORT_TYPE
dispAddr[2] <= horizCount[5].DB_MAX_OUTPUT_PORT_TYPE
dispAddr[3] <= horizCount[6].DB_MAX_OUTPUT_PORT_TYPE
dispAddr[4] <= horizCount[7].DB_MAX_OUTPUT_PORT_TYPE
dispAddr[5] <= horizCount[8].DB_MAX_OUTPUT_PORT_TYPE
dispAddr[6] <= vertLineCount[4].DB_MAX_OUTPUT_PORT_TYPE
dispAddr[7] <= vertLineCount[5].DB_MAX_OUTPUT_PORT_TYPE
dispAddr[8] <= vertLineCount[6].DB_MAX_OUTPUT_PORT_TYPE
dispAddr[9] <= vertLineCount[7].DB_MAX_OUTPUT_PORT_TYPE
dispAddr[10] <= vertLineCount[8].DB_MAX_OUTPUT_PORT_TYPE
dispData[0] => charAddr[3].DATAIN
dispData[1] => charAddr[4].DATAIN
dispData[2] => charAddr[5].DATAIN
dispData[3] => charAddr[6].DATAIN
dispData[4] => charAddr[7].DATAIN
dispData[5] => charAddr[8].DATAIN
dispData[6] => charAddr[9].DATAIN
dispData[7] => charAddr[10].DATAIN
clk => hAct~reg0.CLK
clk => video~reg0.CLK
clk => n_vSync.CLK
clk => n_hSync.CLK
clk => vertLineCount[0].CLK
clk => vertLineCount[1].CLK
clk => vertLineCount[2].CLK
clk => vertLineCount[3].CLK
clk => vertLineCount[4].CLK
clk => vertLineCount[5].CLK
clk => vertLineCount[6].CLK
clk => vertLineCount[7].CLK
clk => vertLineCount[8].CLK
clk => vertLineCount[9].CLK
clk => horizCount[0].CLK
clk => horizCount[1].CLK
clk => horizCount[2].CLK
clk => horizCount[3].CLK
clk => horizCount[4].CLK
clk => horizCount[5].CLK
clk => horizCount[6].CLK
clk => horizCount[7].CLK
clk => horizCount[8].CLK
clk => horizCount[9].CLK
video <= video~reg0.DB_MAX_OUTPUT_PORT_TYPE
vSync <= n_vSync.DB_MAX_OUTPUT_PORT_TYPE
hSync <= n_hSync.DB_MAX_OUTPUT_PORT_TYPE
hAct <= hAct~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mem_Mapped_SVGA|DisplayRam2k:DisplayRAM
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]


|Mem_Mapped_SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component
wren_a => altsyncram_sn52:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_sn52:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_sn52:auto_generated.data_a[0]
data_a[1] => altsyncram_sn52:auto_generated.data_a[1]
data_a[2] => altsyncram_sn52:auto_generated.data_a[2]
data_a[3] => altsyncram_sn52:auto_generated.data_a[3]
data_a[4] => altsyncram_sn52:auto_generated.data_a[4]
data_a[5] => altsyncram_sn52:auto_generated.data_a[5]
data_a[6] => altsyncram_sn52:auto_generated.data_a[6]
data_a[7] => altsyncram_sn52:auto_generated.data_a[7]
data_b[0] => altsyncram_sn52:auto_generated.data_b[0]
data_b[1] => altsyncram_sn52:auto_generated.data_b[1]
data_b[2] => altsyncram_sn52:auto_generated.data_b[2]
data_b[3] => altsyncram_sn52:auto_generated.data_b[3]
data_b[4] => altsyncram_sn52:auto_generated.data_b[4]
data_b[5] => altsyncram_sn52:auto_generated.data_b[5]
data_b[6] => altsyncram_sn52:auto_generated.data_b[6]
data_b[7] => altsyncram_sn52:auto_generated.data_b[7]
address_a[0] => altsyncram_sn52:auto_generated.address_a[0]
address_a[1] => altsyncram_sn52:auto_generated.address_a[1]
address_a[2] => altsyncram_sn52:auto_generated.address_a[2]
address_a[3] => altsyncram_sn52:auto_generated.address_a[3]
address_a[4] => altsyncram_sn52:auto_generated.address_a[4]
address_a[5] => altsyncram_sn52:auto_generated.address_a[5]
address_a[6] => altsyncram_sn52:auto_generated.address_a[6]
address_a[7] => altsyncram_sn52:auto_generated.address_a[7]
address_a[8] => altsyncram_sn52:auto_generated.address_a[8]
address_a[9] => altsyncram_sn52:auto_generated.address_a[9]
address_a[10] => altsyncram_sn52:auto_generated.address_a[10]
address_b[0] => altsyncram_sn52:auto_generated.address_b[0]
address_b[1] => altsyncram_sn52:auto_generated.address_b[1]
address_b[2] => altsyncram_sn52:auto_generated.address_b[2]
address_b[3] => altsyncram_sn52:auto_generated.address_b[3]
address_b[4] => altsyncram_sn52:auto_generated.address_b[4]
address_b[5] => altsyncram_sn52:auto_generated.address_b[5]
address_b[6] => altsyncram_sn52:auto_generated.address_b[6]
address_b[7] => altsyncram_sn52:auto_generated.address_b[7]
address_b[8] => altsyncram_sn52:auto_generated.address_b[8]
address_b[9] => altsyncram_sn52:auto_generated.address_b[9]
address_b[10] => altsyncram_sn52:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sn52:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sn52:auto_generated.q_a[0]
q_a[1] <= altsyncram_sn52:auto_generated.q_a[1]
q_a[2] <= altsyncram_sn52:auto_generated.q_a[2]
q_a[3] <= altsyncram_sn52:auto_generated.q_a[3]
q_a[4] <= altsyncram_sn52:auto_generated.q_a[4]
q_a[5] <= altsyncram_sn52:auto_generated.q_a[5]
q_a[6] <= altsyncram_sn52:auto_generated.q_a[6]
q_a[7] <= altsyncram_sn52:auto_generated.q_a[7]
q_b[0] <= altsyncram_sn52:auto_generated.q_b[0]
q_b[1] <= altsyncram_sn52:auto_generated.q_b[1]
q_b[2] <= altsyncram_sn52:auto_generated.q_b[2]
q_b[3] <= altsyncram_sn52:auto_generated.q_b[3]
q_b[4] <= altsyncram_sn52:auto_generated.q_b[4]
q_b[5] <= altsyncram_sn52:auto_generated.q_b[5]
q_b[6] <= altsyncram_sn52:auto_generated.q_b[6]
q_b[7] <= altsyncram_sn52:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Mem_Mapped_SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_sn52:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|Mem_Mapped_SVGA|CharRom:CharROM
address[0] => Mux0.IN2058
address[0] => Mux1.IN2058
address[0] => Mux2.IN2058
address[0] => Mux3.IN2058
address[0] => Mux4.IN2058
address[0] => Mux5.IN2058
address[0] => Mux6.IN2058
address[0] => Mux7.IN2058
address[1] => Mux0.IN2057
address[1] => Mux1.IN2057
address[1] => Mux2.IN2057
address[1] => Mux3.IN2057
address[1] => Mux4.IN2057
address[1] => Mux5.IN2057
address[1] => Mux6.IN2057
address[1] => Mux7.IN2057
address[2] => Mux0.IN2056
address[2] => Mux1.IN2056
address[2] => Mux2.IN2056
address[2] => Mux3.IN2056
address[2] => Mux4.IN2056
address[2] => Mux5.IN2056
address[2] => Mux6.IN2056
address[2] => Mux7.IN2056
address[3] => Mux0.IN2055
address[3] => Mux1.IN2055
address[3] => Mux2.IN2055
address[3] => Mux3.IN2055
address[3] => Mux4.IN2055
address[3] => Mux5.IN2055
address[3] => Mux6.IN2055
address[3] => Mux7.IN2055
address[4] => Mux0.IN2054
address[4] => Mux1.IN2054
address[4] => Mux2.IN2054
address[4] => Mux3.IN2054
address[4] => Mux4.IN2054
address[4] => Mux5.IN2054
address[4] => Mux6.IN2054
address[4] => Mux7.IN2054
address[5] => Mux0.IN2053
address[5] => Mux1.IN2053
address[5] => Mux2.IN2053
address[5] => Mux3.IN2053
address[5] => Mux4.IN2053
address[5] => Mux5.IN2053
address[5] => Mux6.IN2053
address[5] => Mux7.IN2053
address[6] => Mux0.IN2052
address[6] => Mux1.IN2052
address[6] => Mux2.IN2052
address[6] => Mux3.IN2052
address[6] => Mux4.IN2052
address[6] => Mux5.IN2052
address[6] => Mux6.IN2052
address[6] => Mux7.IN2052
address[7] => Mux0.IN2051
address[7] => Mux1.IN2051
address[7] => Mux2.IN2051
address[7] => Mux3.IN2051
address[7] => Mux4.IN2051
address[7] => Mux5.IN2051
address[7] => Mux6.IN2051
address[7] => Mux7.IN2051
address[8] => Mux0.IN2050
address[8] => Mux1.IN2050
address[8] => Mux2.IN2050
address[8] => Mux3.IN2050
address[8] => Mux4.IN2050
address[8] => Mux5.IN2050
address[8] => Mux6.IN2050
address[8] => Mux7.IN2050
address[9] => Mux0.IN2049
address[9] => Mux1.IN2049
address[9] => Mux2.IN2049
address[9] => Mux3.IN2049
address[9] => Mux4.IN2049
address[9] => Mux5.IN2049
address[9] => Mux6.IN2049
address[9] => Mux7.IN2049
address[10] => Mux0.IN2048
address[10] => Mux1.IN2048
address[10] => Mux2.IN2048
address[10] => Mux3.IN2048
address[10] => Mux4.IN2048
address[10] => Mux5.IN2048
address[10] => Mux6.IN2048
address[10] => Mux7.IN2048
q[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


