<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::X86InstrInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1X86InstrInfo.html">X86InstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1X86InstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::X86InstrInfo Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="X86InstrInfo_8h_source.html">Target/X86/X86InstrInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::X86InstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1X86InstrInfo__inherit__graph.png" border="0" usemap="#llvm_1_1X86InstrInfo_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::X86InstrInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1X86InstrInfo__coll__graph.png" border="0" usemap="#llvm_1_1X86InstrInfo_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a5a4eef9d22e5039b95e52892c6656f95"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a5a4eef9d22e5039b95e52892c6656f95">X86InstrInfo</a> (<a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;STI)</td></tr>
<tr class="separator:a5a4eef9d22e5039b95e52892c6656f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a166c01b8220e205da9138b331f7475ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86RegisterInfo.html">X86RegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a166c01b8220e205da9138b331f7475ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegisterInfo - <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> is a superset of MRegister info.  <a href="classllvm_1_1X86InstrInfo.html#a166c01b8220e205da9138b331f7475ae">More...</a><br /></td></tr>
<tr class="separator:a166c01b8220e205da9138b331f7475ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae41024903c1885994dd8cf8a878b0fef"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#ae41024903c1885994dd8cf8a878b0fef">getFrameAdjustment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae41024903c1885994dd8cf8a878b0fef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the stack pointer adjustment that happens inside the frame setup..destroy sequence (e.g.  <a href="classllvm_1_1X86InstrInfo.html#ae41024903c1885994dd8cf8a878b0fef">More...</a><br /></td></tr>
<tr class="separator:ae41024903c1885994dd8cf8a878b0fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94765076554779b2ae89b40d3a256c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#ac94765076554779b2ae89b40d3a256c2">setFrameAdjustment</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, int64_t V) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac94765076554779b2ae89b40d3a256c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the stack pointer adjustment made inside the frame made up by this instruction.  <a href="classllvm_1_1X86InstrInfo.html#ac94765076554779b2ae89b40d3a256c2">More...</a><br /></td></tr>
<tr class="separator:ac94765076554779b2ae89b40d3a256c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6432ebba31ce9e456ad54b2b277d678"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#ab6432ebba31ce9e456ad54b2b277d678">getSPAdjust</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ab6432ebba31ce9e456ad54b2b277d678"><td class="mdescLeft">&#160;</td><td class="mdescRight">getSPAdjust - This returns the stack pointer adjustment made by this instruction.  <a href="classllvm_1_1X86InstrInfo.html#ab6432ebba31ce9e456ad54b2b277d678">More...</a><br /></td></tr>
<tr class="separator:ab6432ebba31ce9e456ad54b2b277d678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acae9d8928bb20f31f8c38ad023283e44"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#acae9d8928bb20f31f8c38ad023283e44">isCoalescableExtInstr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;DstReg, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:acae9d8928bb20f31f8c38ad023283e44"><td class="mdescLeft">&#160;</td><td class="mdescRight">isCoalescableExtInstr - Return true if the instruction is a "coalescable" extension instruction.  <a href="classllvm_1_1X86InstrInfo.html#acae9d8928bb20f31f8c38ad023283e44">More...</a><br /></td></tr>
<tr class="separator:acae9d8928bb20f31f8c38ad023283e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6368ef2530729128fc2510ed5a2c3f04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a6368ef2530729128fc2510ed5a2c3f04">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a6368ef2530729128fc2510ed5a2c3f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a085c9a9c44d787342b32c4e1fb16e45a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a085c9a9c44d787342b32c4e1fb16e45a">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;MemBytes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a085c9a9c44d787342b32c4e1fb16e45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2a59eee92c1fd8725e4cdcdd2c52e97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#af2a59eee92c1fd8725e4cdcdd2c52e97">isLoadFromStackSlotPostFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:af2a59eee92c1fd8725e4cdcdd2c52e97"><td class="mdescLeft">&#160;</td><td class="mdescRight">isLoadFromStackSlotPostFE - <a class="el" href="namespacellvm_1_1Check.html">Check</a> for post-frame ptr elimination stack locations as well.  <a href="classllvm_1_1X86InstrInfo.html#af2a59eee92c1fd8725e4cdcdd2c52e97">More...</a><br /></td></tr>
<tr class="separator:af2a59eee92c1fd8725e4cdcdd2c52e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d98443fd30b525106fef2ec68109579"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a4d98443fd30b525106fef2ec68109579">isStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a4d98443fd30b525106fef2ec68109579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b8121be98d9b2030083e0484ff2478f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a0b8121be98d9b2030083e0484ff2478f">isStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;MemBytes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a0b8121be98d9b2030083e0484ff2478f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2da9f36c923f6d843b1bc13c35b75c16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a2da9f36c923f6d843b1bc13c35b75c16">isStoreToStackSlotPostFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a2da9f36c923f6d843b1bc13c35b75c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">isStoreToStackSlotPostFE - <a class="el" href="namespacellvm_1_1Check.html">Check</a> for post-frame ptr elimination stack locations as well.  <a href="classllvm_1_1X86InstrInfo.html#a2da9f36c923f6d843b1bc13c35b75c16">More...</a><br /></td></tr>
<tr class="separator:a2da9f36c923f6d843b1bc13c35b75c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b066a53bb36252b44604bb3573a5ae3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a3b066a53bb36252b44604bb3573a5ae3">isReallyTriviallyReMaterializable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a3b066a53bb36252b44604bb3573a5ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a220e5ab986bbeae53290cfb49f913fed"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a220e5ab986bbeae53290cfb49f913fed">reMaterialize</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SubIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a220e5ab986bbeae53290cfb49f913fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf40b35a88eb365bc4f4047a03bb1ece"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#acf40b35a88eb365bc4f4047a03bb1ece">classifyLEAReg</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> LEAOpcode, bool AllowSP, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;NewSrc, bool &amp;isKill, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;ImplicitOp, <a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acf40b35a88eb365bc4f4047a03bb1ece"><td class="mdescLeft">&#160;</td><td class="mdescRight">Given an operand within a <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, insert preceding code to put it into the right format for a particular kind of LEA instruction.  <a href="classllvm_1_1X86InstrInfo.html#acf40b35a88eb365bc4f4047a03bb1ece">More...</a><br /></td></tr>
<tr class="separator:acf40b35a88eb365bc4f4047a03bb1ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57da368572a9e56d7a211cc8e12581d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a57da368572a9e56d7a211cc8e12581d7">convertToThreeAddress</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a57da368572a9e56d7a211cc8e12581d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">convertToThreeAddress - This method must be implemented by targets that set the M_CONVERTIBLE_TO_3_ADDR flag.  <a href="classllvm_1_1X86InstrInfo.html#a57da368572a9e56d7a211cc8e12581d7">More...</a><br /></td></tr>
<tr class="separator:a57da368572a9e56d7a211cc8e12581d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3415ef8f310c64d20ff8772825e0b5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a2c3415ef8f310c64d20ff8772825e0b5">findCommutedOpIndices</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;SrcOpIdx1, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;SrcOpIdx2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a2c3415ef8f310c64d20ff8772825e0b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true iff the routine could find two commutable operands in the given machine instruction.  <a href="classllvm_1_1X86InstrInfo.html#a2c3415ef8f310c64d20ff8772825e0b5">More...</a><br /></td></tr>
<tr class="separator:a2c3415ef8f310c64d20ff8772825e0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b65c0bf6477dffcdeba0d231795e645"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a3b65c0bf6477dffcdeba0d231795e645">hasCommutePreference</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, bool &amp;Commute) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a3b65c0bf6477dffcdeba0d231795e645"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if we have preference on the operands order in MI, the commute decision is returned in Commute.  <a href="classllvm_1_1X86InstrInfo.html#a3b65c0bf6477dffcdeba0d231795e645">More...</a><br /></td></tr>
<tr class="separator:a3b65c0bf6477dffcdeba0d231795e645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af39f85bc7795ab54bd45481cb6fbd7ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#af39f85bc7795ab54bd45481cb6fbd7ef">getFMA3OpcodeToCommuteOperands</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SrcOpIdx1, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SrcOpIdx2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1X86InstrFMA3Group.html">X86InstrFMA3Group</a> &amp;FMA3Group) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af39f85bc7795ab54bd45481cb6fbd7ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an adjusted FMA opcode that must be used in FMA instruction that performs the same computations as the given <code>MI</code> but which has the operands <code>SrcOpIdx1</code> and <code>SrcOpIdx2</code> commuted.  <a href="classllvm_1_1X86InstrInfo.html#af39f85bc7795ab54bd45481cb6fbd7ef">More...</a><br /></td></tr>
<tr class="separator:af39f85bc7795ab54bd45481cb6fbd7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a954d49c8741a7d74c34288593f9bd164"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a954d49c8741a7d74c34288593f9bd164">isUnconditionalTailCall</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a954d49c8741a7d74c34288593f9bd164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a411b83001c7fb0aa941c0f6daef18f05"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a411b83001c7fb0aa941c0f6daef18f05">canMakeTailCallConditional</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;TailCall) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a411b83001c7fb0aa941c0f6daef18f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d1f65e3dcb870550c1c8340fc7a286"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a20d1f65e3dcb870550c1c8340fc7a286">replaceBranchWithTailCall</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;TailCall) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a20d1f65e3dcb870550c1c8340fc7a286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2614cbac72424860cd741485ef972ab6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a2614cbac72424860cd741485ef972ab6">analyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, bool AllowModify) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a2614cbac72424860cd741485ef972ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c994afd924c660f656f4deb351a1e96"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a8c994afd924c660f656f4deb351a1e96">getAddrModeFromMemoryOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MemI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a8c994afd924c660f656f4deb351a1e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c64e87ab3dd6ef5ea0c229712f1fd63"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a8c64e87ab3dd6ef5ea0c229712f1fd63">getConstValDefinedInReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, int64_t &amp;ImmVal) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a8c64e87ab3dd6ef5ea0c229712f1fd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4af3417d2f18e72f3b26416f7c4997c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#af4af3417d2f18e72f3b26416f7c4997c">preservesZeroValueInReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a> NullValueReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af4af3417d2f18e72f3b26416f7c4997c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4125ec9a2f3c7f1e555fa0bd28e20f3d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a4125ec9a2f3c7f1e555fa0bd28e20f3d">getMemOperandsWithOffsetWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; &amp;BaseOps, int64_t &amp;<a class="el" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, bool &amp;OffsetIsScalable, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;Width, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a4125ec9a2f3c7f1e555fa0bd28e20f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad304b10479d6791deee8ad1b157fb37f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#ad304b10479d6791deee8ad1b157fb37f">analyzeBranchPredicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">TargetInstrInfo::MachineBranchPredicate</a> &amp;MBP, bool AllowModify=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad304b10479d6791deee8ad1b157fb37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0257906f462ffadf000fbdcdd4ecabd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#af0257906f462ffadf000fbdcdd4ecabd">removeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *BytesRemoved=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af0257906f462ffadf000fbdcdd4ecabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f5181c16c1e183fdccc4f4552ba887"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#ab1f5181c16c1e183fdccc4f4552ba887">insertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *BytesAdded=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab1f5181c16c1e183fdccc4f4552ba887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b93518b1c96108cff8a9a58eb9e53a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a27b93518b1c96108cff8a9a58eb9e53a">canInsertSelect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a27b93518b1c96108cff8a9a58eb9e53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c37970b1c079bbbc4515cb00e112fe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a29c37970b1c079bbbc4515cb00e112fe">insertSelect</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> TrueReg, <a class="el" href="classllvm_1_1Register.html">Register</a> FalseReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a29c37970b1c079bbbc4515cb00e112fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2f7f58e13ef845dec03afe1e85e64d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a0a2f7f58e13ef845dec03afe1e85e64d">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="X86PartialReduction_8cpp.html#a86580092b4cbc949fe9d56755a3c9eba">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, bool KillSrc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a0a2f7f58e13ef845dec03afe1e85e64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af311c898afbc746344165cebfadeaf48"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#af311c898afbc746344165cebfadeaf48">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, bool isKill, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af311c898afbc746344165cebfadeaf48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4729ef7bdd10f5a76441a9d3b5503528"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a4729ef7bdd10f5a76441a9d3b5503528">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DestReg, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a4729ef7bdd10f5a76441a9d3b5503528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc5aa5171b3bf3b455bbbac12dd405e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#accc5aa5171b3bf3b455bbbac12dd405e">loadStoreTileReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIdx, bool isKill=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:accc5aa5171b3bf3b455bbbac12dd405e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ba48cabad5945f96c69984f907e4fa0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a5ba48cabad5945f96c69984f907e4fa0">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a5ba48cabad5945f96c69984f907e4fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7ff6ef44018306bc8ee929b12ae5590"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#ae7ff6ef44018306bc8ee929b12ae5590">isSubregFoldable</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ae7ff6ef44018306bc8ee929b12ae5590"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether the target can fold a load that feeds a subreg operand (or a subreg operand that feeds a store).  <a href="classllvm_1_1X86InstrInfo.html#ae7ff6ef44018306bc8ee929b12ae5590">More...</a><br /></td></tr>
<tr class="separator:ae7ff6ef44018306bc8ee929b12ae5590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cfc0ecfec922ebf19bd023f3b675604"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a7cfc0ecfec922ebf19bd023f3b675604">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPt, <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> FrameIndex, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=nullptr, <a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a7cfc0ecfec922ebf19bd023f3b675604"><td class="mdescLeft">&#160;</td><td class="mdescRight">foldMemoryOperand - If this target supports it, fold a load or store of the specified stack slot into the specified machine instruction for the specified operand(s).  <a href="classllvm_1_1X86InstrInfo.html#a7cfc0ecfec922ebf19bd023f3b675604">More...</a><br /></td></tr>
<tr class="separator:a7cfc0ecfec922ebf19bd023f3b675604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50164cfe569a57c0fcc574d0d1fc1863"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a50164cfe569a57c0fcc574d0d1fc1863">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; Ops, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPt, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a50164cfe569a57c0fcc574d0d1fc1863"><td class="mdescLeft">&#160;</td><td class="mdescRight">foldMemoryOperand - Same as the previous version except it allows folding of any load and store from / to any address, not just from a specific stack slot.  <a href="classllvm_1_1X86InstrInfo.html#a50164cfe569a57c0fcc574d0d1fc1863">More...</a><br /></td></tr>
<tr class="separator:a50164cfe569a57c0fcc574d0d1fc1863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755fb78188a206380ebf96d5211b1696"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a755fb78188a206380ebf96d5211b1696">unfoldMemoryOperand</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, bool UnfoldLoad, bool UnfoldStore, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;NewMIs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a755fb78188a206380ebf96d5211b1696"><td class="mdescLeft">&#160;</td><td class="mdescRight">unfoldMemoryOperand - Separate a single instruction which folded a load or a store or a load and a store into two or more instruction.  <a href="classllvm_1_1X86InstrInfo.html#a755fb78188a206380ebf96d5211b1696">More...</a><br /></td></tr>
<tr class="separator:a755fb78188a206380ebf96d5211b1696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a768c85ec7c5044117192b9fc18395231"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a768c85ec7c5044117192b9fc18395231">unfoldMemoryOperand</a> (<a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;NewNodes) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a768c85ec7c5044117192b9fc18395231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bd8dfcca0e920d494a5d995bdb5001b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a2bd8dfcca0e920d494a5d995bdb5001b">getOpcodeAfterMemoryUnfold</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Opc, bool UnfoldLoad, bool UnfoldStore, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> *LoadRegIndex=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a2bd8dfcca0e920d494a5d995bdb5001b"><td class="mdescLeft">&#160;</td><td class="mdescRight">getOpcodeAfterMemoryUnfold - Returns the opcode of the would be new instruction after load / store are unfolded from an instruction of the specified opcode.  <a href="classllvm_1_1X86InstrInfo.html#a2bd8dfcca0e920d494a5d995bdb5001b">More...</a><br /></td></tr>
<tr class="separator:a2bd8dfcca0e920d494a5d995bdb5001b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d2ea6e61626afee21fc7752c9affa05"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a2d2ea6e61626afee21fc7752c9affa05">areLoadsFromSameBasePtr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a2d2ea6e61626afee21fc7752c9affa05"><td class="mdescLeft">&#160;</td><td class="mdescRight">areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base address.  <a href="classllvm_1_1X86InstrInfo.html#a2d2ea6e61626afee21fc7752c9affa05">More...</a><br /></td></tr>
<tr class="separator:a2d2ea6e61626afee21fc7752c9affa05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1349e02190639b9dd3c8563ab8cf7f8e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a1349e02190639b9dd3c8563ab8cf7f8e">isSchedulingBoundary</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a1349e02190639b9dd3c8563ab8cf7f8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">isSchedulingBoundary - Overrides the isSchedulingBoundary from Codegen/TargetInstrInfo.cpp to make it capable of identifying ENDBR intructions and prevent it from being re-scheduled.  <a href="classllvm_1_1X86InstrInfo.html#a1349e02190639b9dd3c8563ab8cf7f8e">More...</a><br /></td></tr>
<tr class="separator:a1349e02190639b9dd3c8563ab8cf7f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ba34ed2a0e75181bfecf7d463156f8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a72ba34ed2a0e75181bfecf7d463156f8">shouldScheduleLoadsNear</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t Offset1, int64_t Offset2, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumLoads) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a72ba34ed2a0e75181bfecf7d463156f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePtr) if two loads should be scheduled togther.  <a href="classllvm_1_1X86InstrInfo.html#a72ba34ed2a0e75181bfecf7d463156f8">More...</a><br /></td></tr>
<tr class="separator:a72ba34ed2a0e75181bfecf7d463156f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aebc34b52d6a52c5a08dd457716115c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a6aebc34b52d6a52c5a08dd457716115c">getNop</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a6aebc34b52d6a52c5a08dd457716115c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the noop instruction to use for a noop.  <a href="classllvm_1_1X86InstrInfo.html#a6aebc34b52d6a52c5a08dd457716115c">More...</a><br /></td></tr>
<tr class="separator:a6aebc34b52d6a52c5a08dd457716115c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0e9be1df5eea2fce3507a03ec42c79"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a9d0e9be1df5eea2fce3507a03ec42c79">reverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;<a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a193847098793cdbab306803186676899">Cond</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a9d0e9be1df5eea2fce3507a03ec42c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae72eac92efac9eb39757874451949d8f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#ae72eac92efac9eb39757874451949d8f">isSafeToMoveRegClassDefs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ae72eac92efac9eb39757874451949d8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">isSafeToMoveRegClassDefs - Return true if it's safe to move a machine instruction that defines the specified register class.  <a href="classllvm_1_1X86InstrInfo.html#ae72eac92efac9eb39757874451949d8f">More...</a><br /></td></tr>
<tr class="separator:ae72eac92efac9eb39757874451949d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b6c6dbd22e08b9d63503932a637b0fe"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a3b6c6dbd22e08b9d63503932a637b0fe">hasLiveCondCodeDef</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3b6c6dbd22e08b9d63503932a637b0fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if MI has a condition code def, e.g.  <a href="classllvm_1_1X86InstrInfo.html#a3b6c6dbd22e08b9d63503932a637b0fe">More...</a><br /></td></tr>
<tr class="separator:a3b6c6dbd22e08b9d63503932a637b0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22361ec9d8730e3f4b55ca39260e47f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a22361ec9d8730e3f4b55ca39260e47f0">getGlobalBaseReg</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a22361ec9d8730e3f4b55ca39260e47f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">getGlobalBaseReg - Return a virtual register initialized with the the global base register value.  <a href="classllvm_1_1X86InstrInfo.html#a22361ec9d8730e3f4b55ca39260e47f0">More...</a><br /></td></tr>
<tr class="separator:a22361ec9d8730e3f4b55ca39260e47f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac94862da33ca9821ea2321bf87645526"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classuint16__t.html">uint16_t</a>, <a class="el" href="classuint16__t.html">uint16_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#ac94862da33ca9821ea2321bf87645526">getExecutionDomain</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac94862da33ca9821ea2321bf87645526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebdbc4870afe5ec3f03acd91e0ce4aa8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classuint16__t.html">uint16_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#aebdbc4870afe5ec3f03acd91e0ce4aa8">getExecutionDomainCustom</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aebdbc4870afe5ec3f03acd91e0ce4aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa391568da257769298bd1a405148c5bb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#aa391568da257769298bd1a405148c5bb">setExecutionDomain</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="CorrelatedValuePropagation_8cpp.html#aad75d6f4f14a7b791076c6785aa59be4">Domain</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aa391568da257769298bd1a405148c5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab54b3f7d3fa59aeeb9c5c46e44ee0163"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#ab54b3f7d3fa59aeeb9c5c46e44ee0163">setExecutionDomainCustom</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> <a class="el" href="CorrelatedValuePropagation_8cpp.html#aad75d6f4f14a7b791076c6785aa59be4">Domain</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab54b3f7d3fa59aeeb9c5c46e44ee0163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af94193776566ea8e90fc662cb038b0a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#af94193776566ea8e90fc662cb038b0a1">getPartialRegUpdateClearance</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpNum, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:af94193776566ea8e90fc662cb038b0a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inform the <a class="el" href="classllvm_1_1BreakFalseDeps.html">BreakFalseDeps</a> pass how many idle instructions we would like before a partial register update.  <a href="classllvm_1_1X86InstrInfo.html#af94193776566ea8e90fc662cb038b0a1">More...</a><br /></td></tr>
<tr class="separator:af94193776566ea8e90fc662cb038b0a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad526a98b9842792511d37f5499693349"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#ad526a98b9842792511d37f5499693349">getUndefRegClearance</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpNum, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ad526a98b9842792511d37f5499693349"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inform the <a class="el" href="classllvm_1_1BreakFalseDeps.html">BreakFalseDeps</a> pass how many idle instructions we would like before certain undef register reads.  <a href="classllvm_1_1X86InstrInfo.html#ad526a98b9842792511d37f5499693349">More...</a><br /></td></tr>
<tr class="separator:ad526a98b9842792511d37f5499693349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8756402b6bd331b493dc7c0b3efd984"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#ad8756402b6bd331b493dc7c0b3efd984">breakPartialRegDependency</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpNum, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad8756402b6bd331b493dc7c0b3efd984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec4538d6aec6f79de5c3b56115fd2c78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#aec4538d6aec6f79de5c3b56115fd2c78">foldMemoryOperandImpl</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> OpNum, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; MOs, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPt, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Size, <a class="el" href="structllvm_1_1Align.html">Align</a> Alignment, bool AllowCommute) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aec4538d6aec6f79de5c3b56115fd2c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec70b28b64b3aa57dc8cc1820113bc15"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#aec70b28b64b3aa57dc8cc1820113bc15">isHighLatencyDef</a> (<a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aec70b28b64b3aa57dc8cc1820113bc15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d780628c548ae14b087f4cc6b816be"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#ae6d780628c548ae14b087f4cc6b816be">hasHighOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DefIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ae6d780628c548ae14b087f4cc6b816be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabab361a12dcd365c09953e8fdae66cc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#aabab361a12dcd365c09953e8fdae66cc">useMachineCombiner</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aabab361a12dcd365c09953e8fdae66cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6809308720683fc5bf1cb8ac00529ecb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a6809308720683fc5bf1cb8ac00529ecb">isAssociativeAndCommutative</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst, bool Invert) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a6809308720683fc5bf1cb8ac00529ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf735f22db2a6cb417e73392e0934bb1"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#acf735f22db2a6cb417e73392e0934bb1">hasReassociableOperands</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:acf735f22db2a6cb417e73392e0934bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac671c3b34aac49144d2688fd6ed160bc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#ac671c3b34aac49144d2688fd6ed160bc">setSpecialOperandAttr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI1, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI2, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI1, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ac671c3b34aac49144d2688fd6ed160bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an architecture-specific helper function of reassociateOps.  <a href="classllvm_1_1X86InstrInfo.html#ac671c3b34aac49144d2688fd6ed160bc">More...</a><br /></td></tr>
<tr class="separator:ac671c3b34aac49144d2688fd6ed160bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e79f8a8a99bf6a4291fafa652403cba"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a7e79f8a8a99bf6a4291fafa652403cba">analyzeCompare</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg2, int64_t &amp;CmpMask, int64_t &amp;CmpValue) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a7e79f8a8a99bf6a4291fafa652403cba"><td class="mdescLeft">&#160;</td><td class="mdescRight">analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two register operands, and the value it compares against in CmpValue.  <a href="classllvm_1_1X86InstrInfo.html#a7e79f8a8a99bf6a4291fafa652403cba">More...</a><br /></td></tr>
<tr class="separator:a7e79f8a8a99bf6a4291fafa652403cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a488100b4cc4464d879a987e490915"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a08a488100b4cc4464d879a987e490915">optimizeCompareInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg2, int64_t CmpMask, int64_t CmpValue, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a08a488100b4cc4464d879a987e490915"><td class="mdescLeft">&#160;</td><td class="mdescRight">optimizeCompareInstr - <a class="el" href="namespacellvm_1_1Check.html">Check</a> if there exists an earlier instruction that operates on the same source operands and sets flags in the same way as Compare; remove Compare if possible.  <a href="classllvm_1_1X86InstrInfo.html#a08a488100b4cc4464d879a987e490915">More...</a><br /></td></tr>
<tr class="separator:a08a488100b4cc4464d879a987e490915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc1088fd64459bec1157940aa59eb69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#afbc1088fd64459bec1157940aa59eb69">optimizeLoadInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &amp;FoldAsLoadDefReg, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:afbc1088fd64459bec1157940aa59eb69"><td class="mdescLeft">&#160;</td><td class="mdescRight">optimizeLoadInstr - Try to remove the load by folding it to a register operand at the use.  <a href="classllvm_1_1X86InstrInfo.html#afbc1088fd64459bec1157940aa59eb69">More...</a><br /></td></tr>
<tr class="separator:afbc1088fd64459bec1157940aa59eb69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2d40eb1da9c585ca08c3e61fc44728"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a5b2d40eb1da9c585ca08c3e61fc44728">decomposeMachineOperandsTargetFlags</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> TF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a5b2d40eb1da9c585ca08c3e61fc44728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c0d813d20fa6c4d57db5317cc70449"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#ab3c0d813d20fa6c4d57db5317cc70449">getSerializableDirectMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab3c0d813d20fa6c4d57db5317cc70449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad950ab3614fe5133202f89da02dc2220"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#ad950ab3614fe5133202f89da02dc2220">getOutliningCandidateInfo</a> (std::vector&lt; <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &gt; &amp;RepeatedSequenceLocs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad950ab3614fe5133202f89da02dc2220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a377e3edcd6fff2b8154c0b78e64f09e7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a377e3edcd6fff2b8154c0b78e64f09e7">isFunctionSafeToOutlineFrom</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, bool OutlineFromLinkOnceODRs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a377e3edcd6fff2b8154c0b78e64f09e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abefa4e1b25c6aab73dd2ccd273ea92d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#abefa4e1b25c6aab73dd2ccd273ea92d7">getOutliningTypeImpl</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;MIT, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Flags) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abefa4e1b25c6aab73dd2ccd273ea92d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecce6c4ade64d8c1cda4d66a35f74aa4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#aecce6c4ade64d8c1cda4d66a35f74aa4">buildOutlinedFrame</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;OF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aecce6c4ade64d8c1cda4d66a35f74aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a159f0775f03a3d18582686d80039e0bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a159f0775f03a3d18582686d80039e0bb">insertOutlinedCall</a> (<a class="el" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="ARMSLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;It, <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="el" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a159f0775f03a3d18582686d80039e0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8740d2af86692fb934b288974085b13"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#ab8740d2af86692fb934b288974085b13">verifyInstruction</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ab8740d2af86692fb934b288974085b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40c836e17635ff1fde99148b3a54ce80"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a40c836e17635ff1fde99148b3a54ce80">describeLoadedValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="SystemZElimCompare_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a40c836e17635ff1fde99148b3a54ce80"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:ad4539ba2bb699c968f710984d188246f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#ad4539ba2bb699c968f710984d188246f">isDataInvariant</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:ad4539ba2bb699c968f710984d188246f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the instruction has no behavior (specified or otherwise) that is based on the value of any of its register operands.  <a href="classllvm_1_1X86InstrInfo.html#ad4539ba2bb699c968f710984d188246f">More...</a><br /></td></tr>
<tr class="separator:ad4539ba2bb699c968f710984d188246f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34662990aab5992b0b1ee00a4dd4ad34"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a34662990aab5992b0b1ee00a4dd4ad34">isDataInvariantLoad</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a34662990aab5992b0b1ee00a4dd4ad34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the instruction has no behavior (specified or otherwise) that is based on the value loaded from memory or the value of any non-address register operands.  <a href="classllvm_1_1X86InstrInfo.html#a34662990aab5992b0b1ee00a4dd4ad34">More...</a><br /></td></tr>
<tr class="separator:a34662990aab5992b0b1ee00a4dd4ad34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596d3b23b10cdb15b77139b1ac500f98"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a596d3b23b10cdb15b77139b1ac500f98">hasLockPrefix</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a596d3b23b10cdb15b77139b1ac500f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a36ea25402e8a11de5c94bfeb152ea063"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a36ea25402e8a11de5c94bfeb152ea063">commuteInstructionImpl</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, bool NewMI, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> CommuteOpIdx1, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> CommuteOpIdx2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a36ea25402e8a11de5c94bfeb152ea063"><td class="mdescLeft">&#160;</td><td class="mdescRight">Commutes the operands in the given instruction by changing the operands order and/or changing the instruction's opcode and/or the immediate value operand.  <a href="classllvm_1_1X86InstrInfo.html#a36ea25402e8a11de5c94bfeb152ea063">More...</a><br /></td></tr>
<tr class="separator:a36ea25402e8a11de5c94bfeb152ea063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d4aad105a5d64bdb6f5100e203592ff"><td class="memItemLeft" align="right" valign="top">std::optional&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html#a4d4aad105a5d64bdb6f5100e203592ff">isCopyInstrImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a4d4aad105a5d64bdb6f5100e203592ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specific machine instruction is a instruction that moves/copies value from one register to another register return destination and source registers as machine operands.  <a href="classllvm_1_1X86InstrInfo.html#a4d4aad105a5d64bdb6f5100e203592ff">More...</a><br /></td></tr>
<tr class="separator:a4d4aad105a5d64bdb6f5100e203592ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8h_source.html#l00138">138</a> of file <a class="el" href="X86InstrInfo_8h_source.html">X86InstrInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a5a4eef9d22e5039b95e52892c6656f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a4eef9d22e5039b95e52892c6656f95">&#9670;&nbsp;</a></span>X86InstrInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">X86InstrInfo::X86InstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l00083">83</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="lib_2Target_2README_8txt_source.html#l00568">X86</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a2614cbac72424860cd741485ef972ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2614cbac72424860cd741485ef972ab6">&#9670;&nbsp;</a></span>analyzeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::analyzeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowModify</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l03196">3196</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>.</p>

</div>
</div>
<a id="ad304b10479d6791deee8ad1b157fb37f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad304b10479d6791deee8ad1b157fb37f">&#9670;&nbsp;</a></span>analyzeBranchPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::analyzeBranchPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">TargetInstrInfo::MachineBranchPredicate</a> &amp;&#160;</td>
          <td class="paramname"><em>MBP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowModify</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l03205">3205</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="MachineOperand_8h_source.html#l00815">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="STLExtras_8h_source.html#l00386">llvm::drop_begin()</a>, <a class="el" href="ilist__node_8h_source.html#l00289">llvm::ilist_node_with_parent&lt; NodeTy, ParentTy, Options &gt;::getNextNode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00519">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00157">getRegisterInfo()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00306">llvm::MachineOperand::isIdenticalTo()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="PPCPredicates_8h_source.html#l00029">llvm::PPC::PRED_EQ</a>, <a class="el" href="PPCPredicates_8h_source.html#l00032">llvm::PPC::PRED_NE</a>, <a class="el" href="STLExtras_8h_source.html#l00484">llvm::reverse()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00396">llvm::MachineBasicBlock::successors()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a7e79f8a8a99bf6a4291fafa652403cba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e79f8a8a99bf6a4291fafa652403cba">&#9670;&nbsp;</a></span>analyzeCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::analyzeCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>CmpValue</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two register operands, and the value it compares against in CmpValue. </p>
<p>Return true if the comparison instruction can be analyzed. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l03975">3975</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a2d2ea6e61626afee21fc7752c9affa05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d2ea6e61626afee21fc7752c9affa05">&#9670;&nbsp;</a></span>areLoadsFromSameBasePtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::areLoadsFromSameBasePtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base address. </p>
<p>It should only return true if the base pointers are the same and the only differences between the two addresses are the offset. It also returns the offsets by reference. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l07230">7230</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00032">llvm::X86::AddrBaseReg</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00035">llvm::X86::AddrDisp</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00034">llvm::X86::AddrIndexReg</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00033">llvm::X86::AddrScaleAmt</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00038">llvm::X86::AddrSegmentReg</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00704">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00921">llvm::SDNode::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00699">llvm::SDNode::isMachineOpcode()</a>.</p>

</div>
</div>
<a id="ad8756402b6bd331b493dc7c0b3efd984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8756402b6bd331b493dc7c0b3efd984">&#9670;&nbsp;</a></span>breakPartialRegDependency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void X86InstrInfo::breakPartialRegDependency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l05851">5851</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01149">llvm::TargetRegisterInfo::getSubReg()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00063">llvm::RegState::ImplicitDefine</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>.</p>

</div>
</div>
<a id="aecce6c4ade64d8c1cda4d66a35f74aa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecce6c4ade64d8c1cda4d66a35f74aa4">&#9670;&nbsp;</a></span>buildOutlinedFrame()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void X86InstrInfo::buildOutlinedFrame </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>OF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l09717">9717</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineOutliner_8h_source.html#l00231">llvm::outliner::OutlinedFunction::FrameConstructionID</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01336">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l09598">MachineOutlinerTailCall</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

</div>
</div>
<a id="a27b93518b1c96108cff8a9a58eb9e53a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b93518b1c96108cff8a9a58eb9e53a">&#9670;&nbsp;</a></span>canInsertSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::canInsertSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>TrueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>FalseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>CondCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>TrueCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FalseCycles</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l03356">3356</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86Subtarget_8h_source.html#l00198">llvm::X86Subtarget::canUseCMOV()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00097">llvm::X86::LAST_VALID_COND</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a411b83001c7fb0aa941c0f6daef18f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a411b83001c7fb0aa941c0f6daef18f05">&#9670;&nbsp;</a></span>canMakeTailCallConditional()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::canMakeTailCallConditional </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>TailCall</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l02960">2960</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00233">llvm::TargetMachine::getCodeModel()</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00668">llvm::MachineFunction::getTarget()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00170">llvm::X86MachineFunctionInfo::getTCReturnAddrDelta()</a>, <a class="el" href="MachineFunction_8h_source.html#l00754">llvm::MachineFunction::hasWinCFI()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00324">llvm::X86Subtarget::isTargetWin64()</a>, <a class="el" href="CodeGen_8h_source.html#l00031">llvm::CodeModel::Kernel</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00097">llvm::X86::LAST_VALID_COND</a>, and <a class="el" href="MipsISelLowering_8h_source.html#l00065">llvm::MipsISD::TailCall</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstrInfo_8cpp_source.html#l03004">replaceBranchWithTailCall()</a>.</p>

</div>
</div>
<a id="acf40b35a88eb365bc4f4047a03bb1ece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf40b35a88eb365bc4f4047a03bb1ece">&#9670;&nbsp;</a></span>classifyLEAReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::classifyLEAReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>LEAOpcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowSP</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>NewSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>ImplicitOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *&#160;</td>
          <td class="paramname"><em>LV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Given an operand within a <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, insert preceding code to put it into the right format for a particular kind of LEA instruction. </p>
<p>This may involve using an appropriate super-register instead (with an implicit use of the original) or creating a new virtual register and inserting COPY instructions to get the data into the right class.</p>
<p>Reference parameters are set to indicate how caller should add this operand to the LEA instruction. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l01067">1067</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00083">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00220">llvm::LiveIntervals::getInstructionIndex()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00112">llvm::LiveIntervals::getInterval()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="SlotIndexes_8h_source.html#l00259">llvm::SlotIndex::getRegSlot()</a>, <a class="el" href="LiveInterval_8h_source.html#l00408">llvm::LiveRange::getSegmentContaining()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00745">llvm::getX86SubSuperRegister()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00260">llvm::LiveIntervals::InsertMachineInstrInMaps()</a>, <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, <a class="el" href="Register_8h_source.html#l00126">llvm::Register::isValid()</a>, <a class="el" href="Register_8h_source.html#l00091">llvm::Register::isVirtual()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00752">llvm::LiveVariables::replaceKillInstruction()</a>, <a class="el" href="lib_2Target_2ARM_2README_8txt_source.html#l00210">S</a>, <a class="el" href="MachineOperand_8h_source.html#l00514">llvm::MachineOperand::setImplicit()</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstrInfo_8cpp_source.html#l01314">convertToThreeAddress()</a>.</p>

</div>
</div>
<a id="a36ea25402e8a11de5c94bfeb152ea063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36ea25402e8a11de5c94bfeb152ea063">&#9670;&nbsp;</a></span>commuteInstructionImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * X86InstrInfo::commuteInstructionImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>NewMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>CommuteOpIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>CommuteOpIdx2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Commutes the operands in the given instruction by changing the operands order and/or changing the instruction's opcode and/or the immediate value operand. </p>
<p>The arguments 'CommuteOpIdx1' and 'CommuteOpIdx2' specify the operands to be commuted.</p>
<p>Do not call this method for a non-commutable instruction or non-commutable operands. Even though the instruction is commutable, the method may still fail to commute the operands, null pointer is returned in such cases. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l01988">1988</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00166">llvm::TargetInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01876">commuteVPTERNLOG()</a>, <a class="el" href="bit_8h_source.html#l00179">llvm::countr_zero()</a>, <a class="el" href="MachineOperand_8h_source.html#l00815">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01944">getCommutedVPERMV3Opcode()</a>, <a class="el" href="X86InstrFMA3Info_8cpp_source.html#l00141">llvm::getFMA3Group()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01819">getFMA3OpcodeToCommuteOperands()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02769">llvm::X86::GetOppositeBranchCondition()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02913">llvm::X86::getSwappedVCMPImm()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02877">llvm::X86::getSwappedVPCMPImm()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02895">llvm::X86::getSwappedVPCOMImm()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01904">isCommutableVPERMV3Instruction()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="bit_8h_source.html#l00349">llvm::popcount()</a>.</p>

</div>
</div>
<a id="a57da368572a9e56d7a211cc8e12581d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57da368572a9e56d7a211cc8e12581d7">&#9670;&nbsp;</a></span>convertToThreeAddress()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * X86InstrInfo::convertToThreeAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *&#160;</td>
          <td class="paramname"><em>LV</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>convertToThreeAddress - This method must be implemented by targets that set the M_CONVERTIBLE_TO_3_ADDR flag. </p>
<p>This method must be implemented by targets that set the M_CONVERTIBLE_TO_3_ADDR flag.</p>
<p>When this flag is set, the target may be able to convert a two-address instruction into a true three-address instruction on demand. This allows the <a class="el" href="namespacellvm_1_1X86.html" title="Define some predicates that are used for node matching.">X86</a> target (for example) to convert ADD and SHL instructions into LEA instructions if they would require register copies due to two-addressness.</p>
<p>This method returns a null pointer if the transformation cannot be performed, otherwise it returns the new instruction. </p>
<p><a class="el" href="namespaceFIXME.html">FIXME</a>: Support these similar to ADD8ri/ADD16ri*.</p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l01314">1314</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMAddressingModes_8h_source.html#l00039">llvm::ARM_AM::add</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="X86InstrBuilder_8h_source.html#l00143">llvm::addOffset()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="X86InstrBuilder_8h_source.html#l00164">llvm::addRegReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01067">classifyLEAReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00083">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="MachineOperand_8h_source.html#l00833">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="LiveIntervals_8h_source.html#l00112">llvm::LiveIntervals::getInterval()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00952">getTruncatedShiftCount()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00084">llvm::LiveVariables::getVarInfo()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00941">hasLiveCondCodeDef()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01336">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00962">isTruncatedShiftCountForLEA()</a>, <a class="el" href="LiveVariables_8h_source.html#l00090">llvm::LiveVariables::VarInfo::Kills</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00752">llvm::LiveVariables::replaceKillInstruction()</a>, and <a class="el" href="LiveIntervals_8h_source.html#l00274">llvm::LiveIntervals::ReplaceMachineInstrInMaps()</a>.</p>

</div>
</div>
<a id="a0a2f7f58e13ef845dec03afe1e85e64d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a2f7f58e13ef845dec03afe1e85e64d">&#9670;&nbsp;</a></span>copyPhysReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void X86InstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l03492">3492</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03416">CopyToFromAsymmetricReg()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00600">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00157">getRegisterInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03411">isHReg()</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00145">llvm::report_fatal_error()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a5b2d40eb1da9c585ca08c3e61fc44728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b2d40eb1da9c585ca08c3e61fc44728">&#9670;&nbsp;</a></span>decomposeMachineOperandsTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; X86InstrInfo::decomposeMachineOperandsTargetFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>TF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l09308">9308</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a40c836e17635ff1fde99148b3a54ce80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40c836e17635ff1fde99148b3a54ce80">&#9670;&nbsp;</a></span>describeLoadedValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; <a class="el" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a> &gt; X86InstrInfo::describeLoadedValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l09119">9119</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="DebugInfoMetadata_8cpp_source.html#l01944">llvm::DIExpression::appendExt()</a>, <a class="el" href="DebugInfoMetadata_8cpp_source.html#l01564">llvm::DIExpression::appendOffset()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="MachineOperand_8h_source.html#l00815">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l01308">llvm::TargetInstrInfo::describeLoadedValue()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l09086">describeMOVrrLoadedValue()</a>, <a class="el" href="Metadata_8h_source.html#l01399">llvm::MDNode::get()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00068">llvm::MCRegisterInfo::getDwarfRegNum()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00157">getRegisterInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00339">llvm::MachineOperand::isFI()</a>, <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00568">llvm::MCRegisterInfo::isSubRegisterEq()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00574">llvm::MCRegisterInfo::isSuperRegisterEq()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00421">llvm::TargetRegisterInfo::regsOverlap()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a5ba48cabad5945f96c69984f907e4fa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ba48cabad5945f96c69984f907e4fa0">&#9670;&nbsp;</a></span>expandPostRAPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l04923">4923</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="Debugify_8cpp.html#a993c6c27e31cbf36d079971889f3e015">DF</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04744">Expand2AddrKreg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04723">Expand2AddrUndef()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04828">expandLoadStackGuard()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04752">expandMOV32r1()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04770">ExpandMOVImmSExti8()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04865">expandNOVLXLoad()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04888">expandNOVLXStore()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04910">expandSHXDROT()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04850">expandXorFP()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineInstr_8h_source.html#l00445">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00553">llvm::MCRegisterInfo::getEncodingValue()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00089">llvm::MachineInstrBuilder::getInstr()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00600">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00313">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00094">llvm::MachineInstrBuilder::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00157">getRegisterInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00551">llvm::getRegState()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l01149">llvm::TargetRegisterInfo::getSubReg()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00205">llvm::X86Subtarget::hasAVX()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00063">llvm::RegState::ImplicitDefine</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineInstr_8h_source.html#l01771">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00530">llvm::MachineOperand::setIsUndef()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00061">llvm::MachineOperand::setReg()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>, and <a class="el" href="MachineInstrBuilder_8h_source.html#l00052">llvm::RegState::Undef</a>.</p>

</div>
</div>
<a id="a2c3415ef8f310c64d20ff8772825e0b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3415ef8f310c64d20ff8772825e0b5">&#9670;&nbsp;</a></span>findCommutedOpIndices()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::findCommutedOpIndices </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcOpIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcOpIdx2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true iff the routine could find two commutable operands in the given machine instruction. </p>
<p>The 'SrcOpIdx1' and 'SrcOpIdx2' are INPUT and OUTPUT arguments. Their input values can be re-defined in this method only if the input values are not pre-defined, which is designated by the special value 'CommuteAnyOperandIndex' assigned to it. If both of indices are pre-defined and refer to some operands, then the method simply returns true if the corresponding operands are commutable and returns false otherwise.</p>
<p>For example, calling this method this way: unsigned Op1 = 1, Op2 = CommuteAnyOperandIndex; findCommutedOpIndices(MI, Op1, Op2); can be interpreted as a query asking to find an operand that would be commutable with the operand#1. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l02443">2443</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00910">llvm::X86II::EncodingMask</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00922">llvm::X86II::EVEX</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00293">llvm::TargetInstrInfo::findCommutedOpIndices()</a>, <a class="el" href="X86InstrFMA3Info_8cpp_source.html#l00141">llvm::getFMA3Group()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00247">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00200">llvm::X86Subtarget::hasSSE2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00203">llvm::X86Subtarget::hasSSE41()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00480">llvm::MCInstrDesc::isCommutable()</a>, <a class="el" href="X86InstrFMA3Info_8h_source.html#l00070">llvm::X86InstrFMA3Group::isIntrinsic()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l01231">llvm::X86II::isKMasked()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l01236">llvm::X86II::isKMergeMasked()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00036">llvm::MCOI::TIED_TO</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00213">llvm::MCInstrDesc::TSFlags</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstrInfo_8cpp_source.html#l06128">foldMemoryOperandImpl()</a>.</p>

</div>
</div>
<a id="a7cfc0ecfec922ebf19bd023f3b675604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cfc0ecfec922ebf19bd023f3b675604">&#9670;&nbsp;</a></span>foldMemoryOperandImpl() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * X86InstrInfo::foldMemoryOperandImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertPt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em> = <code>nullptr</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *&#160;</td>
          <td class="paramname"><em>VRM</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>foldMemoryOperand - If this target supports it, fold a load or store of the specified stack slot into the specified machine instruction for the specified operand(s). </p>
<p>If this is possible, the target should perform the folding and return true, otherwise it should return false. If it folds the instruction, it is likely that the MachineInstruction the iterator references has been changed. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l06320">6320</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00865">llvm::MachineOperand::CreateFI()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00130">llvm::X86Subtarget::getFrameLowering()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00484">llvm::MachineFrameInfo::getObjectAlign()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00470">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00100">llvm::TargetFrameLowering::getStackAlign()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="Function_8h_source.html#l00644">llvm::Function::hasOptSize()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05157">hasPartialRegUpdate()</a>, <a class="el" href="MachineOperand_8h_source.html#l00384">llvm::MachineOperand::isDef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, <a class="el" href="X86InstrInfo_8cpp.html#a4170f830cdef2554d08ad92494a828fc">NoFusing</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06109">shouldPreventUndefRegUpdateMemFold()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstrInfo_8cpp_source.html#l06128">foldMemoryOperandImpl()</a>.</p>

</div>
</div>
<a id="a50164cfe569a57c0fcc574d0d1fc1863"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50164cfe569a57c0fcc574d0d1fc1863">&#9670;&nbsp;</a></span>foldMemoryOperandImpl() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * X86InstrInfo::foldMemoryOperandImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>Ops</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertPt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>LoadMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>foldMemoryOperand - Same as the previous version except it allows folding of any load and store from / to any address, not just from a specific stack slot. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l06662">6662</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00041">llvm::X86::AddrNumOperands</a>, <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Align</a>, <a class="el" href="SmallVector_8h_source.html#l00687">llvm::SmallVectorImpl&lt; T &gt;::append()</a>, <a class="el" href="MachineOperand_8h_source.html#l00870">llvm::MachineOperand::CreateCPI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00815">llvm::MachineOperand::CreateImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00833">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06320">foldMemoryOperandImpl()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="Type_8cpp_source.html#l00686">llvm::FixedVectorType::get()</a>, <a class="el" href="NVPTXUtilities_8cpp_source.html#l00295">llvm::getAlign()</a>, <a class="el" href="Constants_8cpp_source.html#l00403">llvm::Constant::getAllOnesValue()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00233">llvm::TargetMachine::getCodeModel()</a>, <a class="el" href="MachineFunction_8h_source.html#l00704">llvm::MachineFunction::getConstantPool()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l01441">llvm::MachineConstantPool::getConstantPoolIndex()</a>, <a class="el" href="Function_8cpp_source.html#l00315">llvm::Function::getContext()</a>, <a class="el" href="MachineInstr_8h_source.html#l00513">llvm::MachineInstr::getDesc()</a>, <a class="el" href="Type_8cpp_source.html#l00229">llvm::Type::getDoubleTy()</a>, <a class="el" href="Type_8cpp_source.html#l00228">llvm::Type::getFloatTy()</a>, <a class="el" href="Type_8cpp_source.html#l00233">llvm::Type::getFP128Ty()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="Type_8cpp_source.html#l00226">llvm::Type::getHalfTy()</a>, <a class="el" href="Type_8cpp_source.html#l00241">llvm::Type::getInt32Ty()</a>, <a class="el" href="Constants_8cpp_source.html#l00356">llvm::Constant::getNullValue()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00237">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00668">llvm::MachineFunction::getTarget()</a>, <a class="el" href="MachineInstr_8h_source.html#l00746">llvm::MachineInstr::hasOneMemOperand()</a>, <a class="el" href="Function_8h_source.html#l00644">llvm::Function::hasOptSize()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05157">hasPartialRegUpdate()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00659">isLoadFromStackSlot()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06390">isNonFoldablePartialRegisterLoad()</a>, <a class="el" href="TargetMachine_8cpp_source.html#l00041">llvm::TargetMachine::isPositionIndependent()</a>, <a class="el" href="CodeGen_8h_source.html#l00031">llvm::CodeModel::Kernel</a>, <a class="el" href="MachineInstr_8h_source.html#l00731">llvm::MachineInstr::memoperands_begin()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="X86InstrInfo_8cpp.html#a4170f830cdef2554d08ad92494a828fc">NoFusing</a>, <a class="el" href="MachineInstr_8h_source.html#l00635">llvm::MachineInstr::operands_begin()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06109">shouldPreventUndefRegUpdateMemFold()</a>, and <a class="el" href="CodeGen_8h_source.html#l00031">llvm::CodeModel::Small</a>.</p>

</div>
</div>
<a id="aec4538d6aec6f79de5c3b56115fd2c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec4538d6aec6f79de5c3b56115fd2c78">&#9670;&nbsp;</a></span>foldMemoryOperandImpl() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * X86InstrInfo::foldMemoryOperandImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>MOs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertPt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1Align.html">Align</a>&#160;</td>
          <td class="paramname"><em>Alignment</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>AllowCommute</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l06128">6128</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00035">llvm::X86::AddrDisp</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00041">llvm::X86::AddrNumOperands</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="Alignment_8h_source.html#l00220">llvm::decodeMaybeAlign()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00705">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02443">findCommutedOpIndices()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06320">foldMemoryOperandImpl()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05993">FuseInst()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05964">FuseTwoAddrInst()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03228">getRegClass()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00127">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00279">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="Function_8h_source.html#l00641">llvm::Function::hasMinSize()</a>, <a class="el" href="Function_8h_source.html#l00644">llvm::Function::hasOptSize()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05157">hasPartialRegUpdate()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, <a class="el" href="X86InstrFoldTables_8cpp_source.html#l00370">llvm::lookupFoldTable()</a>, <a class="el" href="X86InstrFoldTables_8cpp_source.html#l00365">llvm::lookupTwoAddrFoldTable()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06025">MakeM0Inst()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MathExtras_8h_source.html#l00439">llvm::MinAlign()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00415">llvm::X86II::MO_GOT_ABSOLUTE_ADDRESS</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00491">llvm::X86II::MO_GOTTPOFF</a>, <a class="el" href="X86InstrInfo_8cpp.html#a995e0ebed62ed6470b31309afd68373b">PrintFailedFusing</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00061">llvm::MachineOperand::setReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00490">llvm::MachineOperand::setSubReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06109">shouldPreventUndefRegUpdateMemFold()</a>, <a class="el" href="ArrayRef_8h_source.html#l00163">llvm::ArrayRef&lt; T &gt;::size()</a>, <a class="el" href="X86InstrFoldTables_8h_source.html#l00052">llvm::TB_ALIGN_MASK</a>, <a class="el" href="X86InstrFoldTables_8h_source.html#l00047">llvm::TB_ALIGN_SHIFT</a>, <a class="el" href="X86InstrFoldTables_8h_source.html#l00039">llvm::TB_FOLDED_LOAD</a>, <a class="el" href="X86InstrFoldTables_8h_source.html#l00040">llvm::TB_FOLDED_STORE</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00036">llvm::MCOI::TIED_TO</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a8c994afd924c660f656f4deb351a1e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c994afd924c660f656f4deb351a1e96">&#9670;&nbsp;</a></span>getAddrModeFromMemoryOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; <a class="el" href="structllvm_1_1ExtAddrMode.html">ExtAddrMode</a> &gt; X86InstrInfo::getAddrModeFromMemoryOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MemI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l03733">3733</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00032">llvm::X86::AddrBaseReg</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00035">llvm::X86::AddrDisp</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00034">llvm::X86::AddrIndexReg</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00033">llvm::X86::AddrScaleAmt</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00088">llvm::ExtAddrMode::BaseReg</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00091">llvm::ExtAddrMode::Displacement</a>, <a class="el" href="MachineInstr_8h_source.html#l00513">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l01100">llvm::X86II::getMemoryOperandNo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l01060">llvm::X86II::getOperandBias()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00090">llvm::ExtAddrMode::Scale</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00089">llvm::ExtAddrMode::ScaledReg</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00213">llvm::MCInstrDesc::TSFlags</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstrInfo_8cpp_source.html#l03759">verifyInstruction()</a>.</p>

</div>
</div>
<a id="a8c64e87ab3dd6ef5ea0c229712f1fd63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c64e87ab3dd6ef5ea0c229712f1fd63">&#9670;&nbsp;</a></span>getConstValDefinedInReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::getConstValDefinedInReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>ImmVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l03788">3788</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ac94862da33ca9821ea2321bf87645526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac94862da33ca9821ea2321bf87645526">&#9670;&nbsp;</a></span>getExecutionDomain()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classuint16__t.html">uint16_t</a>, <a class="el" href="classuint16__t.html">uint16_t</a> &gt; X86InstrInfo::getExecutionDomain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l08317">8317</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86InstrInfo_8cpp_source.html#l08086">getExecutionDomainCustom()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08037">lookup()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08045">lookupAVX512()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07535">ReplaceableInstrs</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07706">ReplaceableInstrsAVX2</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07754">ReplaceableInstrsAVX2InsertExtract</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07762">ReplaceableInstrsAVX512</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07782">ReplaceableInstrsAVX512DQ</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07811">ReplaceableInstrsAVX512DQMasked</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07741">ReplaceableInstrsFP</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00906">llvm::X86II::SSEDomainShift</a>.</p>

</div>
</div>
<a id="aebdbc4870afe5ec3f03acd91e0ce4aa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebdbc4870afe5ec3f03acd91e0ce4aa8">&#9670;&nbsp;</a></span>getExecutionDomainCustom()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classuint16__t.html">uint16_t</a> X86InstrInfo::getExecutionDomainCustom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l08086">8086</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86InstrInfo_8cpp_source.html#l08055">AdjustBlendMask()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="README-SSE_8txt.html#a95f2850bc8948fe1629b4395cc3eac8a">x2()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstrInfo_8cpp_source.html#l08317">getExecutionDomain()</a>.</p>

</div>
</div>
<a id="af39f85bc7795ab54bd45481cb6fbd7ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af39f85bc7795ab54bd45481cb6fbd7ef">&#9670;&nbsp;</a></span>getFMA3OpcodeToCommuteOperands()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> X86InstrInfo::getFMA3OpcodeToCommuteOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcOpIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcOpIdx2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1X86InstrFMA3Group.html">X86InstrFMA3Group</a> &amp;&#160;</td>
          <td class="paramname"><em>FMA3Group</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns an adjusted FMA opcode that must be used in FMA instruction that performs the same computations as the given <code>MI</code> but which has the operands <code>SrcOpIdx1</code> and <code>SrcOpIdx2</code> commuted. </p>
<p>It may return 0 if it is unsafe to commute the operands. Note that a machine instruction (instead of its opcode) is passed as the first parameter to make it possible to analyze the instruction's uses and commute the first operand of FMA even when it seems unsafe when you look at the opcode. For example, it is Ok to commute the first operand of VFMADD*SD_Int, if ONLY the lowest 64-bit element of the result is used.</p>
<p>The returned FMA opcode may differ from the opcode in the given <code>MI</code>. For example, commuting the operands #1 and #3 in the following FMA FMA213 #1, #2, #3 results into instruction with adjusted opcode: FMA231 #3, #2, #1 </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l01819">1819</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="X86InstrFMA3Info_8h_source.html#l00055">llvm::X86InstrFMA3Group::get132Opcode()</a>, <a class="el" href="X86InstrFMA3Info_8h_source.html#l00060">llvm::X86InstrFMA3Group::get213Opcode()</a>, <a class="el" href="X86InstrFMA3Info_8h_source.html#l00065">llvm::X86InstrFMA3Group::get231Opcode()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01798">getThreeSrcCommuteCase()</a>, <a class="el" href="X86InstrFMA3Info_8h_source.html#l00070">llvm::X86InstrFMA3Group::isIntrinsic()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstrInfo_8cpp_source.html#l01988">commuteInstructionImpl()</a>.</p>

</div>
</div>
<a id="ae41024903c1885994dd8cf8a878b0fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae41024903c1885994dd8cf8a878b0fef">&#9670;&nbsp;</a></span>getFrameAdjustment()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int64_t llvm::X86InstrInfo::getFrameAdjustment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>I</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the stack pointer adjustment that happens inside the frame setup..destroy sequence (e.g. </p>
<p>by pushes, or inside the callee). </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8h_source.html#l00161">161</a> of file <a class="el" href="X86InstrInfo_8h_source.html">X86InstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86FrameLowering_8cpp_source.html#l03402">llvm::X86FrameLowering::eliminateCallFramePseudoInstr()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l00399">getSPAdjust()</a>.</p>

</div>
</div>
<a id="a22361ec9d8730e3f4b55ca39260e47f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22361ec9d8730e3f4b55ca39260e47f0">&#9670;&nbsp;</a></span>getGlobalBaseReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> X86InstrInfo::getGlobalBaseReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getGlobalBaseReg - Return a virtual register initialized with the the global base register value. </p>
<p>Return a virtual register initialized with the the global base register value.</p>
<p>Output instructions required to initialize the register in the function entry block, if necessary.</p>
<p>Output instructions required to initialize the register in the function entry block, if necessary.</p>
<p>TODO: Eliminate this and move the code to <a class="el" href="classllvm_1_1X86MachineFunctionInfo.html" title="X86MachineFunctionInfo - This class is derived from MachineFunction and contains private X86 target-s...">X86MachineFunctionInfo</a>. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l07512">7512</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00233">llvm::TargetMachine::getCodeModel()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00176">llvm::X86MachineFunctionInfo::getGlobalBaseReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00668">llvm::MachineFunction::getTarget()</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00158">llvm::PPCISD::GlobalBaseReg</a>, <a class="el" href="CodeGen_8h_source.html#l00031">llvm::CodeModel::Large</a>, <a class="el" href="CodeGen_8h_source.html#l00031">llvm::CodeModel::Medium</a>, and <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00177">llvm::X86MachineFunctionInfo::setGlobalBaseReg()</a>.</p>

</div>
</div>
<a id="a4125ec9a2f3c7f1e555fa0bd28e20f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4125ec9a2f3c7f1e555fa0bd28e20f3d">&#9670;&nbsp;</a></span>getMemOperandsWithOffsetWidth()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::getMemOperandsWithOffsetWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>LdSt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>BaseOps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>OffsetIsScalable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>Width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l03828">3828</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00032">llvm::X86::AddrBaseReg</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00035">llvm::X86::AddrDisp</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00034">llvm::X86::AddrIndexReg</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00033">llvm::X86::AddrScaleAmt</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l01100">llvm::X86II::getMemoryOperandNo()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l01060">llvm::X86II::getOperandBias()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="DWP_8cpp_source.html#l00406">llvm::Offset</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00213">llvm::MCInstrDesc::TSFlags</a>.</p>

</div>
</div>
<a id="a6aebc34b52d6a52c5a08dd457716115c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aebc34b52d6a52c5a08dd457716115c">&#9670;&nbsp;</a></span>getNop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCInst.html">MCInst</a> X86InstrInfo::getNop </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the noop instruction to use for a noop. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l08408">8408</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="WebAssemblyMCTargetDesc_8h_source.html#l00134">llvm::WebAssembly::Nop</a>.</p>

</div>
</div>
<a id="a2bd8dfcca0e920d494a5d995bdb5001b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bd8dfcca0e920d494a5d995bdb5001b">&#9670;&nbsp;</a></span>getOpcodeAfterMemoryUnfold()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> X86InstrInfo::getOpcodeAfterMemoryUnfold </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldLoad</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldStore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> *&#160;</td>
          <td class="paramname"><em>LoadRegIndex</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getOpcodeAfterMemoryUnfold - Returns the opcode of the would be new instruction after load / store are unfolded from an instruction of the specified opcode. </p>
<p>It returns zero if the specified unfolding is not possible. If LoadRegIndex is non-null, it is filled in with the operand index of the operand which will hold the register holding the loaded value. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l07212">7212</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="X86InstrFoldTables_8cpp_source.html#l00449">llvm::lookupUnfoldTable()</a>, <a class="el" href="X86InstrFoldTables_8h_source.html#l00039">llvm::TB_FOLDED_LOAD</a>, <a class="el" href="X86InstrFoldTables_8h_source.html#l00040">llvm::TB_FOLDED_STORE</a>, and <a class="el" href="X86InstrFoldTables_8h_source.html#l00028">llvm::TB_INDEX_MASK</a>.</p>

</div>
</div>
<a id="ad950ab3614fe5133202f89da02dc2220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad950ab3614fe5133202f89da02dc2220">&#9670;&nbsp;</a></span>getOutliningCandidateInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> X86InstrInfo::getOutliningCandidateInfo </td>
          <td>(</td>
          <td class="paramtype">std::vector&lt; <a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>RepeatedSequenceLocs</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l09601">9601</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l09597">MachineOutlinerDefault</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l09598">MachineOutlinerTailCall</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="abefa4e1b25c6aab73dd2ccd273ea92d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abefa4e1b25c6aab73dd2ccd273ea92d7">&#9670;&nbsp;</a></span>getOutliningTypeImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a> X86InstrInfo::getOutliningTypeImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MIT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Flags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l09681">9681</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRSimilarityIdentifier_8h_source.html#l00077">llvm::IRSimilarity::Illegal</a>, <a class="el" href="IRSimilarityIdentifier_8h_source.html#l00077">llvm::IRSimilarity::Legal</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="af94193776566ea8e90fc662cb038b0a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af94193776566ea8e90fc662cb038b0a1">&#9670;&nbsp;</a></span>getPartialRegUpdateClearance()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> X86InstrInfo::getPartialRegUpdateClearance </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Inform the <a class="el" href="classllvm_1_1BreakFalseDeps.html">BreakFalseDeps</a> pass how many idle instructions we would like before a partial register update. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l05472">5472</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05157">hasPartialRegUpdate()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="X86InstrInfo_8cpp.html#a4915babd6475978bae6f349ffaa8a07c">PartialRegUpdateClearance</a>, <a class="el" href="MachineOperand_8h_source.html#l00467">llvm::MachineOperand::readsReg()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a166c01b8220e205da9138b331f7475ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a166c01b8220e205da9138b331f7475ae">&#9670;&nbsp;</a></span>getRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1X86RegisterInfo.html">X86RegisterInfo</a>&amp; llvm::X86InstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getRegisterInfo - <a class="el" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo - Interface to description of machine instruction set.">TargetInstrInfo</a> is a superset of MRegister info. </p>
<p>As such, whenever a client has an instance of instruction info, it should always be able to get register info as well (through this method). </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8h_source.html#l00157">157</a> of file <a class="el" href="X86InstrInfo_8h_source.html">X86InstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstrInfo_8cpp_source.html#l03205">analyzeBranchPredicate()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03492">copyPhysReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l09119">describeLoadedValue()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04923">expandPostRAPseudo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00138">llvm::X86Subtarget::getRegisterInfo()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04312">optimizeCompareInstr()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l03004">replaceBranchWithTailCall()</a>.</p>

</div>
</div>
<a id="ab3c0d813d20fa6c4d57db5317cc70449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c0d813d20fa6c4d57db5317cc70449">&#9670;&nbsp;</a></span>getSerializableDirectMachineOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char * &gt; &gt; X86InstrInfo::getSerializableDirectMachineOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l09313">9313</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab9c6b351507d3c0730f4290919d43a12">llvm::ArrayRef()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00737">llvm::AArch64II::MO_COFFSTUB</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00542">llvm::X86II::MO_DARWIN_NONLAZY</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00547">llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00758">llvm::AArch64II::MO_DLLIMPORT</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00516">llvm::X86II::MO_DTPOFF</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00742">llvm::AArch64II::MO_GOT</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00415">llvm::X86II::MO_GOT_ABSOLUTE_ADDRESS</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00532">llvm::X86II::MO_GOTNTPOFF</a>, <a class="el" href="CSKYBaseInfo_8h_source.html#l00044">llvm::CSKYII::MO_GOTOFF</a>, <a class="el" href="M68kBaseInfo_8h_source.html#l00127">llvm::M68kII::MO_GOTPCREL</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00447">llvm::X86II::MO_GOTPCREL_NORELAX</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00491">llvm::X86II::MO_GOTTPOFF</a>, <a class="el" href="SystemZInstrInfo_8h_source.html#l00074">llvm::SystemZII::MO_INDNTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00524">llvm::X86II::MO_NTPOFF</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00420">llvm::X86II::MO_PIC_BASE_OFFSET</a>, <a class="el" href="M68kBaseInfo_8h_source.html#l00133">llvm::M68kII::MO_PLT</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00281">llvm::ARMII::MO_SECREL</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00058">llvm::MipsII::MO_TLSGD</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00473">llvm::X86II::MO_TLSLD</a>, <a class="el" href="MipsBaseInfo_8h_source.html#l00063">llvm::MipsII::MO_TLSLDM</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00553">llvm::X86II::MO_TLVP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00559">llvm::X86II::MO_TLVP_PIC_BASE</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00508">llvm::X86II::MO_TPOFF</a>.</p>

</div>
</div>
<a id="ab6432ebba31ce9e456ad54b2b277d678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6432ebba31ce9e456ad54b2b277d678">&#9670;&nbsp;</a></span>getSPAdjust()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> X86InstrInfo::getSPAdjust </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getSPAdjust - This returns the stack pointer adjustment made by this instruction. </p>
<p>For x86, we need to handle more complex call sequences involving PUSHes. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l00399">399</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Alignment_8h_source.html#l00155">llvm::alignTo()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00161">getFrameAdjustment()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00096">llvm::TargetSubtargetInfo::getFrameLowering()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00100">llvm::TargetFrameLowering::getStackAlign()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ad526a98b9842792511d37f5499693349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad526a98b9842792511d37f5499693349">&#9670;&nbsp;</a></span>getUndefRegClearance()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> X86InstrInfo::getUndefRegClearance </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Inform the <a class="el" href="classllvm_1_1BreakFalseDeps.html">BreakFalseDeps</a> pass how many idle instructions we would like before certain undef register reads. </p>
<p>This catches the VCVTSI2SD family of instructions:</p>
<p>vcvtsi2sdq rax, undef xmm0, xmm14</p>
<p>We should to be careful <em>not</em> to catch VXOR idioms which are presumably handled specially in the pipeline:</p>
<p>vxorps undef xmm1, undef xmm1, xmm1</p>
<p>Like getPartialRegUpdateClearance, this makes a strong assumption that the high bits that are passed-through are not live. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l05842">5842</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05499">hasUndefRegUpdate()</a>, <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="X86InstrInfo_8cpp.html#a7272e3ce44cf49074565f2babb10f810">UndefRegClearance</a>.</p>

</div>
</div>
<a id="a3b65c0bf6477dffcdeba0d231795e645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b65c0bf6477dffcdeba0d231795e645">&#9670;&nbsp;</a></span>hasCommutePreference()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::hasCommutePreference </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool &amp;&#160;</td>
          <td class="paramname"><em>Commute</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if we have preference on the operands order in MI, the commute decision is returned in Commute. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l02699">2699</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00409">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02682">isConvertibleLEA()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="ae6d780628c548ae14b087f4cc6b816be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6d780628c548ae14b087f4cc6b816be">&#9670;&nbsp;</a></span>hasHighOperandLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::hasHighOperandLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;&#160;</td>
          <td class="paramname"><em>SchedModel</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l08724">8724</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l08414">isHighLatencyDef()</a>.</p>

</div>
</div>
<a id="a3b6c6dbd22e08b9d63503932a637b0fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b6c6dbd22e08b9d63503932a637b0fe">&#9670;&nbsp;</a></span>hasLiveCondCodeDef()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::hasLiveCondCodeDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>True if MI has a condition code def, e.g. </p>
<p>True if MI has a condition code def, e.g. EFLAGS, that is not marked dead.</p>
<p>EFLAGS, that is not marked dead. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l00941">941</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstrInfo_8cpp_source.html#l01314">convertToThreeAddress()</a>.</p>

</div>
</div>
<a id="a596d3b23b10cdb15b77139b1ac500f98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a596d3b23b10cdb15b77139b1ac500f98">&#9670;&nbsp;</a></span>hasLockPrefix()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::X86InstrInfo::hasLockPrefix </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8h_source.html#l00576">576</a> of file <a class="el" href="X86InstrInfo_8h_source.html">X86InstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00898">llvm::X86II::LOCK</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="acf735f22db2a6cb417e73392e0934bb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf735f22db2a6cb417e73392e0934bb1">&#9670;&nbsp;</a></span>hasReassociableOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::hasReassociableOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l08733">8733</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l01487">llvm::MachineInstr::findRegisterDefOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00594">llvm::MachineInstr::getNumDefs()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00753">llvm::MachineInstr::getNumExplicitDefs()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00734">llvm::MachineInstr::getNumExplicitOperands()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00698">llvm::TargetInstrInfo::hasReassociableOperands()</a>, <a class="el" href="MachineOperand_8h_source.html#l00394">llvm::MachineOperand::isDead()</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

</div>
</div>
<a id="ab1f5181c16c1e183fdccc4f4552ba887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1f5181c16c1e183fdccc4f4552ba887">&#9670;&nbsp;</a></span>insertBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> X86InstrInfo::insertBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *&#160;</td>
          <td class="paramname"><em>BytesAdded</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l03297">3297</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00146">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00105">llvm::X86::COND_E_AND_NP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00104">llvm::X86::COND_NE_OR_P</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00092">llvm::X86::COND_NP</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00091">llvm::X86::COND_P</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03051">getFallThroughMBB()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">TBB</a>.</p>

</div>
</div>
<a id="a159f0775f03a3d18582686d80039e0bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a159f0775f03a3d18582686d80039e0bb">&#9670;&nbsp;</a></span>insertOutlinedCall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> X86InstrInfo::insertOutlinedCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Module.html">Module</a> &amp;&#160;</td>
          <td class="paramname"><em>M</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>It</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;&#160;</td>
          <td class="paramname"><em>C</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l09732">9732</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00582">llvm::MachineFunction::getName()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01336">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="lib_2Target_2X86_2README_8txt_source.html#l00252">M</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l09598">MachineOutlinerTailCall</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

</div>
</div>
<a id="a29c37970b1c079bbbc4515cb00e112fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29c37970b1c079bbbc4515cb00e112fe">&#9670;&nbsp;</a></span>insertSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void X86InstrInfo::insertSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>TrueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>FalseReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l03393">3393</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02850">llvm::X86::getCMovOpcode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00279">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00156">llvm::MachineRegisterInfo::getTargetRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a6809308720683fc5bf1cb8ac00529ecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6809308720683fc5bf1cb8ac00529ecb">&#9670;&nbsp;</a></span>isAssociativeAndCommutative()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::isAssociativeAndCommutative </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Inst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>Invert</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l08757">8757</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00357">llvm::MachineInstr::getFlag()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>.</p>

</div>
</div>
<a id="acae9d8928bb20f31f8c38ad023283e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acae9d8928bb20f31f8c38ad023283e44">&#9670;&nbsp;</a></span>isCoalescableExtInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::isCoalescableExtInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>DstReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SubIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isCoalescableExtInstr - Return true if the instruction is a "coalescable" extension instruction. </p>
<p>That is, it's like a copy where it's legal for the source to overlap the destination. e.g. X86::MOVSX64rr32. If this returns true, then it's expected the pre-extension value is available as a subreg of the result register. This also returns the sub-register index in SubIdx. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l00094">94</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a4d4aad105a5d64bdb6f5100e203592ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d4aad105a5d64bdb6f5100e203592ff">&#9670;&nbsp;</a></span>isCopyInstrImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::optional&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt; X86InstrInfo::isCopyInstrImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specific machine instruction is a instruction that moves/copies value from one register to another register return destination and source registers as machine operands. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l03578">3578</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ad4539ba2bb699c968f710984d188246f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4539ba2bb699c968f710984d188246f">&#9670;&nbsp;</a></span>isDataInvariant()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::isDataInvariant </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the instruction has no behavior (specified or otherwise) that is based on the value of any of its register operands. </p>
<p>Instructions are considered data invariant even if they set EFLAGS.</p>
<p>A classical example of something that is inherently not data invariant is an indirect jump &ndash; the destination is loaded into icache based on the bits set in the jump destination register.</p>
<p><a class="el" href="namespaceFIXME.html">FIXME</a>: This should become part of our instruction tables. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l00142">142</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86FixupLEAs_8cpp_source.html#l00220">isLEA()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="lib_2Target_2README_8txt_source.html#l00568">X86</a>.</p>

</div>
</div>
<a id="a34662990aab5992b0b1ee00a4dd4ad34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34662990aab5992b0b1ee00a4dd4ad34">&#9670;&nbsp;</a></span>isDataInvariantLoad()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::isDataInvariantLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the instruction has no behavior (specified or otherwise) that is based on the value loaded from memory or the value of any non-address register operands. </p>
<p>For example, if the latency of the instruction is dependent on the particular bits set in any of the registers <em>or</em> any of the bits loaded from memory.</p>
<p>Instructions are considered data invariant even if they set EFLAGS.</p>
<p>A classical example of something that is inherently not data invariant is an indirect jump &ndash; the destination is loaded into icache based on the bits set in the jump destination register.</p>
<p><a class="el" href="namespaceFIXME.html">FIXME</a>: This should become part of our instruction tables. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l00209">209</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a377e3edcd6fff2b8154c0b78e64f09e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a377e3edcd6fff2b8154c0b78e64f09e7">&#9670;&nbsp;</a></span>isFunctionSafeToOutlineFrom()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::isFunctionSafeToOutlineFrom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>OutlineFromLinkOnceODRs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l09658">9658</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00055">F</a>, <a class="el" href="X86Subtarget_8h_source.html#l00130">llvm::X86Subtarget::getFrameLowering()</a>, <a class="el" href="MachineFunction_8h_source.html#l00638">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineFunction_8h_source.html#l00770">llvm::MachineFunction::getInfo()</a>, <a class="el" href="X86MachineFunctionInfo_8h_source.html#l00210">llvm::X86MachineFunctionInfo::getUsesRedZone()</a>, and <a class="el" href="X86FrameLowering_8cpp_source.html#l01370">llvm::X86FrameLowering::has128ByteRedZone()</a>.</p>

</div>
</div>
<a id="aec70b28b64b3aa57dc8cc1820113bc15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec70b28b64b3aa57dc8cc1820113bc15">&#9670;&nbsp;</a></span>isHighLatencyDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::isHighLatencyDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l08414">8414</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstrInfo_8cpp_source.html#l08724">hasHighOperandLatency()</a>.</p>

</div>
</div>
<a id="a6368ef2530729128fc2510ed5a2c3f04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6368ef2530729128fc2510ed5a2c3f04">&#9670;&nbsp;</a></span>isLoadFromStackSlot() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> X86InstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l00659">659</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="NVPTXISelLowering_8h_source.html#l00060">llvm::NVPTXISD::Dummy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstrInfo_8cpp_source.html#l06662">foldMemoryOperandImpl()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l00674">isLoadFromStackSlotPostFE()</a>.</p>

</div>
</div>
<a id="a085c9a9c44d787342b32c4e1fb16e45a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a085c9a9c44d787342b32c4e1fb16e45a">&#9670;&nbsp;</a></span>isLoadFromStackSlot() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> X86InstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>MemBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l00665">665</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00468">isFrameLoadOpcode()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="af2a59eee92c1fd8725e4cdcdd2c52e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2a59eee92c1fd8725e4cdcdd2c52e97">&#9670;&nbsp;</a></span>isLoadFromStackSlotPostFE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> X86InstrInfo::isLoadFromStackSlotPostFE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isLoadFromStackSlotPostFE - <a class="el" href="namespacellvm_1_1Check.html">Check</a> for post-frame ptr elimination stack locations as well. </p>
<p>This uses a heuristic so it isn't reliable for correctness. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l00674">674</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="NVPTXISelLowering_8h_source.html#l00060">llvm::NVPTXISD::Dummy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00468">isFrameLoadOpcode()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00659">isLoadFromStackSlot()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a3b066a53bb36252b44604bb3573a5ae3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b066a53bb36252b44604bb3573a5ae3">&#9670;&nbsp;</a></span>isReallyTriviallyReMaterializable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::isReallyTriviallyReMaterializable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l00745">745</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00032">llvm::X86::AddrBaseReg</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00035">llvm::X86::AddrDisp</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00034">llvm::X86::AddrIndexReg</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00033">llvm::X86::AddrScaleAmt</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00729">regIsPICBase()</a>, and <a class="el" href="X86InstrInfo_8cpp.html#ae0fbc33aeabead735b7c93aec41638f7">ReMatPICStubLoad</a>.</p>

</div>
</div>
<a id="ae72eac92efac9eb39757874451949d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae72eac92efac9eb39757874451949d8f">&#9670;&nbsp;</a></span>isSafeToMoveRegClassDefs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::isSafeToMoveRegClassDefs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isSafeToMoveRegClassDefs - Return true if it's safe to move a machine instruction that defines the specified register class. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l07498">7498</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a1349e02190639b9dd3c8563ab8cf7f8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1349e02190639b9dd3c8563ab8cf7f8e">&#9670;&nbsp;</a></span>isSchedulingBoundary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::isSchedulingBoundary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isSchedulingBoundary - Overrides the isSchedulingBoundary from Codegen/TargetInstrInfo.cpp to make it capable of identifying ENDBR intructions and prevent it from being re-scheduled. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l07476">7476</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l01155">llvm::TargetInstrInfo::isSchedulingBoundary()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a4d98443fd30b525106fef2ec68109579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d98443fd30b525106fef2ec68109579">&#9670;&nbsp;</a></span>isStoreToStackSlot() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> X86InstrInfo::isStoreToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l00693">693</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="NVPTXISelLowering_8h_source.html#l00060">llvm::NVPTXISD::Dummy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86FrameLowering_8cpp_source.html#l01476">llvm::X86FrameLowering::emitPrologue()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l00709">isStoreToStackSlotPostFE()</a>.</p>

</div>
</div>
<a id="a0b8121be98d9b2030083e0484ff2478f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b8121be98d9b2030083e0484ff2478f">&#9670;&nbsp;</a></span>isStoreToStackSlot() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> X86InstrInfo::isStoreToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>MemBytes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l00699">699</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00041">llvm::X86::AddrNumOperands</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00566">isFrameStoreOpcode()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a2da9f36c923f6d843b1bc13c35b75c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2da9f36c923f6d843b1bc13c35b75c16">&#9670;&nbsp;</a></span>isStoreToStackSlotPostFE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> X86InstrInfo::isStoreToStackSlotPostFE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isStoreToStackSlotPostFE - <a class="el" href="namespacellvm_1_1Check.html">Check</a> for post-frame ptr elimination stack locations as well. </p>
<p>This uses a heuristic so it isn't reliable for correctness. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l00709">709</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00041">llvm::X86::AddrNumOperands</a>, <a class="el" href="NVPTXISelLowering_8h_source.html#l00060">llvm::NVPTXISD::Dummy</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00080">llvm::ISD::FrameIndex</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00566">isFrameStoreOpcode()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00693">isStoreToStackSlot()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ae7ff6ef44018306bc8ee929b12ae5590"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7ff6ef44018306bc8ee929b12ae5590">&#9670;&nbsp;</a></span>isSubregFoldable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::X86InstrInfo::isSubregFoldable </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether the target can fold a load that feeds a subreg operand (or a subreg operand that feeds a store). </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8h_source.html#l00387">387</a> of file <a class="el" href="X86InstrInfo_8h_source.html">X86InstrInfo.h</a>.</p>

</div>
</div>
<a id="a954d49c8741a7d74c34288593f9bd164"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a954d49c8741a7d74c34288593f9bd164">&#9670;&nbsp;</a></span>isUnconditionalTailCall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::isUnconditionalTailCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l02946">2946</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a4729ef7bdd10f5a76441a9d3b5503528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4729ef7bdd10f5a76441a9d3b5503528">&#9670;&nbsp;</a></span>loadRegFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void X86InstrInfo::loadRegFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l03952">3952</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCInstrBuilder_8h_source.html#l00032">llvm::addFrameReference()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00722">llvm::X86RegisterInfo::canRealignStack()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00130">llvm::X86Subtarget::getFrameLowering()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03879">getLoadRegOpcode()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00470">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00285">llvm::TargetRegisterInfo::getSpillSize()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00100">llvm::TargetFrameLowering::getStackAlign()</a>, <a class="el" href="Alignment_8h_source.html#l00145">llvm::isAligned()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03885">isAMXOpcode()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00688">llvm::MachineFrameInfo::isFixedObjectIndex()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03895">loadStoreTileReg()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86FrameLowering_8cpp_source.html#l02787">llvm::X86FrameLowering::restoreCalleeSavedRegisters()</a>.</p>

</div>
</div>
<a id="accc5aa5171b3bf3b455bbbac12dd405e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc5aa5171b3bf3b455bbbac12dd405e">&#9670;&nbsp;</a></span>loadStoreTileReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void X86InstrInfo::loadStoreTileReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isKill</em> = <code><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l03895">3895</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCInstrBuilder_8h_source.html#l00032">llvm::addFrameReference()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00034">llvm::X86::AddrIndexReg</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00157">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00682">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00519">llvm::MachineOperand::setIsKill()</a>, and <a class="el" href="MachineOperand_8cpp_source.html#l00061">llvm::MachineOperand::setReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstrInfo_8cpp_source.html#l03952">loadRegFromStackSlot()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l03930">storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="a08a488100b4cc4464d879a987e490915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08a488100b4cc4464d879a987e490915">&#9670;&nbsp;</a></span>optimizeCompareInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::optimizeCompareInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>CmpInstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>CmpValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>optimizeCompareInstr - <a class="el" href="namespacellvm_1_1Check.html">Check</a> if there exists an earlier instruction that operates on the same source operands and sets flags in the same way as Compare; remove Compare if possible. </p>
<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> if there exists an earlier instruction that operates on the same source operands and sets flags in the same way as Compare; remove Compare if possible. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l04312">4312</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00408">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00147">llvm::BitWidth</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00088">llvm::X86::COND_A</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00084">llvm::X86::COND_AE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00083">llvm::X86::COND_B</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00087">llvm::X86::COND_BE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00085">llvm::X86::COND_E</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00096">llvm::X86::COND_G</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00094">llvm::X86::COND_GE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00107">llvm::X86::COND_INVALID</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00093">llvm::X86::COND_L</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00095">llvm::X86::COND_LE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00086">llvm::X86::COND_NE</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00082">llvm::X86::COND_NO</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00090">llvm::X86::COND_NS</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00081">llvm::X86::COND_O</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00089">llvm::X86::COND_S</a>, <a class="el" href="MachineInstr_8h_source.html#l00502">llvm::MachineInstr::dropDebugNumber()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00705">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00971">findRedundantFlagInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l01487">llvm::MachineInstr::findRegisterDefOperand()</a>, <a class="el" href="BlockVerifier_8cpp_source.html#l00055">From</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02743">llvm::X86::getCondFromMI()</a>, <a class="el" href="APInt_8h_source.html#l00186">llvm::APInt::getMaxValue()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="M68kInstrInfo_8h_source.html#l00058">llvm::M68k::GetOppositeBranchCondition()</a>, <a class="el" href="MachineInstr_8h_source.html#l00313">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00157">getRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00279">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="APInt_8h_source.html#l00189">llvm::APInt::getSignedMaxValue()</a>, <a class="el" href="APInt_8h_source.html#l00199">llvm::APInt::getSignedMinValue()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02795">getSwappedCondition()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01336">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04137">isDefConvertible()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00601">llvm::MachineBasicBlock::isLiveIn()</a>, <a class="el" href="Register_8h_source.html#l00097">llvm::Register::isPhysical()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04270">isUseDefConvertible()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="iterator__range_8h_source.html#l00053">llvm::make_range()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineInstr_8h_source.html#l01436">llvm::MachineInstr::modifiesRegister()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00357">llvm::MachineBasicBlock::pred_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00369">llvm::MachineBasicBlock::pred_size()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00313">llvm::MachineBasicBlock::rbegin()</a>, <a class="el" href="MachineInstr_8h_source.html#l01398">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l01017">llvm::MachineBasicBlock::remove()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00279">llvm::MachineInstr::removeOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00319">llvm::MachineBasicBlock::rend()</a>, <a class="el" href="MachineInstr_8h_source.html#l01771">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00525">llvm::MachineOperand::setIsDead()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00035">llvm::Successor</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00396">llvm::MachineBasicBlock::successors()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00588">llvm::MachineRegisterInfo::use_nodbg_empty()</a>.</p>

</div>
</div>
<a id="afbc1088fd64459bec1157940aa59eb69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbc1088fd64459bec1157940aa59eb69">&#9670;&nbsp;</a></span>optimizeLoadInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * X86InstrInfo::optimizeLoadInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a> &amp;&#160;</td>
          <td class="paramname"><em>FoldAsLoadDefReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;&#160;</td>
          <td class="paramname"><em>DefMI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>optimizeLoadInstr - Try to remove the load by folding it to a register operand at the use. </p>
<p>Try to remove the load by folding it to a register operand at the use.</p>
<p>We fold the load instructions if and only if the def and use are in the same BB. We only look at one load and see whether it can be folded into MI. FoldAsLoadDefReg is the virtual register defined by the load we are trying to fold. DefMI returns the machine instruction that defines FoldAsLoadDefReg, and the function returns the machine instruction generated due to folding.</p>
<p>We fold the load instructions if load defines a virtual register, the virtual register is used once in the same BB, and the instructions in-between do not load or store, and have no side effects. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l04679">4679</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">DefMI</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00374">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MachineOperand_8h_source.html#l00384">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01240">llvm::MachineInstr::isSafeToMove()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="af4af3417d2f18e72f3b26416f7c4997c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4af3417d2f18e72f3b26416f7c4997c">&#9670;&nbsp;</a></span>preservesZeroValueInReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::preservesZeroValueInReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>NullValueReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l03800">3800</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01735">llvm::all_of()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a220e5ab986bbeae53290cfb49f913fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a220e5ab986bbeae53290cfb49f913fed">&#9670;&nbsp;</a></span>reMaterialize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void X86InstrInfo::reMaterialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Orig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l00908">908</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00390">llvm::MachineFunction::CloneMachineInstr()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01509">llvm::MachineBasicBlock::computeRegisterLiveness()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineInstr_8h_source.html#l00445">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01336">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l01106">llvm::MachineBasicBlock::LQR_Dead</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineInstr_8h_source.html#l01436">llvm::MachineInstr::modifiesRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01217">llvm::MachineInstr::substituteRegister()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="af0257906f462ffadf000fbdcdd4ecabd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0257906f462ffadf000fbdcdd4ecabd">&#9670;&nbsp;</a></span>removeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> X86InstrInfo::removeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> *&#160;</td>
          <td class="paramname"><em>BytesRemoved</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l03274">3274</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00107">llvm::X86::COND_INVALID</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02752">llvm::X86::getCondFromBranch()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>.</p>

</div>
</div>
<a id="a20d1f65e3dcb870550c1c8340fc7a286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20d1f65e3dcb870550c1c8340fc7a286">&#9670;&nbsp;</a></span>replaceBranchWithTailCall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void X86InstrInfo::replaceBranchWithTailCall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>TailCall</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l03004">3004</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00232">llvm::LivePhysRegs::addLiveOuts()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00187">llvm::MachineInstr::addOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00309">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02960">canMakeTailCallConditional()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00321">llvm::MachineInstrBuilder::copyImplicitOps()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00311">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01397">llvm::MachineBasicBlock::findDebugLoc()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02752">llvm::X86::getCondFromBranch()</a>, <a class="el" href="X86InstrInfo_8h_source.html#l00157">getRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00080">llvm::LivePhysRegs::stepForward()</a>, and <a class="el" href="MipsISelLowering_8h_source.html#l00065">llvm::MipsISD::TailCall</a>.</p>

</div>
</div>
<a id="a9d0e9be1df5eea2fce3507a03ec42c79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d0e9be1df5eea2fce3507a03ec42c79">&#9670;&nbsp;</a></span>reverseBranchCondition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::reverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l07490">7490</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">CC</a>, <a class="el" href="BasicBlockSections_8cpp_source.html#l00137">Cond</a>, and <a class="el" href="M68kInstrInfo_8h_source.html#l00058">llvm::M68k::GetOppositeBranchCondition()</a>.</p>

</div>
</div>
<a id="aa391568da257769298bd1a405148c5bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa391568da257769298bd1a405148c5bb">&#9670;&nbsp;</a></span>setExecutionDomain()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void X86InstrInfo::setExecutionDomain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Domain</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l08357">8357</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00207">llvm::X86Subtarget::hasAVX512()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08037">lookup()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08045">lookupAVX512()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07535">ReplaceableInstrs</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07706">ReplaceableInstrsAVX2</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07754">ReplaceableInstrsAVX2InsertExtract</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07762">ReplaceableInstrsAVX512</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07782">ReplaceableInstrsAVX512DQ</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07811">ReplaceableInstrsAVX512DQMasked</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07741">ReplaceableInstrsFP</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08184">setExecutionDomainCustom()</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00906">llvm::X86II::SSEDomainShift</a>.</p>

</div>
</div>
<a id="ab54b3f7d3fa59aeeb9c5c46e44ee0163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab54b3f7d3fa59aeeb9c5c46e44ee0163">&#9670;&nbsp;</a></span>setExecutionDomainCustom()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::setExecutionDomainCustom </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Domain</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l08184">8184</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86InstrInfo_8cpp_source.html#l08055">AdjustBlendMask()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00206">llvm::X86Subtarget::hasAVX2()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08037">lookup()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08045">lookupAVX512()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08003">ReplaceableBlendAVX2Instrs</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07994">ReplaceableBlendInstrs</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l08013">ReplaceableCustomAVX512LogicInstrs</a>, and <a class="el" href="X86BaseInfo_8h_source.html#l00906">llvm::X86II::SSEDomainShift</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstrInfo_8cpp_source.html#l08357">setExecutionDomain()</a>.</p>

</div>
</div>
<a id="ac94765076554779b2ae89b40d3a256c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac94765076554779b2ae89b40d3a256c2">&#9670;&nbsp;</a></span>setFrameAdjustment()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::X86InstrInfo::setFrameAdjustment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>V</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sets the stack pointer adjustment made inside the frame made up by this instruction. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8h_source.html#l00170">170</a> of file <a class="el" href="X86InstrInfo_8h_source.html">X86InstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

</div>
</div>
<a id="ac671c3b34aac49144d2688fd6ed160bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac671c3b34aac49144d2688fd6ed160bc">&#9670;&nbsp;</a></span>setSpecialOperandAttr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void X86InstrInfo::setSpecialOperandAttr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>OldMI1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>OldMI2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>NewMI1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>NewMI2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This is an architecture-specific helper function of reassociateOps. </p>
<p>Set special operand attributes for new instructions after reassociation. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l09262">9262</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00373">llvm::MachineInstr::clearFlag()</a>, <a class="el" href="MachineInstr_8h_source.html#l01487">llvm::MachineInstr::findRegisterDefOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00352">llvm::MachineInstr::getFlags()</a>, <a class="el" href="MachineOperand_8h_source.html#l00394">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineInstr_8h_source.html#l00366">llvm::MachineInstr::setFlags()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00525">llvm::MachineOperand::setIsDead()</a>.</p>

</div>
</div>
<a id="a72ba34ed2a0e75181bfecf7d463156f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72ba34ed2a0e75181bfecf7d463156f8">&#9670;&nbsp;</a></span>shouldScheduleLoadsNear()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::shouldScheduleLoadsNear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumLoads</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePtr) if two loads should be scheduled togther. </p>
<p>On some targets if two loads are loading from addresses in the same cache line, it's better if they are scheduled together. This function takes two integers that represent the load offsets from the common base address. It returns true if it decides it's desirable to schedule the two loads together. "NumLoads" is the number of loads that have already been scheduled after Load1. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l07428">7428</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineValueType_8h_source.html#l00057">llvm::MVT::f32</a>, <a class="el" href="MachineValueType_8h_source.html#l00058">llvm::MVT::f64</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00704">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="ValueTypes_8h_source.html#l00288">llvm::EVT::getSimpleVT()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00986">llvm::SDNode::getValueType()</a>, <a class="el" href="MachineValueType_8h_source.html#l00047">llvm::MVT::i16</a>, <a class="el" href="MachineValueType_8h_source.html#l00048">llvm::MVT::i32</a>, <a class="el" href="MachineValueType_8h_source.html#l00049">llvm::MVT::i64</a>, <a class="el" href="MachineValueType_8h_source.html#l00046">llvm::MVT::i8</a>, and <a class="el" href="MachineValueType_8h_source.html#l00341">llvm::MVT::SimpleTy</a>.</p>

</div>
</div>
<a id="af311c898afbc746344165cebfadeaf48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af311c898afbc746344165cebfadeaf48">&#9670;&nbsp;</a></span>storeRegToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void X86InstrInfo::storeRegToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l03930">3930</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="PPCInstrBuilder_8h_source.html#l00032">llvm::addFrameReference()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00722">llvm::X86RegisterInfo::canRealignStack()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="MachineFunction_8h_source.html#l00688">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00130">llvm::X86Subtarget::getFrameLowering()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00470">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00265">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00285">llvm::TargetRegisterInfo::getSpillSize()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00100">llvm::TargetFrameLowering::getStackAlign()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03872">getStoreRegOpcode()</a>, <a class="el" href="Alignment_8h_source.html#l00145">llvm::isAligned()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03885">isAMXOpcode()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00688">llvm::MachineFrameInfo::isFixedObjectIndex()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03895">loadStoreTileReg()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86FrameLowering_8cpp_source.html#l02686">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>.</p>

</div>
</div>
<a id="a755fb78188a206380ebf96d5211b1696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a755fb78188a206380ebf96d5211b1696">&#9670;&nbsp;</a></span>unfoldMemoryOperand() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::unfoldMemoryOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldLoad</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>UnfoldStore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>NewMIs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>unfoldMemoryOperand - Separate a single instruction which folded a load or a store or a load and a store into two or more instruction. </p>
<p>If this is possible, returns true as well as the new instructions by reference. </p>

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l06935">6935</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00041">llvm::X86::AddrNumOperands</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00357">llvm::BuildMI()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00260">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00380">llvm::MachineFunction::CreateMachineInstr()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06849">extractLoadMMOs()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06870">extractStoreMMOs()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06890">getBroadcastOpcode()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00534">llvm::getDeadRegState()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00525">llvm::getDefRegState()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00531">llvm::getKillRegState()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03879">getLoadRegOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03228">getRegClass()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00127">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00285">llvm::TargetRegisterInfo::getSpillSize()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03872">getStoreRegOpcode()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00537">llvm::getUndefRegState()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="Alignment_8h_source.html#l00145">llvm::isAligned()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="X86InstrFoldTables_8cpp_source.html#l00449">llvm::lookupUnfoldTable()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MachineInstr_8h_source.html#l01771">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00519">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00208">llvm::MachineInstrBuilder::setMemRefs()</a>, <a class="el" href="X86InstrFoldTables_8h_source.html#l00041">llvm::TB_FOLDED_BCAST</a>, <a class="el" href="X86InstrFoldTables_8h_source.html#l00039">llvm::TB_FOLDED_LOAD</a>, <a class="el" href="X86InstrFoldTables_8h_source.html#l00040">llvm::TB_FOLDED_STORE</a>, <a class="el" href="X86InstrFoldTables_8h_source.html#l00028">llvm::TB_INDEX_MASK</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="a768c85ec7c5044117192b9fc18395231"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a768c85ec7c5044117192b9fc18395231">&#9670;&nbsp;</a></span>unfoldMemoryOperand() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::unfoldMemoryOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;&#160;</td>
          <td class="paramname"><em>DAG</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>N</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>NewNodes</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l07081">7081</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="X86BaseInfo_8h_source.html#l00041">llvm::X86::AddrNumOperands</a>, <a class="el" href="STLExtras_8h_source.html#l02014">llvm::append_range()</a>, <a class="el" href="MathExtras_8h_source.html#l00031">llvm::numbers::e</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06849">extractLoadMMOs()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06870">extractStoreMMOs()</a>, <a class="el" href="PointerIntPair_8h_source.html#l00234">llvm::get()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06890">getBroadcastOpcode()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03879">getLoadRegOpcode()</a>, <a class="el" href="SelectionDAG_8h_source.html#l00465">llvm::SelectionDAG::getMachineFunction()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09946">llvm::SelectionDAG::getMachineNode()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00247">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03228">getRegClass()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00127">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00285">llvm::TargetRegisterInfo::getSpillSize()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03872">getStoreRegOpcode()</a>, <a class="el" href="MachineFunction_8h_source.html#l00672">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00029">i</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Alignment_8h_source.html#l00145">llvm::isAligned()</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l10917">llvm::isNullConstant()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00318">llvm::TargetRegisterInfo::legalclasstypes_begin()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00032">llvm::SPII::Load</a>, <a class="el" href="X86InstrFoldTables_8cpp_source.html#l00449">llvm::lookupUnfoldTable()</a>, <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00207">llvm::MCInstrDesc::NumDefs</a>, <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::Other</a>, <a class="el" href="SelectionDAG_8cpp_source.html#l09714">llvm::SelectionDAG::setNodeMemRefs()</a>, <a class="el" href="SparcInstrInfo_8h_source.html#l00033">llvm::SPII::Store</a>, <a class="el" href="X86InstrFoldTables_8h_source.html#l00041">llvm::TB_FOLDED_BCAST</a>, <a class="el" href="X86InstrFoldTables_8h_source.html#l00039">llvm::TB_FOLDED_LOAD</a>, <a class="el" href="X86InstrFoldTables_8h_source.html#l00040">llvm::TB_FOLDED_STORE</a>, <a class="el" href="X86InstrFoldTables_8h_source.html#l00028">llvm::TB_INDEX_MASK</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01628">TRI</a>.</p>

</div>
</div>
<a id="aabab361a12dcd365c09953e8fdae66cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabab361a12dcd365c09953e8fdae66cc">&#9670;&nbsp;</a></span>useMachineCombiner()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::X86InstrInfo::useMachineCombiner </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8h_source.html#l00509">509</a> of file <a class="el" href="X86InstrInfo_8h_source.html">X86InstrInfo.h</a>.</p>

</div>
</div>
<a id="ab8740d2af86692fb934b288974085b13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8740d2af86692fb934b288974085b13">&#9670;&nbsp;</a></span>verifyInstruction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool X86InstrInfo::verifyInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;&#160;</td>
          <td class="paramname"><em>ErrInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8cpp_source.html#l03759">3759</a> of file <a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8h_source.html#l00091">llvm::ExtAddrMode::Displacement</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03733">getAddrModeFromMemoryOp()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00090">llvm::ExtAddrMode::Scale</a>, and <a class="el" href="TargetInstrInfo_8h_source.html#l00089">llvm::ExtAddrMode::ScaledReg</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/X86/<a class="el" href="X86InstrInfo_8h_source.html">X86InstrInfo.h</a></li>
<li>lib/Target/X86/<a class="el" href="X86InstrInfo_8cpp_source.html">X86InstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 11:54:38 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
