############################################################### 
# Generated by: pathviz (Version: 0.0)
# OS: Linux x86_64(Host: cortustools)
# Generated on: Fri Mar 28 17:03:38 2025
# Design: s386
############################################################### 
VERSION 5.7 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN s386 ;

UNITS DISTANCE MICRONS 1000 ;
PROPERTYDEFINITIONS
DESIGN FE_CORE_BOX_LL_X REAL 0.000 ;
DESIGN FE_CORE_BOX_UR_X REAL 38.400 ;
DESIGN FE_CORE_BOX_LL_Y REAL 0.000 ;
DESIGN FE_CORE_BOX_UR_Y REAL 37.800 ;
END PROPERTYDEFINITIONS 

DIEAREA ( 0 0 ) ( 38400 37800 ) ;

ROW COREROW_0 CoreSite 0 0 FS DO 80 BY 1 STEP 480 0 ;
ROW COREROW_1 CoreSite 0 3780 N DO 80 BY 1 STEP 480 0 ;
ROW COREROW_2 CoreSite 0 7560 FS DO 80 BY 1 STEP 480 0 ;
ROW COREROW_3 CoreSite 0 11340 N DO 80 BY 1 STEP 480 0 ;
ROW COREROW_4 CoreSite 0 15120 FS DO 80 BY 1 STEP 480 0 ;
ROW COREROW_5 CoreSite 0 18900 N DO 80 BY 1 STEP 480 0 ;
ROW COREROW_6 CoreSite 0 22680 FS DO 80 BY 1 STEP 480 0 ;
ROW COREROW_7 CoreSite 0 26460 N DO 80 BY 1 STEP 480 0 ;
ROW COREROW_8 CoreSite 0 30240 FS DO 80 BY 1 STEP 480 0 ;
ROW COREROW_9 CoreSite 0 34020 N DO 80 BY 1 STEP 480 0 ;

TRACKS X 0 DO 91 STEP 420 LAYER Metal4 ;
TRACKS Y 0 DO 90 STEP 420 LAYER Metal4 ;
TRACKS X 0 DO 80 STEP 480 LAYER Metal5 ;
TRACKS Y 0 DO 78 STEP 480 LAYER Metal5 ;
TRACKS X 0 DO 80 STEP 480 LAYER Metal1 ;
TRACKS Y 0 DO 78 STEP 480 LAYER Metal1 ;
TRACKS X 0 DO 91 STEP 420 LAYER Metal2 ;
TRACKS Y 0 DO 90 STEP 420 LAYER Metal2 ;
TRACKS X 0 DO 80 STEP 480 LAYER Metal3 ;
TRACKS Y 0 DO 78 STEP 480 LAYER Metal3 ;
TRACKS X 2000 DO 9 STEP 4000 LAYER TopMetal2 ;
TRACKS Y 2000 DO 9 STEP 4000 LAYER TopMetal2 ;
TRACKS X 1640 DO 16 STEP 2280 LAYER TopMetal1 ;
TRACKS Y 1640 DO 16 STEP 2280 LAYER TopMetal1 ;

COMPONENTS 78 ;
- U56 sg13g2_or3_1 
  + PLACED ( 5760 18900 ) N ;
- U57 sg13g2_nand3_1 
  + PLACED ( 8640 3780 ) N ;
- U50 sg13g2_nand3_1 
  + PLACED ( 15840 34020 ) N ;
- U67 sg13g2_o21ai_1 
  + PLACED ( 16800 26460 ) N ;
- U51 sg13g2_nand3_1 
  + PLACED ( 13440 34020 ) N ;
- U66 sg13g2_o21ai_1 
  + PLACED ( 18720 22680 ) FS ;
- U52 sg13g2_nand3_1 
  + PLACED ( 16320 22680 ) FS ;
- U65 sg13g2_a22oi_1 
  + PLACED ( 23520 26460 ) N ;
- U53 sg13g2_o21ai_1 
  + PLACED ( 14880 11340 ) N ;
- U64 sg13g2_nand3_1 
  + PLACED ( 6720 22680 ) FS ;
- U1 sg13g2_nand2_2 
  + PLACED ( 0 15120 ) FS ;
- U63 sg13g2_nand4_1 
  + PLACED ( 0 18900 ) N ;
- U62 sg13g2_o21ai_1 
  + PLACED ( 12000 18900 ) N ;
- U3 sg13g2_nor2_2 
  + PLACED ( 5760 3780 ) N ;
- U61 sg13g2_a22oi_1 
  + PLACED ( 17280 18900 ) N ;
- U2 sg13g2_nor3_2 
  + PLACED ( 16800 15120 ) FS ;
- U60 sg13g2_nand2b_1 
  + PLACED ( 960 11340 ) N ;
- U5 sg13g2_a21oi_2 
  + PLACED ( 31680 22680 ) FS ;
- U58 sg13g2_nand3_1 
  + PLACED ( 12480 11340 ) N ;
- U4 sg13g2_nor2_2 
  + PLACED ( 35520 22680 ) FS ;
- U59 sg13g2_a21o_1 
  + PLACED ( 22560 18900 ) N ;
- U7 sg13g2_nor2_2 
  + PLACED ( 2880 18900 ) N ;
- U32 sg13g2_inv_2 
  + PLACED ( 21600 26460 ) N ;
- U6 sg13g2_a21oi_2 
  + PLACED ( 11040 15120 ) FS ;
- U33 sg13g2_inv_2 
  + PLACED ( 9120 15120 ) FS ;
- U9 sg13g2_nor2_2 
  + PLACED ( 30240 30240 ) FS ;
- U30 sg13g2_inv_2 
  + PLACED ( 12000 22680 ) FS ;
- U8 sg13g2_nor4_2 
  + PLACED ( 960 22680 ) FS ;
- U31 sg13g2_inv_2 
  + PLACED ( 16800 30240 ) FS ;
- U36 sg13g2_inv_2 
  + PLACED ( 11040 30240 ) FS ;
- U45 sg13g2_a22oi_1 
  + PLACED ( 25920 34020 ) N ;
- U69 sg13g2_o21ai_1 
  + PLACED ( 18720 30240 ) FS ;
- U37 sg13g2_inv_2 
  + PLACED ( 7200 15120 ) FS ;
- U44 sg13g2_a21o_1 
  + PLACED ( 22560 34020 ) N ;
- U68 sg13g2_a22oi_1 
  + PLACED ( 21120 22680 ) FS ;
- U34 sg13g2_inv_2 
  + PLACED ( 5280 15120 ) FS ;
- U47 sg13g2_o21ai_1 
  + PLACED ( 36000 30240 ) FS ;
- U35 sg13g2_inv_2 
  + PLACED ( 12960 30240 ) FS ;
- U46 sg13g2_o21ai_1 
  + PLACED ( 25440 30240 ) FS ;
- U41 sg13g2_nand4_1 
  + PLACED ( 14400 18900 ) N ;
- U40 sg13g2_inv_2 
  + PLACED ( 3360 26460 ) N ;
- U38 sg13g2_inv_2 
  + PLACED ( 8640 34020 ) N ;
- U43 sg13g2_nand3_1 
  + PLACED ( 18240 34020 ) N ;
- U39 sg13g2_inv_2 
  + PLACED ( 36480 26460 ) N ;
- U42 sg13g2_o21ai_1 
  + PLACED ( 8640 30240 ) FS ;
- \DFF_3/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 21120 3780 ) N ;
- U10 sg13g2_nor2_2 
  + PLACED ( 10560 7560 ) FS ;
- U11 sg13g2_nor3_2 
  + PLACED ( 14880 3780 ) N ;
- U12 sg13g2_a21oi_2 
  + PLACED ( 5760 11340 ) N ;
- U49 sg13g2_a22oi_1 
  + PLACED ( 10560 34020 ) N ;
- U13 sg13g2_nand2_2 
  + PLACED ( 9120 18900 ) N ;
- U48 sg13g2_and3_1 
  + PLACED ( 33120 26460 ) N ;
- U14 sg13g2_nor2b_2 
  + PLACED ( 33600 15120 ) FS ;
- U23 sg13g2_nor3_2 
  + PLACED ( 19200 11340 ) N ;
- \DFF_2/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 13440 7560 ) FS ;
- U15 sg13g2_nor2b_2 
  + PLACED ( 24000 22680 ) FS ;
- U22 sg13g2_nand2_2 
  + PLACED ( 26400 26460 ) N ;
- U16 sg13g2_nor2_2 
  + PLACED ( 9120 22680 ) FS ;
- U21 sg13g2_a21oi_2 
  + PLACED ( 29280 26460 ) N ;
- U17 sg13g2_nor2_2 
  + PLACED ( 13920 26460 ) N ;
- U20 sg13g2_nor2_2 
  + PLACED ( 28800 34020 ) N ;
- U18 sg13g2_nor3_2 
  + PLACED ( 21120 30240 ) FS ;
- U27 sg13g2_inv_2 
  + PLACED ( 20640 34020 ) N ;
- U19 sg13g2_nor2_2 
  + PLACED ( 33120 30240 ) FS ;
- U26 sg13g2_inv_2 
  + PLACED ( 14880 30240 ) FS ;
- U25 sg13g2_nor3_2 
  + PLACED ( 27360 22680 ) FS ;
- U24 sg13g2_nand2_2 
  + PLACED ( 9600 11340 ) N ;
- U29 sg13g2_inv_2 
  + PLACED ( 14880 15120 ) FS ;
- U28 sg13g2_inv_2 
  + PLACED ( 6720 30240 ) FS ;
- \DFF_5/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 21120 15120 ) FS ;
- \DFF_4/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 25920 7560 ) FS ;
- U72 sg13g2_tiehi 
  + PLACED ( 17280 11340 ) N ;
- U70 sg13g2_o21ai_1 
  + PLACED ( 27840 30240 ) FS ;
- U71 sg13g2_nand2b_1 
  + PLACED ( 13920 22680 ) FS ;
- \DFF_1/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 25920 18900 ) N ;
- U54 sg13g2_nand3_1 
  + PLACED ( 3360 11340 ) N ;
- \DFF_0/Q_reg sg13g2_dfrbp_1 
  + PLACED ( 23520 11340 ) N ;
- U55 sg13g2_nand3_1 
  + PLACED ( 2880 15120 ) FS ;
END COMPONENTS

PINS 17 ;
- GND + NET GND + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 18720 ) E ;
- VDD + NET VDD + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 18900 37800 ) N ;
- CK + NET CK + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 38400 18720 ) W ;
- v0 + NET v0 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 800 )
  + PLACED ( 18900 0 ) S ;
- v1 + NET v1 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 19200 ) E ;
- v2 + NET v2 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 18480 37800 ) N ;
- v3 + NET v3 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 38400 19200 ) W ;
- v4 + NET v4 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 800 )
  + PLACED ( 18480 0 ) S ;
- v5 + NET v5 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 18240 ) E ;
- v6 + NET v6 + DIRECTION INPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 19320 37800 ) N ;
- v13_D_10 + NET v13_D_10 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 38400 18240 ) W ;
- v13_D_11 + NET v13_D_11 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 800 )
  + PLACED ( 19320 0 ) S ;
- v13_D_12 + NET v13_D_12 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 19680 ) E ;
- v13_D_6 + NET v13_D_6 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 -800 )
  + PLACED ( 19740 37800 ) N ;
- v13_D_7 + NET v13_D_7 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 38400 19680 ) W ;
- v13_D_8 + NET v13_D_8 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal2 ( -100 0 ) ( 100 800 )
  + PLACED ( 19740 0 ) S ;
- v13_D_9 + NET v13_D_9 + DIRECTION OUTPUT + USE SIGNAL
  + LAYER Metal1 ( -80 0 ) ( 80 640 )
  + PLACED ( 0 17760 ) E ;
END PINS

END DESIGN
