# Tiny Tapeout project information
project:
  title:        "SPELL"      # Project title
  author:       "Uri Shaked"      # Your name
  discord:      "urish"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "SPELL is a minimal, cryptic, stack-based programming language crafted for The Skull CTF"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     10000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "8x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_urish_spell"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - "spell.v"
    - "execute.v"
    - "mem.v"
    - "mem_internal.v"
    - "mem_io.v"
    - "RAM32.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "run"
  ui[1]: "step"
  ui[2]: "load"
  ui[3]: "dump"
  ui[4]: "shift_in"
  ui[5]: "reg_sel[0]"
  ui[6]: "reg_sel[1]"
  ui[7]: ""

  # Outputs
  uo[0]: "sleep/porta[0]"
  uo[1]: "stop/porta[1]"
  uo[2]: "wait_delay/porta[2]"
  uo[3]: "shift_out/porta[3]"
  uo[4]: "porta[4]"
  uo[5]: "porta[5]"
  uo[6]: "porta[6]"
  uo[7]: "porta[7]"

  # Bidirectional pins
  uio[0]: "portb[0]"
  uio[1]: "portb[1]"
  uio[2]: "portb[2]"
  uio[3]: "portb[3]"
  uio[4]: "portb[4]"
  uio[5]: "portb[5]"
  uio[6]: "portb[6]"
  uio[7]: "portb[7]"

# Do not change!
yaml_version: 6
