

================================================================
== Vitis HLS Report for 'relu_ap_fixed_19_11_5_3_0_ap_ufixed_15_0_4_0_0_relu_config7_s'
================================================================
* Date:           Sat Jan 25 13:41:44 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Topo2A_AD_proj_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  1.149 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 2 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_15_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_15_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 3 'read' 'data_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_14_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_14_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 4 'read' 'data_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_13_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_13_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 5 'read' 'data_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_12_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_12_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 6 'read' 'data_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_11_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_11_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 7 'read' 'data_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_10_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_10_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 8 'read' 'data_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_9_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_9_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 9 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_8_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_8_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 10 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_7_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_7_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 11 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_6_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_6_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 12 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_5_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_5_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 13 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_4_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_4_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 14 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_3_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_3_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 15 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_2_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_2_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 16 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_1_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_1_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 17 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_0_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %data_0_val" [firmware/nnet_utils/nnet_activation.h:42]   --->   Operation 18 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.80ns)   --->   "%icmp_ln45 = icmp_sgt  i19 %data_0_val_read, i19 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 19 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_0_val_read, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 20 'bitselect' 'tmp' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%trunc_ln46 = trunc i19 %data_0_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 21 'trunc' 'trunc_ln46' <Predicate = (!or_ln46 & icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = (!or_ln46 & icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_0_val_read, i32 8, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 23 'partselect' 'tmp_s' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln46)   --->   "%xor_ln46 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 24 'xor' 'xor_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.73ns)   --->   "%icmp_ln46 = icmp_ne  i11 %tmp_s, i11 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 25 'icmp' 'icmp_ln46' <Predicate = (icmp_ln45)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46 = and i1 %icmp_ln46, i1 %xor_ln46" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 26 'and' 'and_ln46' <Predicate = (icmp_ln45)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%select_ln46_16 = select i1 %and_ln46, i15 32767, i15 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 27 'select' 'select_ln46_16' <Predicate = (or_ln46 & icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%or_ln46 = or i1 %and_ln46, i1 %tmp" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 28 'or' 'or_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node res_0_0)   --->   "%select_ln46 = select i1 %or_ln46, i15 %select_ln46_16, i15 %shl_ln" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 29 'select' 'select_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_0_0 = select i1 %icmp_ln45, i15 %select_ln46, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 30 'select' 'res_0_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.80ns)   --->   "%icmp_ln45_1 = icmp_sgt  i19 %data_1_val_read, i19 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 31 'icmp' 'icmp_ln45_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_1_val_read, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 32 'bitselect' 'tmp_1' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%trunc_ln46_1 = trunc i19 %data_1_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 33 'trunc' 'trunc_ln46_1' <Predicate = (!or_ln46_1 & icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%shl_ln46_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_1, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 34 'bitconcatenate' 'shl_ln46_1' <Predicate = (!or_ln46_1 & icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_1_val_read, i32 8, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = (icmp_ln45_1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_1)   --->   "%xor_ln46_1 = xor i1 %tmp_1, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 36 'xor' 'xor_ln46_1' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.73ns)   --->   "%icmp_ln46_1 = icmp_ne  i11 %tmp_2, i11 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 37 'icmp' 'icmp_ln46_1' <Predicate = (icmp_ln45_1)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_1 = and i1 %icmp_ln46_1, i1 %xor_ln46_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 38 'and' 'and_ln46_1' <Predicate = (icmp_ln45_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%select_ln46_17 = select i1 %and_ln46_1, i15 32767, i15 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 39 'select' 'select_ln46_17' <Predicate = (or_ln46_1 & icmp_ln45_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%or_ln46_1 = or i1 %and_ln46_1, i1 %tmp_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 40 'or' 'or_ln46_1' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node res_1_0)   --->   "%select_ln46_1 = select i1 %or_ln46_1, i15 %select_ln46_17, i15 %shl_ln46_1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 41 'select' 'select_ln46_1' <Predicate = (icmp_ln45_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_1_0 = select i1 %icmp_ln45_1, i15 %select_ln46_1, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 42 'select' 'res_1_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.80ns)   --->   "%icmp_ln45_2 = icmp_sgt  i19 %data_2_val_read, i19 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 43 'icmp' 'icmp_ln45_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_2_val_read, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 44 'bitselect' 'tmp_3' <Predicate = (icmp_ln45_2)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%trunc_ln46_2 = trunc i19 %data_2_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 45 'trunc' 'trunc_ln46_2' <Predicate = (!or_ln46_2 & icmp_ln45_2)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%shl_ln46_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_2, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 46 'bitconcatenate' 'shl_ln46_2' <Predicate = (!or_ln46_2 & icmp_ln45_2)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_2_val_read, i32 8, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 47 'partselect' 'tmp_4' <Predicate = (icmp_ln45_2)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_2)   --->   "%xor_ln46_2 = xor i1 %tmp_3, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 48 'xor' 'xor_ln46_2' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.73ns)   --->   "%icmp_ln46_2 = icmp_ne  i11 %tmp_4, i11 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 49 'icmp' 'icmp_ln46_2' <Predicate = (icmp_ln45_2)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_2 = and i1 %icmp_ln46_2, i1 %xor_ln46_2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 50 'and' 'and_ln46_2' <Predicate = (icmp_ln45_2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%select_ln46_18 = select i1 %and_ln46_2, i15 32767, i15 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 51 'select' 'select_ln46_18' <Predicate = (or_ln46_2 & icmp_ln45_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%or_ln46_2 = or i1 %and_ln46_2, i1 %tmp_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 52 'or' 'or_ln46_2' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node res_2_0)   --->   "%select_ln46_2 = select i1 %or_ln46_2, i15 %select_ln46_18, i15 %shl_ln46_2" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 53 'select' 'select_ln46_2' <Predicate = (icmp_ln45_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_2_0 = select i1 %icmp_ln45_2, i15 %select_ln46_2, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 54 'select' 'res_2_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.80ns)   --->   "%icmp_ln45_3 = icmp_sgt  i19 %data_3_val_read, i19 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 55 'icmp' 'icmp_ln45_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_3_val_read, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 56 'bitselect' 'tmp_5' <Predicate = (icmp_ln45_3)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%trunc_ln46_3 = trunc i19 %data_3_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 57 'trunc' 'trunc_ln46_3' <Predicate = (!or_ln46_3 & icmp_ln45_3)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%shl_ln46_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_3, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 58 'bitconcatenate' 'shl_ln46_3' <Predicate = (!or_ln46_3 & icmp_ln45_3)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_3_val_read, i32 8, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 59 'partselect' 'tmp_6' <Predicate = (icmp_ln45_3)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_3)   --->   "%xor_ln46_3 = xor i1 %tmp_5, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 60 'xor' 'xor_ln46_3' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.73ns)   --->   "%icmp_ln46_3 = icmp_ne  i11 %tmp_6, i11 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 61 'icmp' 'icmp_ln46_3' <Predicate = (icmp_ln45_3)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_3 = and i1 %icmp_ln46_3, i1 %xor_ln46_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 62 'and' 'and_ln46_3' <Predicate = (icmp_ln45_3)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%select_ln46_19 = select i1 %and_ln46_3, i15 32767, i15 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 63 'select' 'select_ln46_19' <Predicate = (or_ln46_3 & icmp_ln45_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%or_ln46_3 = or i1 %and_ln46_3, i1 %tmp_5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 64 'or' 'or_ln46_3' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node res_3_0)   --->   "%select_ln46_3 = select i1 %or_ln46_3, i15 %select_ln46_19, i15 %shl_ln46_3" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 65 'select' 'select_ln46_3' <Predicate = (icmp_ln45_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_3_0 = select i1 %icmp_ln45_3, i15 %select_ln46_3, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 66 'select' 'res_3_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.80ns)   --->   "%icmp_ln45_4 = icmp_sgt  i19 %data_4_val_read, i19 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 67 'icmp' 'icmp_ln45_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_4_val_read, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 68 'bitselect' 'tmp_7' <Predicate = (icmp_ln45_4)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%trunc_ln46_4 = trunc i19 %data_4_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 69 'trunc' 'trunc_ln46_4' <Predicate = (!or_ln46_4 & icmp_ln45_4)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%shl_ln46_4 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_4, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 70 'bitconcatenate' 'shl_ln46_4' <Predicate = (!or_ln46_4 & icmp_ln45_4)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_4_val_read, i32 8, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 71 'partselect' 'tmp_8' <Predicate = (icmp_ln45_4)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_4)   --->   "%xor_ln46_4 = xor i1 %tmp_7, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 72 'xor' 'xor_ln46_4' <Predicate = (icmp_ln45_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.73ns)   --->   "%icmp_ln46_4 = icmp_ne  i11 %tmp_8, i11 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 73 'icmp' 'icmp_ln46_4' <Predicate = (icmp_ln45_4)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_4 = and i1 %icmp_ln46_4, i1 %xor_ln46_4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 74 'and' 'and_ln46_4' <Predicate = (icmp_ln45_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%select_ln46_20 = select i1 %and_ln46_4, i15 32767, i15 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 75 'select' 'select_ln46_20' <Predicate = (or_ln46_4 & icmp_ln45_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%or_ln46_4 = or i1 %and_ln46_4, i1 %tmp_7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 76 'or' 'or_ln46_4' <Predicate = (icmp_ln45_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node res_4_0)   --->   "%select_ln46_4 = select i1 %or_ln46_4, i15 %select_ln46_20, i15 %shl_ln46_4" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 77 'select' 'select_ln46_4' <Predicate = (icmp_ln45_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_4_0 = select i1 %icmp_ln45_4, i15 %select_ln46_4, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 78 'select' 'res_4_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.80ns)   --->   "%icmp_ln45_5 = icmp_sgt  i19 %data_5_val_read, i19 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 79 'icmp' 'icmp_ln45_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_5_val_read, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 80 'bitselect' 'tmp_9' <Predicate = (icmp_ln45_5)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%trunc_ln46_5 = trunc i19 %data_5_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 81 'trunc' 'trunc_ln46_5' <Predicate = (!or_ln46_5 & icmp_ln45_5)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%shl_ln46_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_5, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 82 'bitconcatenate' 'shl_ln46_5' <Predicate = (!or_ln46_5 & icmp_ln45_5)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_5_val_read, i32 8, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 83 'partselect' 'tmp_10' <Predicate = (icmp_ln45_5)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_5)   --->   "%xor_ln46_5 = xor i1 %tmp_9, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 84 'xor' 'xor_ln46_5' <Predicate = (icmp_ln45_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.73ns)   --->   "%icmp_ln46_5 = icmp_ne  i11 %tmp_10, i11 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 85 'icmp' 'icmp_ln46_5' <Predicate = (icmp_ln45_5)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_5 = and i1 %icmp_ln46_5, i1 %xor_ln46_5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 86 'and' 'and_ln46_5' <Predicate = (icmp_ln45_5)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%select_ln46_21 = select i1 %and_ln46_5, i15 32767, i15 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 87 'select' 'select_ln46_21' <Predicate = (or_ln46_5 & icmp_ln45_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%or_ln46_5 = or i1 %and_ln46_5, i1 %tmp_9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 88 'or' 'or_ln46_5' <Predicate = (icmp_ln45_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node res_5_0)   --->   "%select_ln46_5 = select i1 %or_ln46_5, i15 %select_ln46_21, i15 %shl_ln46_5" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 89 'select' 'select_ln46_5' <Predicate = (icmp_ln45_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_5_0 = select i1 %icmp_ln45_5, i15 %select_ln46_5, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 90 'select' 'res_5_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.80ns)   --->   "%icmp_ln45_6 = icmp_sgt  i19 %data_6_val_read, i19 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 91 'icmp' 'icmp_ln45_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_6_val_read, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 92 'bitselect' 'tmp_11' <Predicate = (icmp_ln45_6)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%trunc_ln46_6 = trunc i19 %data_6_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 93 'trunc' 'trunc_ln46_6' <Predicate = (!or_ln46_6 & icmp_ln45_6)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%shl_ln46_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_6, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 94 'bitconcatenate' 'shl_ln46_6' <Predicate = (!or_ln46_6 & icmp_ln45_6)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_6_val_read, i32 8, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 95 'partselect' 'tmp_12' <Predicate = (icmp_ln45_6)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_6)   --->   "%xor_ln46_6 = xor i1 %tmp_11, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 96 'xor' 'xor_ln46_6' <Predicate = (icmp_ln45_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.73ns)   --->   "%icmp_ln46_6 = icmp_ne  i11 %tmp_12, i11 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 97 'icmp' 'icmp_ln46_6' <Predicate = (icmp_ln45_6)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_6 = and i1 %icmp_ln46_6, i1 %xor_ln46_6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 98 'and' 'and_ln46_6' <Predicate = (icmp_ln45_6)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%select_ln46_22 = select i1 %and_ln46_6, i15 32767, i15 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 99 'select' 'select_ln46_22' <Predicate = (or_ln46_6 & icmp_ln45_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%or_ln46_6 = or i1 %and_ln46_6, i1 %tmp_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 100 'or' 'or_ln46_6' <Predicate = (icmp_ln45_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node res_6_0)   --->   "%select_ln46_6 = select i1 %or_ln46_6, i15 %select_ln46_22, i15 %shl_ln46_6" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 101 'select' 'select_ln46_6' <Predicate = (icmp_ln45_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_6_0 = select i1 %icmp_ln45_6, i15 %select_ln46_6, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 102 'select' 'res_6_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.80ns)   --->   "%icmp_ln45_7 = icmp_sgt  i19 %data_7_val_read, i19 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 103 'icmp' 'icmp_ln45_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_7_val_read, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 104 'bitselect' 'tmp_13' <Predicate = (icmp_ln45_7)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%trunc_ln46_7 = trunc i19 %data_7_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 105 'trunc' 'trunc_ln46_7' <Predicate = (!or_ln46_7 & icmp_ln45_7)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%shl_ln46_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_7, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 106 'bitconcatenate' 'shl_ln46_7' <Predicate = (!or_ln46_7 & icmp_ln45_7)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_7_val_read, i32 8, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 107 'partselect' 'tmp_14' <Predicate = (icmp_ln45_7)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_7)   --->   "%xor_ln46_7 = xor i1 %tmp_13, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 108 'xor' 'xor_ln46_7' <Predicate = (icmp_ln45_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.73ns)   --->   "%icmp_ln46_7 = icmp_ne  i11 %tmp_14, i11 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 109 'icmp' 'icmp_ln46_7' <Predicate = (icmp_ln45_7)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_7 = and i1 %icmp_ln46_7, i1 %xor_ln46_7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 110 'and' 'and_ln46_7' <Predicate = (icmp_ln45_7)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%select_ln46_23 = select i1 %and_ln46_7, i15 32767, i15 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 111 'select' 'select_ln46_23' <Predicate = (or_ln46_7 & icmp_ln45_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%or_ln46_7 = or i1 %and_ln46_7, i1 %tmp_13" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 112 'or' 'or_ln46_7' <Predicate = (icmp_ln45_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node res_7_0)   --->   "%select_ln46_7 = select i1 %or_ln46_7, i15 %select_ln46_23, i15 %shl_ln46_7" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 113 'select' 'select_ln46_7' <Predicate = (icmp_ln45_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_7_0 = select i1 %icmp_ln45_7, i15 %select_ln46_7, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 114 'select' 'res_7_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.80ns)   --->   "%icmp_ln45_8 = icmp_sgt  i19 %data_8_val_read, i19 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 115 'icmp' 'icmp_ln45_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_8_val_read, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 116 'bitselect' 'tmp_15' <Predicate = (icmp_ln45_8)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node res_8_0)   --->   "%trunc_ln46_8 = trunc i19 %data_8_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 117 'trunc' 'trunc_ln46_8' <Predicate = (!or_ln46_8 & icmp_ln45_8)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node res_8_0)   --->   "%shl_ln46_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_8, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 118 'bitconcatenate' 'shl_ln46_8' <Predicate = (!or_ln46_8 & icmp_ln45_8)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_8_val_read, i32 8, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 119 'partselect' 'tmp_16' <Predicate = (icmp_ln45_8)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_8)   --->   "%xor_ln46_8 = xor i1 %tmp_15, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 120 'xor' 'xor_ln46_8' <Predicate = (icmp_ln45_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.73ns)   --->   "%icmp_ln46_8 = icmp_ne  i11 %tmp_16, i11 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 121 'icmp' 'icmp_ln46_8' <Predicate = (icmp_ln45_8)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_8 = and i1 %icmp_ln46_8, i1 %xor_ln46_8" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 122 'and' 'and_ln46_8' <Predicate = (icmp_ln45_8)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node res_8_0)   --->   "%select_ln46_24 = select i1 %and_ln46_8, i15 32767, i15 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 123 'select' 'select_ln46_24' <Predicate = (or_ln46_8 & icmp_ln45_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node res_8_0)   --->   "%or_ln46_8 = or i1 %and_ln46_8, i1 %tmp_15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 124 'or' 'or_ln46_8' <Predicate = (icmp_ln45_8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node res_8_0)   --->   "%select_ln46_8 = select i1 %or_ln46_8, i15 %select_ln46_24, i15 %shl_ln46_8" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 125 'select' 'select_ln46_8' <Predicate = (icmp_ln45_8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_8_0 = select i1 %icmp_ln45_8, i15 %select_ln46_8, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 126 'select' 'res_8_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.80ns)   --->   "%icmp_ln45_9 = icmp_sgt  i19 %data_9_val_read, i19 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 127 'icmp' 'icmp_ln45_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_9_val_read, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 128 'bitselect' 'tmp_17' <Predicate = (icmp_ln45_9)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node res_9_0)   --->   "%trunc_ln46_9 = trunc i19 %data_9_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 129 'trunc' 'trunc_ln46_9' <Predicate = (!or_ln46_9 & icmp_ln45_9)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node res_9_0)   --->   "%shl_ln46_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_9, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 130 'bitconcatenate' 'shl_ln46_9' <Predicate = (!or_ln46_9 & icmp_ln45_9)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_9_val_read, i32 8, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 131 'partselect' 'tmp_18' <Predicate = (icmp_ln45_9)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_9)   --->   "%xor_ln46_9 = xor i1 %tmp_17, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 132 'xor' 'xor_ln46_9' <Predicate = (icmp_ln45_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.73ns)   --->   "%icmp_ln46_9 = icmp_ne  i11 %tmp_18, i11 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 133 'icmp' 'icmp_ln46_9' <Predicate = (icmp_ln45_9)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_9 = and i1 %icmp_ln46_9, i1 %xor_ln46_9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 134 'and' 'and_ln46_9' <Predicate = (icmp_ln45_9)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node res_9_0)   --->   "%select_ln46_25 = select i1 %and_ln46_9, i15 32767, i15 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 135 'select' 'select_ln46_25' <Predicate = (or_ln46_9 & icmp_ln45_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node res_9_0)   --->   "%or_ln46_9 = or i1 %and_ln46_9, i1 %tmp_17" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 136 'or' 'or_ln46_9' <Predicate = (icmp_ln45_9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node res_9_0)   --->   "%select_ln46_9 = select i1 %or_ln46_9, i15 %select_ln46_25, i15 %shl_ln46_9" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 137 'select' 'select_ln46_9' <Predicate = (icmp_ln45_9)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_9_0 = select i1 %icmp_ln45_9, i15 %select_ln46_9, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 138 'select' 'res_9_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.80ns)   --->   "%icmp_ln45_10 = icmp_sgt  i19 %data_10_val_read, i19 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 139 'icmp' 'icmp_ln45_10' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_10_val_read, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 140 'bitselect' 'tmp_19' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node res_10_0)   --->   "%trunc_ln46_10 = trunc i19 %data_10_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 141 'trunc' 'trunc_ln46_10' <Predicate = (!or_ln46_10 & icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node res_10_0)   --->   "%shl_ln46_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_10, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 142 'bitconcatenate' 'shl_ln46_s' <Predicate = (!or_ln46_10 & icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_10_val_read, i32 8, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 143 'partselect' 'tmp_20' <Predicate = (icmp_ln45_10)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_10)   --->   "%xor_ln46_10 = xor i1 %tmp_19, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 144 'xor' 'xor_ln46_10' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.73ns)   --->   "%icmp_ln46_10 = icmp_ne  i11 %tmp_20, i11 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 145 'icmp' 'icmp_ln46_10' <Predicate = (icmp_ln45_10)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_10 = and i1 %icmp_ln46_10, i1 %xor_ln46_10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 146 'and' 'and_ln46_10' <Predicate = (icmp_ln45_10)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node res_10_0)   --->   "%select_ln46_26 = select i1 %and_ln46_10, i15 32767, i15 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 147 'select' 'select_ln46_26' <Predicate = (or_ln46_10 & icmp_ln45_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node res_10_0)   --->   "%or_ln46_10 = or i1 %and_ln46_10, i1 %tmp_19" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 148 'or' 'or_ln46_10' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node res_10_0)   --->   "%select_ln46_10 = select i1 %or_ln46_10, i15 %select_ln46_26, i15 %shl_ln46_s" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 149 'select' 'select_ln46_10' <Predicate = (icmp_ln45_10)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_10_0 = select i1 %icmp_ln45_10, i15 %select_ln46_10, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 150 'select' 'res_10_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.80ns)   --->   "%icmp_ln45_11 = icmp_sgt  i19 %data_11_val_read, i19 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 151 'icmp' 'icmp_ln45_11' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_11_val_read, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 152 'bitselect' 'tmp_21' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node res_11_0)   --->   "%trunc_ln46_11 = trunc i19 %data_11_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 153 'trunc' 'trunc_ln46_11' <Predicate = (!or_ln46_11 & icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node res_11_0)   --->   "%shl_ln46_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_11, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 154 'bitconcatenate' 'shl_ln46_10' <Predicate = (!or_ln46_11 & icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_11_val_read, i32 8, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 155 'partselect' 'tmp_22' <Predicate = (icmp_ln45_11)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_11)   --->   "%xor_ln46_11 = xor i1 %tmp_21, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 156 'xor' 'xor_ln46_11' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.73ns)   --->   "%icmp_ln46_11 = icmp_ne  i11 %tmp_22, i11 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 157 'icmp' 'icmp_ln46_11' <Predicate = (icmp_ln45_11)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_11 = and i1 %icmp_ln46_11, i1 %xor_ln46_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 158 'and' 'and_ln46_11' <Predicate = (icmp_ln45_11)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node res_11_0)   --->   "%select_ln46_27 = select i1 %and_ln46_11, i15 32767, i15 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 159 'select' 'select_ln46_27' <Predicate = (or_ln46_11 & icmp_ln45_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node res_11_0)   --->   "%or_ln46_11 = or i1 %and_ln46_11, i1 %tmp_21" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 160 'or' 'or_ln46_11' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node res_11_0)   --->   "%select_ln46_11 = select i1 %or_ln46_11, i15 %select_ln46_27, i15 %shl_ln46_10" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 161 'select' 'select_ln46_11' <Predicate = (icmp_ln45_11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_11_0 = select i1 %icmp_ln45_11, i15 %select_ln46_11, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 162 'select' 'res_11_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.80ns)   --->   "%icmp_ln45_12 = icmp_sgt  i19 %data_12_val_read, i19 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 163 'icmp' 'icmp_ln45_12' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_12_val_read, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 164 'bitselect' 'tmp_23' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node res_12_0)   --->   "%trunc_ln46_12 = trunc i19 %data_12_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 165 'trunc' 'trunc_ln46_12' <Predicate = (!or_ln46_12 & icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node res_12_0)   --->   "%shl_ln46_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_12, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 166 'bitconcatenate' 'shl_ln46_11' <Predicate = (!or_ln46_12 & icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_12_val_read, i32 8, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 167 'partselect' 'tmp_24' <Predicate = (icmp_ln45_12)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_12)   --->   "%xor_ln46_12 = xor i1 %tmp_23, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 168 'xor' 'xor_ln46_12' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.73ns)   --->   "%icmp_ln46_12 = icmp_ne  i11 %tmp_24, i11 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 169 'icmp' 'icmp_ln46_12' <Predicate = (icmp_ln45_12)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_12 = and i1 %icmp_ln46_12, i1 %xor_ln46_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 170 'and' 'and_ln46_12' <Predicate = (icmp_ln45_12)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node res_12_0)   --->   "%select_ln46_28 = select i1 %and_ln46_12, i15 32767, i15 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 171 'select' 'select_ln46_28' <Predicate = (or_ln46_12 & icmp_ln45_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node res_12_0)   --->   "%or_ln46_12 = or i1 %and_ln46_12, i1 %tmp_23" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 172 'or' 'or_ln46_12' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node res_12_0)   --->   "%select_ln46_12 = select i1 %or_ln46_12, i15 %select_ln46_28, i15 %shl_ln46_11" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 173 'select' 'select_ln46_12' <Predicate = (icmp_ln45_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_12_0 = select i1 %icmp_ln45_12, i15 %select_ln46_12, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 174 'select' 'res_12_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.80ns)   --->   "%icmp_ln45_13 = icmp_sgt  i19 %data_13_val_read, i19 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 175 'icmp' 'icmp_ln45_13' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_13_val_read, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 176 'bitselect' 'tmp_25' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node res_13_0)   --->   "%trunc_ln46_13 = trunc i19 %data_13_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 177 'trunc' 'trunc_ln46_13' <Predicate = (!or_ln46_13 & icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node res_13_0)   --->   "%shl_ln46_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_13, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 178 'bitconcatenate' 'shl_ln46_12' <Predicate = (!or_ln46_13 & icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_13_val_read, i32 8, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 179 'partselect' 'tmp_26' <Predicate = (icmp_ln45_13)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_13)   --->   "%xor_ln46_13 = xor i1 %tmp_25, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 180 'xor' 'xor_ln46_13' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.73ns)   --->   "%icmp_ln46_13 = icmp_ne  i11 %tmp_26, i11 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 181 'icmp' 'icmp_ln46_13' <Predicate = (icmp_ln45_13)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_13 = and i1 %icmp_ln46_13, i1 %xor_ln46_13" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 182 'and' 'and_ln46_13' <Predicate = (icmp_ln45_13)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node res_13_0)   --->   "%select_ln46_29 = select i1 %and_ln46_13, i15 32767, i15 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 183 'select' 'select_ln46_29' <Predicate = (or_ln46_13 & icmp_ln45_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node res_13_0)   --->   "%or_ln46_13 = or i1 %and_ln46_13, i1 %tmp_25" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 184 'or' 'or_ln46_13' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node res_13_0)   --->   "%select_ln46_13 = select i1 %or_ln46_13, i15 %select_ln46_29, i15 %shl_ln46_12" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 185 'select' 'select_ln46_13' <Predicate = (icmp_ln45_13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_13_0 = select i1 %icmp_ln45_13, i15 %select_ln46_13, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 186 'select' 'res_13_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.80ns)   --->   "%icmp_ln45_14 = icmp_sgt  i19 %data_14_val_read, i19 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 187 'icmp' 'icmp_ln45_14' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_14_val_read, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 188 'bitselect' 'tmp_27' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node res_1445_0)   --->   "%trunc_ln46_14 = trunc i19 %data_14_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 189 'trunc' 'trunc_ln46_14' <Predicate = (!or_ln46_14 & icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node res_1445_0)   --->   "%shl_ln46_13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_14, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 190 'bitconcatenate' 'shl_ln46_13' <Predicate = (!or_ln46_14 & icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_14_val_read, i32 8, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 191 'partselect' 'tmp_28' <Predicate = (icmp_ln45_14)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_14)   --->   "%xor_ln46_14 = xor i1 %tmp_27, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 192 'xor' 'xor_ln46_14' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.73ns)   --->   "%icmp_ln46_14 = icmp_ne  i11 %tmp_28, i11 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 193 'icmp' 'icmp_ln46_14' <Predicate = (icmp_ln45_14)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_14 = and i1 %icmp_ln46_14, i1 %xor_ln46_14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 194 'and' 'and_ln46_14' <Predicate = (icmp_ln45_14)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node res_1445_0)   --->   "%select_ln46_30 = select i1 %and_ln46_14, i15 32767, i15 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 195 'select' 'select_ln46_30' <Predicate = (or_ln46_14 & icmp_ln45_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node res_1445_0)   --->   "%or_ln46_14 = or i1 %and_ln46_14, i1 %tmp_27" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 196 'or' 'or_ln46_14' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node res_1445_0)   --->   "%select_ln46_14 = select i1 %or_ln46_14, i15 %select_ln46_30, i15 %shl_ln46_13" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 197 'select' 'select_ln46_14' <Predicate = (icmp_ln45_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_1445_0 = select i1 %icmp_ln45_14, i15 %select_ln46_14, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 198 'select' 'res_1445_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.80ns)   --->   "%icmp_ln45_15 = icmp_sgt  i19 %data_15_val_read, i19 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 199 'icmp' 'icmp_ln45_15' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %data_15_val_read, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 200 'bitselect' 'tmp_29' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node res_15_0)   --->   "%trunc_ln46_15 = trunc i19 %data_15_val_read" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 201 'trunc' 'trunc_ln46_15' <Predicate = (!or_ln46_15 & icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node res_15_0)   --->   "%shl_ln46_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln46_15, i7 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 202 'bitconcatenate' 'shl_ln46_14' <Predicate = (!or_ln46_15 & icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %data_15_val_read, i32 8, i32 18" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 203 'partselect' 'tmp_30' <Predicate = (icmp_ln45_15)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln46_15)   --->   "%xor_ln46_15 = xor i1 %tmp_29, i1 1" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 204 'xor' 'xor_ln46_15' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.73ns)   --->   "%icmp_ln46_15 = icmp_ne  i11 %tmp_30, i11 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 205 'icmp' 'icmp_ln46_15' <Predicate = (icmp_ln45_15)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln46_15 = and i1 %icmp_ln46_15, i1 %xor_ln46_15" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 206 'and' 'and_ln46_15' <Predicate = (icmp_ln45_15)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node res_15_0)   --->   "%select_ln46_31 = select i1 %and_ln46_15, i15 32767, i15 0" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 207 'select' 'select_ln46_31' <Predicate = (or_ln46_15 & icmp_ln45_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node res_15_0)   --->   "%or_ln46_15 = or i1 %and_ln46_15, i1 %tmp_29" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 208 'or' 'or_ln46_15' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node res_15_0)   --->   "%select_ln46_15 = select i1 %or_ln46_15, i15 %select_ln46_31, i15 %shl_ln46_14" [firmware/nnet_utils/nnet_activation.h:46]   --->   Operation 209 'select' 'select_ln46_15' <Predicate = (icmp_ln45_15)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.29ns) (out node of the LUT)   --->   "%res_15_0 = select i1 %icmp_ln45_15, i15 %select_ln46_15, i15 0" [firmware/nnet_utils/nnet_activation.h:45]   --->   Operation 210 'select' 'res_15_0' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%mrv = insertvalue i240 <undef>, i15 %res_0_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 211 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i240 %mrv, i15 %res_1_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 212 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i240 %mrv_1, i15 %res_2_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 213 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i240 %mrv_2, i15 %res_3_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 214 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i240 %mrv_3, i15 %res_4_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 215 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i240 %mrv_4, i15 %res_5_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 216 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i240 %mrv_5, i15 %res_6_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 217 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i240 %mrv_6, i15 %res_7_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 218 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i240 %mrv_7, i15 %res_8_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 219 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i240 %mrv_8, i15 %res_9_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 220 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i240 %mrv_9, i15 %res_10_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 221 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i240 %mrv_s, i15 %res_11_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 222 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i240 %mrv_10, i15 %res_12_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 223 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i240 %mrv_11, i15 %res_13_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 224 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i240 %mrv_12, i15 %res_1445_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 225 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i240 %mrv_13, i15 %res_15_0" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 226 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i240 %mrv_14" [firmware/nnet_utils/nnet_activation.h:50]   --->   Operation 227 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 25.000ns, clock uncertainty: 6.750ns.

 <State 1>: 1.149ns
The critical path consists of the following:
	wire read operation ('data_0_val_read', firmware/nnet_utils/nnet_activation.h:42) on port 'data_0_val' (firmware/nnet_utils/nnet_activation.h:42) [33]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln46', firmware/nnet_utils/nnet_activation.h:46) [40]  (0.735 ns)
	'and' operation 1 bit ('and_ln46', firmware/nnet_utils/nnet_activation.h:46) [41]  (0.122 ns)
	'select' operation 15 bit ('select_ln46_16', firmware/nnet_utils/nnet_activation.h:46) [42]  (0.000 ns)
	'select' operation 15 bit ('select_ln46', firmware/nnet_utils/nnet_activation.h:46) [44]  (0.000 ns)
	'select' operation 15 bit ('res_0_0', firmware/nnet_utils/nnet_activation.h:45) [45]  (0.292 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
