{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79995,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 5.03771e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000100125,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.2831e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000100125,
	"finish__design__instance__count__class:buffer": 3,
	"finish__design__instance__area__class:buffer": 26.2752,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 41.2896,
	"finish__design__instance__count__class:timing_repair_buffer": 21,
	"finish__design__instance__area__class:timing_repair_buffer": 87.584,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 200.192,
	"finish__design__instance__count__class:multi_input_combinational_cell": 24,
	"finish__design__instance__area__class:multi_input_combinational_cell": 150.144,
	"finish__design__instance__count": 59,
	"finish__design__instance__area": 505.485,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.03253,
	"finish__clock__skew__setup": 0.00123636,
	"finish__clock__skew__hold": 0.00123636,
	"finish__timing__drv__max_slew_limit": 0.89713,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.935672,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00013703,
	"finish__power__switching__total": 3.76291e-05,
	"finish__power__leakage__total": 2.40166e-10,
	"finish__power__total": 0.000174659,
	"finish__design__io": 22,
	"finish__design__die__area": 4054.51,
	"finish__design__core__area": 3661.01,
	"finish__design__instance__count": 107,
	"finish__design__instance__area": 565.542,
	"finish__design__instance__count__stdcell": 107,
	"finish__design__instance__area__stdcell": 565.542,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.154477,
	"finish__design__instance__utilization__stdcell": 0.154477,
	"finish__design__rows": 22,
	"finish__design__rows:unithd": 22,
	"finish__design__sites": 2926,
	"finish__design__sites:unithd": 2926,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}