# Reading C:/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {D:/3rd 1semseter/MIPS-Processor-Harvard-Architecture/processor.vhd}