module clock_div(clk_in,reset,clk_out);
	input clk_in,reset;
	output clk_out;
	
	always @(posedge clk_in) begin
		if(reset) begin
		
		end
		else begin
		
		end
	end
	
endmodule
