

================================================================
== Vitis HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config13_s'
================================================================
* Date:           Thu Jul  4 07:54:43 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.207 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 9 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 10 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 11 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 12 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read33 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 13 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%icmp_ln1651 = icmp_slt  i16 %p_read33, i16 %p_read_4"   --->   Operation 14 'icmp' 'icmp_ln1651' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln1651 = xor i1 %icmp_ln1651, i1 1"   --->   Operation 15 'xor' 'xor_ln1651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln1651, i16 %p_read33, i16 %p_read_4" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 16 'select' 'select_ln65' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.67ns)   --->   "%icmp_ln1651_1 = icmp_slt  i16 %p_read_3, i16 %p_read_2"   --->   Operation 17 'icmp' 'icmp_ln1651_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_1)   --->   "%xor_ln1651_1 = xor i1 %icmp_ln1651_1, i1 1"   --->   Operation 18 'xor' 'xor_ln1651_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65_1 = select i1 %xor_ln1651_1, i16 %p_read_3, i16 %p_read_2" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 19 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "%icmp_ln1651_2 = icmp_slt  i16 %select_ln65, i16 %select_ln65_1"   --->   Operation 20 'icmp' 'icmp_ln1651_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_2)   --->   "%xor_ln1651_2 = xor i1 %icmp_ln1651_2, i1 1"   --->   Operation 21 'xor' 'xor_ln1651_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln65_2 = select i1 %xor_ln1651_2, i16 %select_ln65, i16 %select_ln65_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 22 'select' 'select_ln65_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.20>
ST_2 : Operation 23 [1/1] (0.67ns)   --->   "%icmp_ln1651_3 = icmp_slt  i16 %select_ln65_2, i16 %p_read_1"   --->   Operation 23 'icmp' 'icmp_ln1651_3' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node x_max_V)   --->   "%xor_ln1651_3 = xor i1 %icmp_ln1651_3, i1 1"   --->   Operation 24 'xor' 'xor_ln1651_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.24ns) (out node of the LUT)   --->   "%x_max_V = select i1 %xor_ln1651_3, i16 %select_ln65_2, i16 %p_read_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65]   --->   Operation 25 'select' 'x_max_V' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1348 = sext i16 %p_read33"   --->   Operation 26 'sext' 'sext_ln1348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1348_1 = sext i16 %x_max_V"   --->   Operation 27 'sext' 'sext_ln1348_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%ret_V = sub i17 %sext_ln1348, i17 %sext_ln1348_1"   --->   Operation 28 'sub' 'ret_V' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 16"   --->   Operation 29 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V, i32 15"   --->   Operation 30 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln895 = xor i1 %p_Result_16, i1 1"   --->   Operation 31 'xor' 'xor_ln895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%overflow = and i1 %p_Result_17, i1 %xor_ln895"   --->   Operation 32 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln302 = xor i1 %p_Result_16, i1 %p_Result_17"   --->   Operation 33 'xor' 'xor_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1348_2 = sext i16 %p_read_4"   --->   Operation 34 'sext' 'sext_ln1348_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.78ns)   --->   "%ret_V_1 = sub i17 %sext_ln1348_2, i17 %sext_ln1348_1"   --->   Operation 35 'sub' 'ret_V_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 16"   --->   Operation 36 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_1, i32 15"   --->   Operation 37 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%xor_ln895_1 = xor i1 %p_Result_18, i1 1"   --->   Operation 38 'xor' 'xor_ln895_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%overflow_1 = and i1 %p_Result_19, i1 %xor_ln895_1"   --->   Operation 39 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%xor_ln302_1 = xor i1 %p_Result_18, i1 %p_Result_19"   --->   Operation 40 'xor' 'xor_ln302_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1348_3 = sext i16 %p_read_3"   --->   Operation 41 'sext' 'sext_ln1348_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.78ns)   --->   "%ret_V_2 = sub i17 %sext_ln1348_3, i17 %sext_ln1348_1"   --->   Operation 42 'sub' 'ret_V_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 16"   --->   Operation 43 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_2, i32 15"   --->   Operation 44 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%xor_ln895_2 = xor i1 %p_Result_20, i1 1"   --->   Operation 45 'xor' 'xor_ln895_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%overflow_2 = and i1 %p_Result_21, i1 %xor_ln895_2"   --->   Operation 46 'and' 'overflow_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%xor_ln302_2 = xor i1 %p_Result_20, i1 %p_Result_21"   --->   Operation 47 'xor' 'xor_ln302_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1348_4 = sext i16 %p_read_2"   --->   Operation 48 'sext' 'sext_ln1348_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.78ns)   --->   "%ret_V_3 = sub i17 %sext_ln1348_4, i17 %sext_ln1348_1"   --->   Operation 49 'sub' 'ret_V_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 16"   --->   Operation 50 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_3, i32 15"   --->   Operation 51 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%xor_ln895_3 = xor i1 %p_Result_22, i1 1"   --->   Operation 52 'xor' 'xor_ln895_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%overflow_3 = and i1 %p_Result_23, i1 %xor_ln895_3"   --->   Operation 53 'and' 'overflow_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%xor_ln302_3 = xor i1 %p_Result_22, i1 %p_Result_23"   --->   Operation 54 'xor' 'xor_ln302_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1348_5 = sext i16 %p_read_1"   --->   Operation 55 'sext' 'sext_ln1348_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.78ns)   --->   "%ret_V_4 = sub i17 %sext_ln1348_5, i17 %sext_ln1348_1"   --->   Operation 56 'sub' 'ret_V_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 16"   --->   Operation 57 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %ret_V_4, i32 15"   --->   Operation 58 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node p_Result_15)   --->   "%xor_ln895_4 = xor i1 %p_Result_24, i1 1"   --->   Operation 59 'xor' 'xor_ln895_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Result_15)   --->   "%overflow_4 = and i1 %p_Result_25, i1 %xor_ln895_4"   --->   Operation 60 'and' 'overflow_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Result_15)   --->   "%xor_ln302_4 = xor i1 %p_Result_24, i1 %p_Result_25"   --->   Operation 61 'xor' 'xor_ln302_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln346 = select i1 %overflow, i10 511, i10 512"   --->   Operation 62 'select' 'select_ln346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V, i32 6, i32 15"   --->   Operation 63 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_s = select i1 %xor_ln302, i10 %select_ln346, i10 %tmp"   --->   Operation 64 'select' 'p_Result_s' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%select_ln346_1 = select i1 %overflow_1, i10 511, i10 512"   --->   Operation 65 'select' 'select_ln346_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Result_12)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_1, i32 6, i32 15"   --->   Operation 66 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_12 = select i1 %xor_ln302_1, i10 %select_ln346_1, i10 %tmp_1"   --->   Operation 67 'select' 'p_Result_12' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%select_ln346_2 = select i1 %overflow_2, i10 511, i10 512"   --->   Operation 68 'select' 'select_ln346_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node p_Result_13)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_2, i32 6, i32 15"   --->   Operation 69 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_13 = select i1 %xor_ln302_2, i10 %select_ln346_2, i10 %tmp_2"   --->   Operation 70 'select' 'p_Result_13' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %p_Result_13" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 71 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%exp_table_addr_2 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_2" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 72 'getelementptr' 'exp_table_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (1.20ns)   --->   "%r_V_2 = load i10 %exp_table_addr_2" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 73 'load' 'r_V_2' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%select_ln346_3 = select i1 %overflow_3, i10 511, i10 512"   --->   Operation 74 'select' 'select_ln346_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node p_Result_14)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_3, i32 6, i32 15"   --->   Operation 75 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_14 = select i1 %xor_ln302_3, i10 %select_ln346_3, i10 %tmp_3"   --->   Operation 76 'select' 'p_Result_14' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln255_3 = zext i10 %p_Result_14" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 77 'zext' 'zext_ln255_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%exp_table_addr_3 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_3" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 78 'getelementptr' 'exp_table_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (1.20ns)   --->   "%r_V_3 = load i10 %exp_table_addr_3" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 79 'load' 'r_V_3' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node p_Result_15)   --->   "%select_ln346_4 = select i1 %overflow_4, i10 511, i10 512"   --->   Operation 80 'select' 'select_ln346_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_Result_15)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V_4, i32 6, i32 15"   --->   Operation 81 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_15 = select i1 %xor_ln302_4, i10 %select_ln346_4, i10 %tmp_4"   --->   Operation 82 'select' 'p_Result_15' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln255_4 = zext i10 %p_Result_15" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 83 'zext' 'zext_ln255_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%exp_table_addr_4 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_4" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 84 'getelementptr' 'exp_table_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (1.20ns)   --->   "%r_V_4 = load i10 %exp_table_addr_4" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 85 'load' 'r_V_4' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %p_Result_s" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 86 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%exp_table_addr = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 87 'getelementptr' 'exp_table_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (1.20ns)   --->   "%r_V = load i10 %exp_table_addr" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 88 'load' 'r_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %p_Result_12" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 89 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%exp_table_addr_1 = getelementptr i18 %exp_table, i64 0, i64 %zext_ln255_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 90 'getelementptr' 'exp_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [2/2] (1.20ns)   --->   "%r_V_1 = load i10 %exp_table_addr_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 91 'load' 'r_V_1' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 92 [1/2] (1.20ns)   --->   "%r_V_2 = load i10 %exp_table_addr_2" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 92 'load' 'r_V_2' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 93 [1/2] (1.20ns)   --->   "%r_V_3 = load i10 %exp_table_addr_3" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 93 'load' 'r_V_3' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 94 [1/2] (1.20ns)   --->   "%r_V_4 = load i10 %exp_table_addr_4" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 94 'load' 'r_V_4' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 4 <SV = 3> <Delay = 3.08>
ST_4 : Operation 95 [1/2] (1.20ns)   --->   "%r_V = load i10 %exp_table_addr" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 95 'load' 'r_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 96 [1/2] (1.20ns)   --->   "%r_V_1 = load i10 %exp_table_addr_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 96 'load' 'r_V_1' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i18 %r_V_1, i18 %r_V"   --->   Operation 97 'add' 'add_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1 = add i18 %r_V_3, i18 %r_V_4"   --->   Operation 98 'add' 'add_ln813_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln813_2 = add i18 %add_ln813_1, i18 %r_V_2"   --->   Operation 99 'add' 'add_ln813_2' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%exp_sum_V = add i18 %add_ln813_2, i18 %add_ln813"   --->   Operation 100 'add' 'exp_sum_V' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %exp_sum_V, i32 8, i32 17"   --->   Operation 101 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %p_Result_5" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 102 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln265" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 103 'getelementptr' 'invert_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (1.20ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 104 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 1.73>
ST_5 : Operation 105 [1/2] (1.20ns)   --->   "%inv_exp_sum_V = load i10 %invert_table_addr" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 105 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i18 %inv_exp_sum_V"   --->   Operation 106 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i18 %r_V"   --->   Operation 107 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i30 %sext_ln1273, i30 %sext_ln1273_1"   --->   Operation 108 'mul' 'mul_ln1270' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i18 %r_V_1"   --->   Operation 109 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i30 %sext_ln1273, i30 %sext_ln1273_2"   --->   Operation 110 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i18 %r_V_2"   --->   Operation 111 'sext' 'sext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i30 %sext_ln1273, i30 %sext_ln1273_3"   --->   Operation 112 'mul' 'mul_ln1270_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i18 %r_V_3"   --->   Operation 113 'sext' 'sext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i30 %sext_ln1273, i30 %sext_ln1273_4"   --->   Operation 114 'mul' 'mul_ln1270_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i18 %r_V_4"   --->   Operation 115 'sext' 'sext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_4 = mul i30 %sext_ln1273, i30 %sext_ln1273_5"   --->   Operation 116 'mul' 'mul_ln1270_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 117 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i30 %sext_ln1273, i30 %sext_ln1273_1"   --->   Operation 117 'mul' 'mul_ln1270' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 118 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i30 %sext_ln1273, i30 %sext_ln1273_2"   --->   Operation 118 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 119 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i30 %sext_ln1273, i30 %sext_ln1273_3"   --->   Operation 119 'mul' 'mul_ln1270_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 120 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i30 %sext_ln1273, i30 %sext_ln1273_4"   --->   Operation 120 'mul' 'mul_ln1270_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 121 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_4 = mul i30 %sext_ln1273, i30 %sext_ln1273_5"   --->   Operation 121 'mul' 'mul_ln1270_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.53>
ST_7 : Operation 122 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i30 %sext_ln1273, i30 %sext_ln1273_1"   --->   Operation 122 'mul' 'mul_ln1270' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 123 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i30 %sext_ln1273, i30 %sext_ln1273_2"   --->   Operation 123 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 124 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i30 %sext_ln1273, i30 %sext_ln1273_3"   --->   Operation 124 'mul' 'mul_ln1270_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 125 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i30 %sext_ln1273, i30 %sext_ln1273_4"   --->   Operation 125 'mul' 'mul_ln1270_3' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 126 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1270_4 = mul i30 %sext_ln1273, i30 %sext_ln1273_5"   --->   Operation 126 'mul' 'mul_ln1270_4' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln217 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:217]   --->   Operation 127 'specpipeline' 'specpipeline_ln217' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270 = mul i30 %sext_ln1273, i30 %sext_ln1273_1"   --->   Operation 128 'mul' 'mul_ln1270' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270, i32 14, i32 29"   --->   Operation 129 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_1 = mul i30 %sext_ln1273, i30 %sext_ln1273_2"   --->   Operation 130 'mul' 'mul_ln1270_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_1, i32 14, i32 29"   --->   Operation 131 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_2 = mul i30 %sext_ln1273, i30 %sext_ln1273_3"   --->   Operation 132 'mul' 'mul_ln1270_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_2, i32 14, i32 29"   --->   Operation 133 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_3 = mul i30 %sext_ln1273, i30 %sext_ln1273_4"   --->   Operation 134 'mul' 'mul_ln1270_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln818_3 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_3, i32 14, i32 29"   --->   Operation 135 'partselect' 'trunc_ln818_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1270_4 = mul i30 %sext_ln1273, i30 %sext_ln1273_5"   --->   Operation 136 'mul' 'mul_ln1270_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln818_4 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1270_4, i32 14, i32 29"   --->   Operation 137 'partselect' 'trunc_ln818_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %trunc_ln" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 138 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %trunc_ln818_1" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 139 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %trunc_ln818_2" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 140 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %trunc_ln818_3" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 141 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %trunc_ln818_4" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 142 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln270 = ret i80 %mrv_4" [/home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 143 'ret' 'ret_ln270' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	wire read operation ('p_read_2') on port 'p_read3' [10]  (0 ns)
	'icmp' operation ('icmp_ln1651_1') [17]  (0.676 ns)
	'xor' operation ('xor_ln1651_1') [18]  (0 ns)
	'select' operation ('select_ln65_1', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65) [19]  (0.243 ns)
	'icmp' operation ('icmp_ln1651_2') [20]  (0.676 ns)
	'xor' operation ('xor_ln1651_2') [21]  (0 ns)
	'select' operation ('select_ln65_2', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65) [22]  (0.243 ns)

 <State 2>: 3.21ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1651_3') [23]  (0.676 ns)
	'xor' operation ('xor_ln1651_3') [24]  (0 ns)
	'select' operation ('x_max.V', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_common.h:65) [25]  (0.243 ns)
	'sub' operation ('ret.V') [42]  (0.785 ns)
	'select' operation ('__Result__') [76]  (0.303 ns)
	'getelementptr' operation ('exp_table_addr_2', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255) [78]  (0 ns)
	'load' operation ('r.V', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table' [79]  (1.2 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('exp_table_addr', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255) [66]  (0 ns)
	'load' operation ('r.V', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table' [67]  (1.2 ns)

 <State 4>: 3.08ns
The critical path consists of the following:
	'load' operation ('r.V', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:255) on array 'exp_table' [67]  (1.2 ns)
	'add' operation ('add_ln813') [92]  (0 ns)
	'add' operation ('exp_sum.V') [95]  (0.682 ns)
	'getelementptr' operation ('invert_table_addr', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:265) [98]  (0 ns)
	'load' operation ('inv_exp_sum.V', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table' [99]  (1.2 ns)

 <State 5>: 1.73ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum.V', /home/ayvol/vitis-accel-DNN/vitis_accel_prj/firmware/nnet_utils/nnet_activation.h:265) on array 'invert_table' [99]  (1.2 ns)
	'mul' operation of DSP[102] ('mul_ln1270') [102]  (0.535 ns)

 <State 6>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[102] ('mul_ln1270') [102]  (0.535 ns)

 <State 7>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[102] ('mul_ln1270') [102]  (0.535 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
