{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1507076794956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507076794957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 20:26:34 2017 " "Processing started: Tue Oct 03 20:26:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507076794957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1507076794957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modulo13 -c modulo13 " "Command: quartus_map --read_settings_files=on --write_settings_files=off modulo13 -c modulo13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1507076794957 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1507076795288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g27_modulo_13.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g27_modulo_13.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g27_Modulo_13 " "Found entity 1: g27_Modulo_13" {  } { { "g27_Modulo_13.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/g27_Modulo_13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507076795343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507076795343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g27_lab1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g27_lab1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g27_lab1 " "Found entity 1: g27_lab1" {  } { { "g27_lab1.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/g27_lab1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507076795346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507076795346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g27_comp7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g27_comp7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g27_comp7 " "Found entity 1: g27_comp7" {  } { { "g27_comp7.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/g27_comp7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507076795349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507076795349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g27_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g27_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g27_adder " "Found entity 1: g27_adder" {  } { { "g27_adder.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/g27_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507076795352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507076795352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g27_8bit_to_4bit_converter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g27_8bit_to_4bit_converter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g27_8bit_to_4bit_converter " "Found entity 1: g27_8bit_to_4bit_converter" {  } { { "g27_8bit_to_4bit_converter.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/g27_8bit_to_4bit_converter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507076795355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507076795355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g27_8bit_shift_right.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g27_8bit_shift_right.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g27_8bit_shift_right " "Found entity 1: g27_8bit_shift_right" {  } { { "g27_8bit_shift_right.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/g27_8bit_shift_right.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507076795358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507076795358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g27_8bit_shift_left.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g27_8bit_shift_left.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g27_8bit_shift_left " "Found entity 1: g27_8bit_shift_left" {  } { { "g27_8bit_shift_left.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/g27_8bit_shift_left.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507076795362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507076795362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g27_8bit_shift_6right.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g27_8bit_shift_6right.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g27_8bit_shift_6right " "Found entity 1: g27_8bit_shift_6right" {  } { { "g27_8bit_shift_6right.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/g27_8bit_shift_6right.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507076795365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507076795365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g27_8bit_shift_3left.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g27_8bit_shift_3left.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g27_8bit_shift_3left " "Found entity 1: g27_8bit_shift_3left" {  } { { "g27_8bit_shift_3left.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/g27_8bit_shift_3left.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507076795368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507076795368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g27_8bit_shift_2left.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g27_8bit_shift_2left.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g27_8bit_shift_2left " "Found entity 1: g27_8bit_shift_2left" {  } { { "g27_8bit_shift_2left.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/g27_8bit_shift_2left.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507076795371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507076795371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g27_8bit_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g27_8bit_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g27_8bit_adder " "Found entity 1: g27_8bit_adder" {  } { { "g27_8bit_adder.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/g27_8bit_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507076795374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507076795374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g27_6bit_to_8bit_converter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g27_6bit_to_8bit_converter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g27_6bit_to_8bit_converter " "Found entity 1: g27_6bit_to_8bit_converter" {  } { { "g27_6bit_to_8bit_converter.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/g27_6bit_to_8bit_converter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507076795377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507076795377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g27_6bit_shift_right.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g27_6bit_shift_right.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g27_6bit_shift_right " "Found entity 1: g27_6bit_shift_right" {  } { { "g27_6bit_shift_right.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/g27_6bit_shift_right.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507076795381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507076795381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g27_6bit_shift_left.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g27_6bit_shift_left.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g27_6bit_shift_left " "Found entity 1: g27_6bit_shift_left" {  } { { "g27_6bit_shift_left.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/g27_6bit_shift_left.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507076795384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507076795384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g27_6bit_shift_2left.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g27_6bit_shift_2left.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g27_6bit_shift_2left " "Found entity 1: g27_6bit_shift_2left" {  } { { "g27_6bit_shift_2left.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/g27_6bit_shift_2left.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507076795388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507076795388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g27_6bit_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g27_6bit_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g27_6bit_adder " "Found entity 1: g27_6bit_adder" {  } { { "g27_6bit_adder.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/g27_6bit_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507076795392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507076795392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g27_modulo_13_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g27_modulo_13_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g27_Modulo_13_test " "Found entity 1: g27_Modulo_13_test" {  } { { "g27_Modulo_13_test.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/g27_Modulo_13_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507076795396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507076795396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testing " "Found entity 1: testing" {  } { { "testing.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/testing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507076795400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507076795400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testing " "Elaborating entity \"testing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1507076795435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g27_8bit_adder g27_8bit_adder:inst6 " "Elaborating entity \"g27_8bit_adder\" for hierarchy \"g27_8bit_adder:inst6\"" {  } { { "testing.bdf" "inst6" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/testing.bdf" { { 272 480 608 368 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507076795438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g27_adder g27_8bit_adder:inst6\|g27_adder:inst7 " "Elaborating entity \"g27_adder\" for hierarchy \"g27_8bit_adder:inst6\|g27_adder:inst7\"" {  } { { "g27_8bit_adder.bdf" "inst7" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/g27_8bit_adder.bdf" { { 115 1192 1288 211 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507076795443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g27_8bit_shift_3left g27_8bit_shift_3left:inst5 " "Elaborating entity \"g27_8bit_shift_3left\" for hierarchy \"g27_8bit_shift_3left:inst5\"" {  } { { "testing.bdf" "inst5" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/testing.bdf" { { 152 280 408 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507076795457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g27_8bit_shift_2left g27_8bit_shift_2left:inst4 " "Elaborating entity \"g27_8bit_shift_2left\" for hierarchy \"g27_8bit_shift_2left:inst4\"" {  } { { "testing.bdf" "inst4" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/testing.bdf" { { 288 280 408 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1507076795459 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S\[1\] GND " "Pin \"S\[1\]\" is stuck at GND" {  } { { "testing.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/testing.bdf" { { 296 712 888 312 "S\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507076795793 "|testing|S[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[0\] GND " "Pin \"S\[0\]\" is stuck at GND" {  } { { "testing.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/testing.bdf" { { 296 712 888 312 "S\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1507076795793 "|testing|S[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1507076795793 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1507076796022 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507076796022 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[7\] " "No output dependent on input pin \"A\[7\]\"" {  } { { "testing.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/testing.bdf" { { 176 0 168 192 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507076796106 "|testing|A[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[6\] " "No output dependent on input pin \"A\[6\]\"" {  } { { "testing.bdf" "" { Schematic "C:/Users/Matthew/Documents/GitHub/DSD-Labs-and-Project/Modulo 13/testing.bdf" { { 176 0 168 192 "A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1507076796106 "|testing|A[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1507076796106 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1507076796106 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1507076796106 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1507076796106 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1507076796106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "474 " "Peak virtual memory: 474 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507076796152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 03 20:26:36 2017 " "Processing ended: Tue Oct 03 20:26:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507076796152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507076796152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507076796152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507076796152 ""}
