# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:31:17 on Oct 14,2025
# vlog -reportprogress 300 tb_up_down.v 
# -- Compiling module d_ff
# -- Compiling module up_down
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:31:18 on Oct 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim top 
# Start time: 16:31:18 on Oct 14,2025
# Loading work.top
# Loading work.up_down
# Loading work.d_ff
# ** Note: $finish    : tb_up_down.v(33)
#    Time: 900 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at tb_up_down.v line 33
# End time: 16:33:50 on Oct 14,2025, Elapsed time: 0:02:32
# Errors: 0, Warnings: 0
