-- (c) Copyright 1995-2025 Xilinx, Inc. All rights reserved.
-- 
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
-- 
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
-- 
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
-- 
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
-- 
-- DO NOT MODIFY THIS FILE.

-- IP VLNV: xilinx.com:ip:system_ila:1.1
-- IP Revision: 13

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.numeric_std.ALL;

ENTITY design_1_system_ila_0_0 IS
  PORT (
    clk : IN STD_LOGIC;
    probe0 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe1 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe2 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe3 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe4 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe5 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe6 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
    probe7 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe8 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe9 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
    probe10 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe11 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe12 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
    probe13 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe14 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe15 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe16 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
    probe17 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe18 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe19 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
    probe20 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe21 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
    probe22 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe23 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe24 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
    probe25 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe26 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe27 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
    probe28 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe29 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe30 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
    probe31 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe32 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe33 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
    probe34 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe35 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe36 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
    probe37 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe38 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe39 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe40 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    probe41 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    SLOT_0_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_0_AXI_awlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    SLOT_0_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_0_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_0_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_0_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_0_AXI_awvalid : IN STD_LOGIC;
    SLOT_0_AXI_awready : IN STD_LOGIC;
    SLOT_0_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_0_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_0_AXI_wlast : IN STD_LOGIC;
    SLOT_0_AXI_wvalid : IN STD_LOGIC;
    SLOT_0_AXI_wready : IN STD_LOGIC;
    SLOT_0_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_0_AXI_bvalid : IN STD_LOGIC;
    SLOT_0_AXI_bready : IN STD_LOGIC;
    SLOT_0_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_0_AXI_arlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    SLOT_0_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_0_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_0_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_0_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_0_AXI_arvalid : IN STD_LOGIC;
    SLOT_0_AXI_arready : IN STD_LOGIC;
    SLOT_0_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_0_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_0_AXI_rlast : IN STD_LOGIC;
    SLOT_0_AXI_rvalid : IN STD_LOGIC;
    SLOT_0_AXI_rready : IN STD_LOGIC;
    SLOT_1_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_1_AXI_awlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    SLOT_1_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_1_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_1_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_1_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_1_AXI_awvalid : IN STD_LOGIC;
    SLOT_1_AXI_awready : IN STD_LOGIC;
    SLOT_1_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_1_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_1_AXI_wlast : IN STD_LOGIC;
    SLOT_1_AXI_wvalid : IN STD_LOGIC;
    SLOT_1_AXI_wready : IN STD_LOGIC;
    SLOT_1_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_1_AXI_bvalid : IN STD_LOGIC;
    SLOT_1_AXI_bready : IN STD_LOGIC;
    SLOT_1_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_1_AXI_arlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    SLOT_1_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_1_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_1_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_1_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_1_AXI_arvalid : IN STD_LOGIC;
    SLOT_1_AXI_arready : IN STD_LOGIC;
    SLOT_1_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_1_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_1_AXI_rlast : IN STD_LOGIC;
    SLOT_1_AXI_rvalid : IN STD_LOGIC;
    SLOT_1_AXI_rready : IN STD_LOGIC;
    SLOT_2_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_2_AXI_awlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    SLOT_2_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_2_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_2_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_2_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_2_AXI_awvalid : IN STD_LOGIC;
    SLOT_2_AXI_awready : IN STD_LOGIC;
    SLOT_2_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_2_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_2_AXI_wlast : IN STD_LOGIC;
    SLOT_2_AXI_wvalid : IN STD_LOGIC;
    SLOT_2_AXI_wready : IN STD_LOGIC;
    SLOT_2_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_2_AXI_bvalid : IN STD_LOGIC;
    SLOT_2_AXI_bready : IN STD_LOGIC;
    SLOT_2_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_2_AXI_arlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    SLOT_2_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_2_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_2_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_2_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_2_AXI_arvalid : IN STD_LOGIC;
    SLOT_2_AXI_arready : IN STD_LOGIC;
    SLOT_2_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_2_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_2_AXI_rlast : IN STD_LOGIC;
    SLOT_2_AXI_rvalid : IN STD_LOGIC;
    SLOT_2_AXI_rready : IN STD_LOGIC;
    SLOT_3_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_3_AXI_awlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    SLOT_3_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_3_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_3_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_3_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_3_AXI_awvalid : IN STD_LOGIC;
    SLOT_3_AXI_awready : IN STD_LOGIC;
    SLOT_3_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_3_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_3_AXI_wlast : IN STD_LOGIC;
    SLOT_3_AXI_wvalid : IN STD_LOGIC;
    SLOT_3_AXI_wready : IN STD_LOGIC;
    SLOT_3_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_3_AXI_bvalid : IN STD_LOGIC;
    SLOT_3_AXI_bready : IN STD_LOGIC;
    SLOT_3_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_3_AXI_arlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    SLOT_3_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_3_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_3_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_3_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_3_AXI_arvalid : IN STD_LOGIC;
    SLOT_3_AXI_arready : IN STD_LOGIC;
    SLOT_3_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_3_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_3_AXI_rlast : IN STD_LOGIC;
    SLOT_3_AXI_rvalid : IN STD_LOGIC;
    SLOT_3_AXI_rready : IN STD_LOGIC;
    SLOT_4_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_4_AXI_awlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    SLOT_4_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_4_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_4_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_4_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_4_AXI_awvalid : IN STD_LOGIC;
    SLOT_4_AXI_awready : IN STD_LOGIC;
    SLOT_4_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_4_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_4_AXI_wlast : IN STD_LOGIC;
    SLOT_4_AXI_wvalid : IN STD_LOGIC;
    SLOT_4_AXI_wready : IN STD_LOGIC;
    SLOT_4_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_4_AXI_bvalid : IN STD_LOGIC;
    SLOT_4_AXI_bready : IN STD_LOGIC;
    SLOT_4_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_4_AXI_arlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    SLOT_4_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_4_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_4_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_4_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_4_AXI_arvalid : IN STD_LOGIC;
    SLOT_4_AXI_arready : IN STD_LOGIC;
    SLOT_4_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_4_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_4_AXI_rlast : IN STD_LOGIC;
    SLOT_4_AXI_rvalid : IN STD_LOGIC;
    SLOT_4_AXI_rready : IN STD_LOGIC;
    SLOT_5_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_5_AXI_awlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    SLOT_5_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_5_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_5_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_5_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_5_AXI_awvalid : IN STD_LOGIC;
    SLOT_5_AXI_awready : IN STD_LOGIC;
    SLOT_5_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_5_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_5_AXI_wlast : IN STD_LOGIC;
    SLOT_5_AXI_wvalid : IN STD_LOGIC;
    SLOT_5_AXI_wready : IN STD_LOGIC;
    SLOT_5_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_5_AXI_bvalid : IN STD_LOGIC;
    SLOT_5_AXI_bready : IN STD_LOGIC;
    SLOT_5_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_5_AXI_arlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
    SLOT_5_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_5_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_5_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_5_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_5_AXI_arvalid : IN STD_LOGIC;
    SLOT_5_AXI_arready : IN STD_LOGIC;
    SLOT_5_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_5_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_5_AXI_rlast : IN STD_LOGIC;
    SLOT_5_AXI_rvalid : IN STD_LOGIC;
    SLOT_5_AXI_rready : IN STD_LOGIC;
    SLOT_6_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_6_AXI_awlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_6_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_6_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_6_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_6_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_6_AXI_awvalid : IN STD_LOGIC;
    SLOT_6_AXI_awready : IN STD_LOGIC;
    SLOT_6_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_6_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_6_AXI_wlast : IN STD_LOGIC;
    SLOT_6_AXI_wvalid : IN STD_LOGIC;
    SLOT_6_AXI_wready : IN STD_LOGIC;
    SLOT_6_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_6_AXI_bvalid : IN STD_LOGIC;
    SLOT_6_AXI_bready : IN STD_LOGIC;
    SLOT_6_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_6_AXI_arlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_6_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_6_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_6_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_6_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_6_AXI_arvalid : IN STD_LOGIC;
    SLOT_6_AXI_arready : IN STD_LOGIC;
    SLOT_6_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_6_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_6_AXI_rlast : IN STD_LOGIC;
    SLOT_6_AXI_rvalid : IN STD_LOGIC;
    SLOT_6_AXI_rready : IN STD_LOGIC;
    SLOT_7_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_7_AXI_awlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_7_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_7_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_7_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_7_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_7_AXI_awvalid : IN STD_LOGIC;
    SLOT_7_AXI_awready : IN STD_LOGIC;
    SLOT_7_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_7_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_7_AXI_wlast : IN STD_LOGIC;
    SLOT_7_AXI_wvalid : IN STD_LOGIC;
    SLOT_7_AXI_wready : IN STD_LOGIC;
    SLOT_7_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_7_AXI_bvalid : IN STD_LOGIC;
    SLOT_7_AXI_bready : IN STD_LOGIC;
    SLOT_7_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_7_AXI_arlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_7_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_7_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_7_AXI_arcache : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_7_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_7_AXI_arvalid : IN STD_LOGIC;
    SLOT_7_AXI_arready : IN STD_LOGIC;
    SLOT_7_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_7_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_7_AXI_rlast : IN STD_LOGIC;
    SLOT_7_AXI_rvalid : IN STD_LOGIC;
    SLOT_7_AXI_rready : IN STD_LOGIC;
    SLOT_8_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_8_AXI_awlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_8_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_8_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_8_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_8_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_8_AXI_awvalid : IN STD_LOGIC;
    SLOT_8_AXI_awready : IN STD_LOGIC;
    SLOT_8_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_8_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_8_AXI_wlast : IN STD_LOGIC;
    SLOT_8_AXI_wvalid : IN STD_LOGIC;
    SLOT_8_AXI_wready : IN STD_LOGIC;
    SLOT_8_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_8_AXI_bvalid : IN STD_LOGIC;
    SLOT_8_AXI_bready : IN STD_LOGIC;
    SLOT_8_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_8_AXI_arlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_8_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_8_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_8_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_8_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_8_AXI_arvalid : IN STD_LOGIC;
    SLOT_8_AXI_arready : IN STD_LOGIC;
    SLOT_8_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_8_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_8_AXI_rlast : IN STD_LOGIC;
    SLOT_8_AXI_rvalid : IN STD_LOGIC;
    SLOT_8_AXI_rready : IN STD_LOGIC;
    SLOT_9_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_9_AXI_awlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_9_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_9_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_9_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_9_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_9_AXI_awvalid : IN STD_LOGIC;
    SLOT_9_AXI_awready : IN STD_LOGIC;
    SLOT_9_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_9_AXI_wstrb : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_9_AXI_wlast : IN STD_LOGIC;
    SLOT_9_AXI_wvalid : IN STD_LOGIC;
    SLOT_9_AXI_wready : IN STD_LOGIC;
    SLOT_9_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_9_AXI_bvalid : IN STD_LOGIC;
    SLOT_9_AXI_bready : IN STD_LOGIC;
    SLOT_9_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_9_AXI_arlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_9_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_9_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_9_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_9_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_9_AXI_arvalid : IN STD_LOGIC;
    SLOT_9_AXI_arready : IN STD_LOGIC;
    SLOT_9_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_9_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_9_AXI_rlast : IN STD_LOGIC;
    SLOT_9_AXI_rvalid : IN STD_LOGIC;
    SLOT_9_AXI_rready : IN STD_LOGIC;
    SLOT_10_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_10_AXI_awlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_10_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_10_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_10_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_10_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_10_AXI_awvalid : IN STD_LOGIC;
    SLOT_10_AXI_awready : IN STD_LOGIC;
    SLOT_10_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_10_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_10_AXI_wlast : IN STD_LOGIC;
    SLOT_10_AXI_wvalid : IN STD_LOGIC;
    SLOT_10_AXI_wready : IN STD_LOGIC;
    SLOT_10_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_10_AXI_bvalid : IN STD_LOGIC;
    SLOT_10_AXI_bready : IN STD_LOGIC;
    SLOT_10_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_10_AXI_arlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_10_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_10_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_10_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_10_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_10_AXI_arvalid : IN STD_LOGIC;
    SLOT_10_AXI_arready : IN STD_LOGIC;
    SLOT_10_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_10_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_10_AXI_rlast : IN STD_LOGIC;
    SLOT_10_AXI_rvalid : IN STD_LOGIC;
    SLOT_10_AXI_rready : IN STD_LOGIC;
    SLOT_11_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_11_AXI_awlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_11_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_11_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_11_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_11_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_11_AXI_awvalid : IN STD_LOGIC;
    SLOT_11_AXI_awready : IN STD_LOGIC;
    SLOT_11_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_11_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_11_AXI_wlast : IN STD_LOGIC;
    SLOT_11_AXI_wvalid : IN STD_LOGIC;
    SLOT_11_AXI_wready : IN STD_LOGIC;
    SLOT_11_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_11_AXI_bvalid : IN STD_LOGIC;
    SLOT_11_AXI_bready : IN STD_LOGIC;
    SLOT_11_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_11_AXI_arlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_11_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_11_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_11_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
    SLOT_11_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    SLOT_11_AXI_arvalid : IN STD_LOGIC;
    SLOT_11_AXI_arready : IN STD_LOGIC;
    SLOT_11_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
    SLOT_11_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    SLOT_11_AXI_rlast : IN STD_LOGIC;
    SLOT_11_AXI_rvalid : IN STD_LOGIC;
    SLOT_11_AXI_rready : IN STD_LOGIC;
    resetn : IN STD_LOGIC
  );
END design_1_system_ila_0_0;

ARCHITECTURE design_1_system_ila_0_0_arch OF design_1_system_ila_0_0 IS
  ATTRIBUTE DowngradeIPIdentifiedWarnings : STRING;
  ATTRIBUTE DowngradeIPIdentifiedWarnings OF design_1_system_ila_0_0_arch: ARCHITECTURE IS "yes";
  COMPONENT bd_f60c IS
    PORT (
      clk : IN STD_LOGIC;
      probe0 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe1 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe2 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe3 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe4 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe5 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe6 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
      probe7 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe8 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe9 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
      probe10 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe11 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe12 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
      probe13 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe14 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe15 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe16 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
      probe17 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe18 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe19 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
      probe20 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe21 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
      probe22 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe23 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe24 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
      probe25 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe26 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe27 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
      probe28 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe29 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe30 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
      probe31 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe32 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe33 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
      probe34 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe35 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe36 : IN STD_LOGIC_VECTOR(33 DOWNTO 0);
      probe37 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe38 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe39 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe40 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      probe41 : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
      SLOT_0_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_0_AXI_awlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
      SLOT_0_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_0_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_0_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_0_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_0_AXI_awvalid : IN STD_LOGIC;
      SLOT_0_AXI_awready : IN STD_LOGIC;
      SLOT_0_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_0_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_0_AXI_wlast : IN STD_LOGIC;
      SLOT_0_AXI_wvalid : IN STD_LOGIC;
      SLOT_0_AXI_wready : IN STD_LOGIC;
      SLOT_0_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_0_AXI_bvalid : IN STD_LOGIC;
      SLOT_0_AXI_bready : IN STD_LOGIC;
      SLOT_0_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_0_AXI_arlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
      SLOT_0_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_0_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_0_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_0_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_0_AXI_arvalid : IN STD_LOGIC;
      SLOT_0_AXI_arready : IN STD_LOGIC;
      SLOT_0_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_0_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_0_AXI_rlast : IN STD_LOGIC;
      SLOT_0_AXI_rvalid : IN STD_LOGIC;
      SLOT_0_AXI_rready : IN STD_LOGIC;
      SLOT_1_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_1_AXI_awlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
      SLOT_1_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_1_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_1_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_1_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_1_AXI_awvalid : IN STD_LOGIC;
      SLOT_1_AXI_awready : IN STD_LOGIC;
      SLOT_1_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_1_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_1_AXI_wlast : IN STD_LOGIC;
      SLOT_1_AXI_wvalid : IN STD_LOGIC;
      SLOT_1_AXI_wready : IN STD_LOGIC;
      SLOT_1_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_1_AXI_bvalid : IN STD_LOGIC;
      SLOT_1_AXI_bready : IN STD_LOGIC;
      SLOT_1_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_1_AXI_arlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
      SLOT_1_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_1_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_1_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_1_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_1_AXI_arvalid : IN STD_LOGIC;
      SLOT_1_AXI_arready : IN STD_LOGIC;
      SLOT_1_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_1_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_1_AXI_rlast : IN STD_LOGIC;
      SLOT_1_AXI_rvalid : IN STD_LOGIC;
      SLOT_1_AXI_rready : IN STD_LOGIC;
      SLOT_2_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_2_AXI_awlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
      SLOT_2_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_2_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_2_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_2_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_2_AXI_awvalid : IN STD_LOGIC;
      SLOT_2_AXI_awready : IN STD_LOGIC;
      SLOT_2_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_2_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_2_AXI_wlast : IN STD_LOGIC;
      SLOT_2_AXI_wvalid : IN STD_LOGIC;
      SLOT_2_AXI_wready : IN STD_LOGIC;
      SLOT_2_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_2_AXI_bvalid : IN STD_LOGIC;
      SLOT_2_AXI_bready : IN STD_LOGIC;
      SLOT_2_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_2_AXI_arlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
      SLOT_2_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_2_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_2_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_2_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_2_AXI_arvalid : IN STD_LOGIC;
      SLOT_2_AXI_arready : IN STD_LOGIC;
      SLOT_2_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_2_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_2_AXI_rlast : IN STD_LOGIC;
      SLOT_2_AXI_rvalid : IN STD_LOGIC;
      SLOT_2_AXI_rready : IN STD_LOGIC;
      SLOT_3_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_3_AXI_awlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
      SLOT_3_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_3_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_3_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_3_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_3_AXI_awvalid : IN STD_LOGIC;
      SLOT_3_AXI_awready : IN STD_LOGIC;
      SLOT_3_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_3_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_3_AXI_wlast : IN STD_LOGIC;
      SLOT_3_AXI_wvalid : IN STD_LOGIC;
      SLOT_3_AXI_wready : IN STD_LOGIC;
      SLOT_3_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_3_AXI_bvalid : IN STD_LOGIC;
      SLOT_3_AXI_bready : IN STD_LOGIC;
      SLOT_3_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_3_AXI_arlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
      SLOT_3_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_3_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_3_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_3_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_3_AXI_arvalid : IN STD_LOGIC;
      SLOT_3_AXI_arready : IN STD_LOGIC;
      SLOT_3_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_3_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_3_AXI_rlast : IN STD_LOGIC;
      SLOT_3_AXI_rvalid : IN STD_LOGIC;
      SLOT_3_AXI_rready : IN STD_LOGIC;
      SLOT_4_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_4_AXI_awlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
      SLOT_4_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_4_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_4_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_4_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_4_AXI_awvalid : IN STD_LOGIC;
      SLOT_4_AXI_awready : IN STD_LOGIC;
      SLOT_4_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_4_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_4_AXI_wlast : IN STD_LOGIC;
      SLOT_4_AXI_wvalid : IN STD_LOGIC;
      SLOT_4_AXI_wready : IN STD_LOGIC;
      SLOT_4_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_4_AXI_bvalid : IN STD_LOGIC;
      SLOT_4_AXI_bready : IN STD_LOGIC;
      SLOT_4_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_4_AXI_arlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
      SLOT_4_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_4_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_4_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_4_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_4_AXI_arvalid : IN STD_LOGIC;
      SLOT_4_AXI_arready : IN STD_LOGIC;
      SLOT_4_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_4_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_4_AXI_rlast : IN STD_LOGIC;
      SLOT_4_AXI_rvalid : IN STD_LOGIC;
      SLOT_4_AXI_rready : IN STD_LOGIC;
      SLOT_5_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_5_AXI_awlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
      SLOT_5_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_5_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_5_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_5_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_5_AXI_awvalid : IN STD_LOGIC;
      SLOT_5_AXI_awready : IN STD_LOGIC;
      SLOT_5_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_5_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_5_AXI_wlast : IN STD_LOGIC;
      SLOT_5_AXI_wvalid : IN STD_LOGIC;
      SLOT_5_AXI_wready : IN STD_LOGIC;
      SLOT_5_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_5_AXI_bvalid : IN STD_LOGIC;
      SLOT_5_AXI_bready : IN STD_LOGIC;
      SLOT_5_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_5_AXI_arlen : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
      SLOT_5_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_5_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_5_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_5_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_5_AXI_arvalid : IN STD_LOGIC;
      SLOT_5_AXI_arready : IN STD_LOGIC;
      SLOT_5_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_5_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_5_AXI_rlast : IN STD_LOGIC;
      SLOT_5_AXI_rvalid : IN STD_LOGIC;
      SLOT_5_AXI_rready : IN STD_LOGIC;
      SLOT_6_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_6_AXI_awlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_6_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_6_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_6_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_6_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_6_AXI_awvalid : IN STD_LOGIC;
      SLOT_6_AXI_awready : IN STD_LOGIC;
      SLOT_6_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_6_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_6_AXI_wlast : IN STD_LOGIC;
      SLOT_6_AXI_wvalid : IN STD_LOGIC;
      SLOT_6_AXI_wready : IN STD_LOGIC;
      SLOT_6_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_6_AXI_bvalid : IN STD_LOGIC;
      SLOT_6_AXI_bready : IN STD_LOGIC;
      SLOT_6_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_6_AXI_arlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_6_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_6_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_6_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_6_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_6_AXI_arvalid : IN STD_LOGIC;
      SLOT_6_AXI_arready : IN STD_LOGIC;
      SLOT_6_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_6_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_6_AXI_rlast : IN STD_LOGIC;
      SLOT_6_AXI_rvalid : IN STD_LOGIC;
      SLOT_6_AXI_rready : IN STD_LOGIC;
      SLOT_7_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_7_AXI_awlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_7_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_7_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_7_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_7_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_7_AXI_awvalid : IN STD_LOGIC;
      SLOT_7_AXI_awready : IN STD_LOGIC;
      SLOT_7_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_7_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_7_AXI_wlast : IN STD_LOGIC;
      SLOT_7_AXI_wvalid : IN STD_LOGIC;
      SLOT_7_AXI_wready : IN STD_LOGIC;
      SLOT_7_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_7_AXI_bvalid : IN STD_LOGIC;
      SLOT_7_AXI_bready : IN STD_LOGIC;
      SLOT_7_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_7_AXI_arlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_7_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_7_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_7_AXI_arcache : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_7_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_7_AXI_arvalid : IN STD_LOGIC;
      SLOT_7_AXI_arready : IN STD_LOGIC;
      SLOT_7_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_7_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_7_AXI_rlast : IN STD_LOGIC;
      SLOT_7_AXI_rvalid : IN STD_LOGIC;
      SLOT_7_AXI_rready : IN STD_LOGIC;
      SLOT_8_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_8_AXI_awlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_8_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_8_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_8_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_8_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_8_AXI_awvalid : IN STD_LOGIC;
      SLOT_8_AXI_awready : IN STD_LOGIC;
      SLOT_8_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_8_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_8_AXI_wlast : IN STD_LOGIC;
      SLOT_8_AXI_wvalid : IN STD_LOGIC;
      SLOT_8_AXI_wready : IN STD_LOGIC;
      SLOT_8_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_8_AXI_bvalid : IN STD_LOGIC;
      SLOT_8_AXI_bready : IN STD_LOGIC;
      SLOT_8_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_8_AXI_arlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_8_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_8_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_8_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_8_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_8_AXI_arvalid : IN STD_LOGIC;
      SLOT_8_AXI_arready : IN STD_LOGIC;
      SLOT_8_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_8_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_8_AXI_rlast : IN STD_LOGIC;
      SLOT_8_AXI_rvalid : IN STD_LOGIC;
      SLOT_8_AXI_rready : IN STD_LOGIC;
      SLOT_9_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_9_AXI_awlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_9_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_9_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_9_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_9_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_9_AXI_awvalid : IN STD_LOGIC;
      SLOT_9_AXI_awready : IN STD_LOGIC;
      SLOT_9_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_9_AXI_wstrb : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_9_AXI_wlast : IN STD_LOGIC;
      SLOT_9_AXI_wvalid : IN STD_LOGIC;
      SLOT_9_AXI_wready : IN STD_LOGIC;
      SLOT_9_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_9_AXI_bvalid : IN STD_LOGIC;
      SLOT_9_AXI_bready : IN STD_LOGIC;
      SLOT_9_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_9_AXI_arlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_9_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_9_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_9_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_9_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_9_AXI_arvalid : IN STD_LOGIC;
      SLOT_9_AXI_arready : IN STD_LOGIC;
      SLOT_9_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_9_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_9_AXI_rlast : IN STD_LOGIC;
      SLOT_9_AXI_rvalid : IN STD_LOGIC;
      SLOT_9_AXI_rready : IN STD_LOGIC;
      SLOT_10_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_10_AXI_awlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_10_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_10_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_10_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_10_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_10_AXI_awvalid : IN STD_LOGIC;
      SLOT_10_AXI_awready : IN STD_LOGIC;
      SLOT_10_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_10_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_10_AXI_wlast : IN STD_LOGIC;
      SLOT_10_AXI_wvalid : IN STD_LOGIC;
      SLOT_10_AXI_wready : IN STD_LOGIC;
      SLOT_10_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_10_AXI_bvalid : IN STD_LOGIC;
      SLOT_10_AXI_bready : IN STD_LOGIC;
      SLOT_10_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_10_AXI_arlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_10_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_10_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_10_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_10_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_10_AXI_arvalid : IN STD_LOGIC;
      SLOT_10_AXI_arready : IN STD_LOGIC;
      SLOT_10_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_10_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_10_AXI_rlast : IN STD_LOGIC;
      SLOT_10_AXI_rvalid : IN STD_LOGIC;
      SLOT_10_AXI_rready : IN STD_LOGIC;
      SLOT_11_AXI_awaddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_11_AXI_awlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_11_AXI_awsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_11_AXI_awburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_11_AXI_awcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_11_AXI_awprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_11_AXI_awvalid : IN STD_LOGIC;
      SLOT_11_AXI_awready : IN STD_LOGIC;
      SLOT_11_AXI_wdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_11_AXI_wstrb : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_11_AXI_wlast : IN STD_LOGIC;
      SLOT_11_AXI_wvalid : IN STD_LOGIC;
      SLOT_11_AXI_wready : IN STD_LOGIC;
      SLOT_11_AXI_bresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_11_AXI_bvalid : IN STD_LOGIC;
      SLOT_11_AXI_bready : IN STD_LOGIC;
      SLOT_11_AXI_araddr : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_11_AXI_arlen : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_11_AXI_arsize : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_11_AXI_arburst : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_11_AXI_arcache : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
      SLOT_11_AXI_arprot : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
      SLOT_11_AXI_arvalid : IN STD_LOGIC;
      SLOT_11_AXI_arready : IN STD_LOGIC;
      SLOT_11_AXI_rdata : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
      SLOT_11_AXI_rresp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
      SLOT_11_AXI_rlast : IN STD_LOGIC;
      SLOT_11_AXI_rvalid : IN STD_LOGIC;
      SLOT_11_AXI_rready : IN STD_LOGIC;
      resetn : IN STD_LOGIC
    );
  END COMPONENT bd_f60c;
  ATTRIBUTE X_INTERFACE_INFO : STRING;
  ATTRIBUTE X_INTERFACE_PARAMETER : STRING;
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_araddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_arburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_arcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_arlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_arprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_arready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_arsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_arvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARVALID";
  ATTRIBUTE X_INTERFACE_PARAMETER OF SLOT_0_AXI_awaddr: SIGNAL IS "XIL_INTERFACENAME SLOT_0_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 250833333, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREAD" & 
"S 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_awaddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_awburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_awcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_awlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_awprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_awready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_awsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_awvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_bready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_bresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_bvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_rdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_rlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_rready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_rresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_rvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_wdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_wlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_wready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_wstrb: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WSTRB";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_0_AXI_wvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_araddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI ARADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_arburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI ARBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_arcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI ARCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_arlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI ARLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_arprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI ARPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_arready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI ARREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_arsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI ARSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_arvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI ARVALID";
  ATTRIBUTE X_INTERFACE_PARAMETER OF SLOT_10_AXI_awaddr: SIGNAL IS "XIL_INTERFACENAME SLOT_10_AXI, DATA_WIDTH 32, PROTOCOL AXI3, FREQ_HZ 250833333, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREAD" & 
"S 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_awaddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI AWADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_awburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI AWBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_awcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI AWCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_awlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI AWLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_awprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI AWPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_awready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI AWREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_awsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI AWSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_awvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI AWVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_bready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI BREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_bresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI BRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_bvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI BVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_rdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI RDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_rlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI RLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_rready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI RREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_rresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI RRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_rvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI RVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_wdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI WDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_wlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI WLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_wready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI WREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_wstrb: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI WSTRB";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_10_AXI_wvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_10_AXI WVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_araddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI ARADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_arburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI ARBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_arcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI ARCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_arlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI ARLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_arprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI ARPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_arready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI ARREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_arsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI ARSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_arvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI ARVALID";
  ATTRIBUTE X_INTERFACE_PARAMETER OF SLOT_11_AXI_awaddr: SIGNAL IS "XIL_INTERFACENAME SLOT_11_AXI, DATA_WIDTH 32, PROTOCOL AXI3, FREQ_HZ 250833333, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREAD" & 
"S 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_awaddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI AWADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_awburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI AWBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_awcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI AWCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_awlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI AWLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_awprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI AWPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_awready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI AWREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_awsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI AWSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_awvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI AWVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_bready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI BREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_bresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI BRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_bvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI BVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_rdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI RDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_rlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI RLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_rready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI RREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_rresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI RRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_rvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI RVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_wdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI WDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_wlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI WLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_wready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI WREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_wstrb: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI WSTRB";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_11_AXI_wvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_11_AXI WVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_araddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_arburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_arcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_arlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_arprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_arready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_arsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_arvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI ARVALID";
  ATTRIBUTE X_INTERFACE_PARAMETER OF SLOT_1_AXI_awaddr: SIGNAL IS "XIL_INTERFACENAME SLOT_1_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 250833333, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREAD" & 
"S 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_awaddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_awburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_awcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_awlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_awprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_awready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_awsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_awvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI AWVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_bready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI BREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_bresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI BRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_bvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI BVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_rdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_rlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_rready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_rresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_rvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI RVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_wdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_wlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_wready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_wstrb: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WSTRB";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_1_AXI_wvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_1_AXI WVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_araddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI ARADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_arburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI ARBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_arcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI ARCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_arlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI ARLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_arprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI ARPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_arready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI ARREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_arsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI ARSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_arvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI ARVALID";
  ATTRIBUTE X_INTERFACE_PARAMETER OF SLOT_2_AXI_awaddr: SIGNAL IS "XIL_INTERFACENAME SLOT_2_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 250833333, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREAD" & 
"S 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_awaddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI AWADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_awburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI AWBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_awcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI AWCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_awlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI AWLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_awprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI AWPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_awready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI AWREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_awsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI AWSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_awvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI AWVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_bready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI BREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_bresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI BRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_bvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI BVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_rdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI RDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_rlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI RLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_rready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI RREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_rresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI RRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_rvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI RVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_wdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI WDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_wlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI WLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_wready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI WREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_wstrb: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI WSTRB";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_2_AXI_wvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_2_AXI WVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_araddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI ARADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_arburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI ARBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_arcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI ARCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_arlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI ARLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_arprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI ARPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_arready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI ARREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_arsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI ARSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_arvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI ARVALID";
  ATTRIBUTE X_INTERFACE_PARAMETER OF SLOT_3_AXI_awaddr: SIGNAL IS "XIL_INTERFACENAME SLOT_3_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 250833333, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREAD" & 
"S 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_awaddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI AWADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_awburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI AWBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_awcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI AWCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_awlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI AWLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_awprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI AWPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_awready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI AWREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_awsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI AWSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_awvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI AWVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_bready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI BREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_bresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI BRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_bvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI BVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_rdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI RDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_rlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI RLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_rready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI RREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_rresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI RRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_rvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI RVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_wdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI WDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_wlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI WLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_wready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI WREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_wstrb: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI WSTRB";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_3_AXI_wvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_3_AXI WVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_araddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI ARADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_arburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI ARBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_arcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI ARCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_arlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI ARLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_arprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI ARPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_arready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI ARREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_arsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI ARSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_arvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI ARVALID";
  ATTRIBUTE X_INTERFACE_PARAMETER OF SLOT_4_AXI_awaddr: SIGNAL IS "XIL_INTERFACENAME SLOT_4_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 250833333, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREAD" & 
"S 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_awaddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI AWADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_awburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI AWBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_awcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI AWCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_awlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI AWLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_awprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI AWPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_awready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI AWREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_awsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI AWSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_awvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI AWVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_bready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI BREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_bresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI BRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_bvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI BVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_rdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI RDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_rlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI RLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_rready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI RREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_rresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI RRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_rvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI RVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_wdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI WDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_wlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI WLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_wready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI WREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_wstrb: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI WSTRB";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_4_AXI_wvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_4_AXI WVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_araddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI ARADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_arburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI ARBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_arcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI ARCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_arlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI ARLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_arprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI ARPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_arready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI ARREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_arsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI ARSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_arvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI ARVALID";
  ATTRIBUTE X_INTERFACE_PARAMETER OF SLOT_5_AXI_awaddr: SIGNAL IS "XIL_INTERFACENAME SLOT_5_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 250833333, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREAD" & 
"S 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_awaddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI AWADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_awburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI AWBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_awcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI AWCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_awlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI AWLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_awprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI AWPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_awready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI AWREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_awsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI AWSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_awvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI AWVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_bready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI BREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_bresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI BRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_bvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI BVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_rdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI RDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_rlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI RLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_rready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI RREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_rresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI RRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_rvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI RVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_wdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI WDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_wlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI WLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_wready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI WREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_wstrb: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI WSTRB";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_5_AXI_wvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_5_AXI WVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_araddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI ARADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_arburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI ARBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_arcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI ARCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_arlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI ARLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_arprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI ARPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_arready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI ARREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_arsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI ARSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_arvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI ARVALID";
  ATTRIBUTE X_INTERFACE_PARAMETER OF SLOT_6_AXI_awaddr: SIGNAL IS "XIL_INTERFACENAME SLOT_6_AXI, DATA_WIDTH 32, PROTOCOL AXI3, FREQ_HZ 250833333, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS" & 
" 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_awaddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI AWADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_awburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI AWBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_awcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI AWCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_awlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI AWLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_awprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI AWPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_awready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI AWREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_awsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI AWSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_awvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI AWVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_bready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI BREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_bresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI BRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_bvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI BVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_rdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI RDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_rlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI RLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_rready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI RREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_rresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI RRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_rvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI RVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_wdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI WDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_wlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI WLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_wready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI WREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_wstrb: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI WSTRB";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_6_AXI_wvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_6_AXI WVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_araddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI ARADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_arburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI ARBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_arcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI ARCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_arlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI ARLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_arprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI ARPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_arready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI ARREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_arsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI ARSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_arvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI ARVALID";
  ATTRIBUTE X_INTERFACE_PARAMETER OF SLOT_7_AXI_awaddr: SIGNAL IS "XIL_INTERFACENAME SLOT_7_AXI, DATA_WIDTH 32, PROTOCOL AXI3, FREQ_HZ 250833333, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS" & 
" 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_awaddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI AWADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_awburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI AWBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_awcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI AWCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_awlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI AWLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_awprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI AWPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_awready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI AWREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_awsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI AWSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_awvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI AWVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_bready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI BREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_bresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI BRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_bvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI BVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_rdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI RDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_rlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI RLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_rready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI RREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_rresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI RRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_rvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI RVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_wdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI WDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_wlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI WLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_wready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI WREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_wstrb: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI WSTRB";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_7_AXI_wvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_7_AXI WVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_araddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI ARADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_arburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI ARBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_arcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI ARCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_arlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI ARLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_arprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI ARPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_arready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI ARREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_arsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI ARSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_arvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI ARVALID";
  ATTRIBUTE X_INTERFACE_PARAMETER OF SLOT_8_AXI_awaddr: SIGNAL IS "XIL_INTERFACENAME SLOT_8_AXI, DATA_WIDTH 32, PROTOCOL AXI3, FREQ_HZ 250833333, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS" & 
" 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_awaddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI AWADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_awburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI AWBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_awcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI AWCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_awlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI AWLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_awprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI AWPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_awready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI AWREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_awsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI AWSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_awvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI AWVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_bready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI BREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_bresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI BRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_bvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI BVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_rdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI RDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_rlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI RLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_rready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI RREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_rresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI RRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_rvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI RVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_wdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI WDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_wlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI WLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_wready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI WREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_wstrb: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI WSTRB";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_8_AXI_wvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_8_AXI WVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_araddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI ARADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_arburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI ARBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_arcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI ARCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_arlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI ARLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_arprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI ARPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_arready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI ARREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_arsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI ARSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_arvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI ARVALID";
  ATTRIBUTE X_INTERFACE_PARAMETER OF SLOT_9_AXI_awaddr: SIGNAL IS "XIL_INTERFACENAME SLOT_9_AXI, DATA_WIDTH 32, PROTOCOL AXI3, FREQ_HZ 250833333, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS" & 
" 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_awaddr: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI AWADDR";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_awburst: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI AWBURST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_awcache: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI AWCACHE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_awlen: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI AWLEN";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_awprot: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI AWPROT";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_awready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI AWREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_awsize: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI AWSIZE";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_awvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI AWVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_bready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI BREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_bresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI BRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_bvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI BVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_rdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI RDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_rlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI RLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_rready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI RREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_rresp: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI RRESP";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_rvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI RVALID";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_wdata: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI WDATA";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_wlast: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI WLAST";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_wready: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI WREADY";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_wstrb: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI WSTRB";
  ATTRIBUTE X_INTERFACE_INFO OF SLOT_9_AXI_wvalid: SIGNAL IS "xilinx.com:interface:aximm:1.0 SLOT_9_AXI WVALID";
  ATTRIBUTE X_INTERFACE_PARAMETER OF clk: SIGNAL IS "XIL_INTERFACENAME CLK.clk, FREQ_HZ 250833333, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, ASSOCIATED_BUSIF SLOT_0_AXI:SLOT_10_AXI:SLOT_11_AXI:SLOT_1_AXI:SLOT_2_AXI:SLOT_3_AXI:SLOT_4_AXI:SLOT_5_AXI:SLOT_6_AXI:SLOT_7_AXI:SLOT_8_AXI:SLOT_9_AXI, ASSOCIATED_RESET resetn, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF clk: SIGNAL IS "xilinx.com:signal:clock:1.0 CLK.clk CLK";
  ATTRIBUTE X_INTERFACE_PARAMETER OF resetn: SIGNAL IS "XIL_INTERFACENAME RST.resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  ATTRIBUTE X_INTERFACE_INFO OF resetn: SIGNAL IS "xilinx.com:signal:reset:1.0 RST.resetn RST";
BEGIN
  U0 : bd_f60c
    PORT MAP (
      clk => clk,
      probe0 => probe0,
      probe1 => probe1,
      probe2 => probe2,
      probe3 => probe3,
      probe4 => probe4,
      probe5 => probe5,
      probe6 => probe6,
      probe7 => probe7,
      probe8 => probe8,
      probe9 => probe9,
      probe10 => probe10,
      probe11 => probe11,
      probe12 => probe12,
      probe13 => probe13,
      probe14 => probe14,
      probe15 => probe15,
      probe16 => probe16,
      probe17 => probe17,
      probe18 => probe18,
      probe19 => probe19,
      probe20 => probe20,
      probe21 => probe21,
      probe22 => probe22,
      probe23 => probe23,
      probe24 => probe24,
      probe25 => probe25,
      probe26 => probe26,
      probe27 => probe27,
      probe28 => probe28,
      probe29 => probe29,
      probe30 => probe30,
      probe31 => probe31,
      probe32 => probe32,
      probe33 => probe33,
      probe34 => probe34,
      probe35 => probe35,
      probe36 => probe36,
      probe37 => probe37,
      probe38 => probe38,
      probe39 => probe39,
      probe40 => probe40,
      probe41 => probe41,
      SLOT_0_AXI_awaddr => SLOT_0_AXI_awaddr,
      SLOT_0_AXI_awlen => SLOT_0_AXI_awlen,
      SLOT_0_AXI_awsize => SLOT_0_AXI_awsize,
      SLOT_0_AXI_awburst => SLOT_0_AXI_awburst,
      SLOT_0_AXI_awcache => SLOT_0_AXI_awcache,
      SLOT_0_AXI_awprot => SLOT_0_AXI_awprot,
      SLOT_0_AXI_awvalid => SLOT_0_AXI_awvalid,
      SLOT_0_AXI_awready => SLOT_0_AXI_awready,
      SLOT_0_AXI_wdata => SLOT_0_AXI_wdata,
      SLOT_0_AXI_wstrb => SLOT_0_AXI_wstrb,
      SLOT_0_AXI_wlast => SLOT_0_AXI_wlast,
      SLOT_0_AXI_wvalid => SLOT_0_AXI_wvalid,
      SLOT_0_AXI_wready => SLOT_0_AXI_wready,
      SLOT_0_AXI_bresp => SLOT_0_AXI_bresp,
      SLOT_0_AXI_bvalid => SLOT_0_AXI_bvalid,
      SLOT_0_AXI_bready => SLOT_0_AXI_bready,
      SLOT_0_AXI_araddr => SLOT_0_AXI_araddr,
      SLOT_0_AXI_arlen => SLOT_0_AXI_arlen,
      SLOT_0_AXI_arsize => SLOT_0_AXI_arsize,
      SLOT_0_AXI_arburst => SLOT_0_AXI_arburst,
      SLOT_0_AXI_arcache => SLOT_0_AXI_arcache,
      SLOT_0_AXI_arprot => SLOT_0_AXI_arprot,
      SLOT_0_AXI_arvalid => SLOT_0_AXI_arvalid,
      SLOT_0_AXI_arready => SLOT_0_AXI_arready,
      SLOT_0_AXI_rdata => SLOT_0_AXI_rdata,
      SLOT_0_AXI_rresp => SLOT_0_AXI_rresp,
      SLOT_0_AXI_rlast => SLOT_0_AXI_rlast,
      SLOT_0_AXI_rvalid => SLOT_0_AXI_rvalid,
      SLOT_0_AXI_rready => SLOT_0_AXI_rready,
      SLOT_1_AXI_awaddr => SLOT_1_AXI_awaddr,
      SLOT_1_AXI_awlen => SLOT_1_AXI_awlen,
      SLOT_1_AXI_awsize => SLOT_1_AXI_awsize,
      SLOT_1_AXI_awburst => SLOT_1_AXI_awburst,
      SLOT_1_AXI_awcache => SLOT_1_AXI_awcache,
      SLOT_1_AXI_awprot => SLOT_1_AXI_awprot,
      SLOT_1_AXI_awvalid => SLOT_1_AXI_awvalid,
      SLOT_1_AXI_awready => SLOT_1_AXI_awready,
      SLOT_1_AXI_wdata => SLOT_1_AXI_wdata,
      SLOT_1_AXI_wstrb => SLOT_1_AXI_wstrb,
      SLOT_1_AXI_wlast => SLOT_1_AXI_wlast,
      SLOT_1_AXI_wvalid => SLOT_1_AXI_wvalid,
      SLOT_1_AXI_wready => SLOT_1_AXI_wready,
      SLOT_1_AXI_bresp => SLOT_1_AXI_bresp,
      SLOT_1_AXI_bvalid => SLOT_1_AXI_bvalid,
      SLOT_1_AXI_bready => SLOT_1_AXI_bready,
      SLOT_1_AXI_araddr => SLOT_1_AXI_araddr,
      SLOT_1_AXI_arlen => SLOT_1_AXI_arlen,
      SLOT_1_AXI_arsize => SLOT_1_AXI_arsize,
      SLOT_1_AXI_arburst => SLOT_1_AXI_arburst,
      SLOT_1_AXI_arcache => SLOT_1_AXI_arcache,
      SLOT_1_AXI_arprot => SLOT_1_AXI_arprot,
      SLOT_1_AXI_arvalid => SLOT_1_AXI_arvalid,
      SLOT_1_AXI_arready => SLOT_1_AXI_arready,
      SLOT_1_AXI_rdata => SLOT_1_AXI_rdata,
      SLOT_1_AXI_rresp => SLOT_1_AXI_rresp,
      SLOT_1_AXI_rlast => SLOT_1_AXI_rlast,
      SLOT_1_AXI_rvalid => SLOT_1_AXI_rvalid,
      SLOT_1_AXI_rready => SLOT_1_AXI_rready,
      SLOT_2_AXI_awaddr => SLOT_2_AXI_awaddr,
      SLOT_2_AXI_awlen => SLOT_2_AXI_awlen,
      SLOT_2_AXI_awsize => SLOT_2_AXI_awsize,
      SLOT_2_AXI_awburst => SLOT_2_AXI_awburst,
      SLOT_2_AXI_awcache => SLOT_2_AXI_awcache,
      SLOT_2_AXI_awprot => SLOT_2_AXI_awprot,
      SLOT_2_AXI_awvalid => SLOT_2_AXI_awvalid,
      SLOT_2_AXI_awready => SLOT_2_AXI_awready,
      SLOT_2_AXI_wdata => SLOT_2_AXI_wdata,
      SLOT_2_AXI_wstrb => SLOT_2_AXI_wstrb,
      SLOT_2_AXI_wlast => SLOT_2_AXI_wlast,
      SLOT_2_AXI_wvalid => SLOT_2_AXI_wvalid,
      SLOT_2_AXI_wready => SLOT_2_AXI_wready,
      SLOT_2_AXI_bresp => SLOT_2_AXI_bresp,
      SLOT_2_AXI_bvalid => SLOT_2_AXI_bvalid,
      SLOT_2_AXI_bready => SLOT_2_AXI_bready,
      SLOT_2_AXI_araddr => SLOT_2_AXI_araddr,
      SLOT_2_AXI_arlen => SLOT_2_AXI_arlen,
      SLOT_2_AXI_arsize => SLOT_2_AXI_arsize,
      SLOT_2_AXI_arburst => SLOT_2_AXI_arburst,
      SLOT_2_AXI_arcache => SLOT_2_AXI_arcache,
      SLOT_2_AXI_arprot => SLOT_2_AXI_arprot,
      SLOT_2_AXI_arvalid => SLOT_2_AXI_arvalid,
      SLOT_2_AXI_arready => SLOT_2_AXI_arready,
      SLOT_2_AXI_rdata => SLOT_2_AXI_rdata,
      SLOT_2_AXI_rresp => SLOT_2_AXI_rresp,
      SLOT_2_AXI_rlast => SLOT_2_AXI_rlast,
      SLOT_2_AXI_rvalid => SLOT_2_AXI_rvalid,
      SLOT_2_AXI_rready => SLOT_2_AXI_rready,
      SLOT_3_AXI_awaddr => SLOT_3_AXI_awaddr,
      SLOT_3_AXI_awlen => SLOT_3_AXI_awlen,
      SLOT_3_AXI_awsize => SLOT_3_AXI_awsize,
      SLOT_3_AXI_awburst => SLOT_3_AXI_awburst,
      SLOT_3_AXI_awcache => SLOT_3_AXI_awcache,
      SLOT_3_AXI_awprot => SLOT_3_AXI_awprot,
      SLOT_3_AXI_awvalid => SLOT_3_AXI_awvalid,
      SLOT_3_AXI_awready => SLOT_3_AXI_awready,
      SLOT_3_AXI_wdata => SLOT_3_AXI_wdata,
      SLOT_3_AXI_wstrb => SLOT_3_AXI_wstrb,
      SLOT_3_AXI_wlast => SLOT_3_AXI_wlast,
      SLOT_3_AXI_wvalid => SLOT_3_AXI_wvalid,
      SLOT_3_AXI_wready => SLOT_3_AXI_wready,
      SLOT_3_AXI_bresp => SLOT_3_AXI_bresp,
      SLOT_3_AXI_bvalid => SLOT_3_AXI_bvalid,
      SLOT_3_AXI_bready => SLOT_3_AXI_bready,
      SLOT_3_AXI_araddr => SLOT_3_AXI_araddr,
      SLOT_3_AXI_arlen => SLOT_3_AXI_arlen,
      SLOT_3_AXI_arsize => SLOT_3_AXI_arsize,
      SLOT_3_AXI_arburst => SLOT_3_AXI_arburst,
      SLOT_3_AXI_arcache => SLOT_3_AXI_arcache,
      SLOT_3_AXI_arprot => SLOT_3_AXI_arprot,
      SLOT_3_AXI_arvalid => SLOT_3_AXI_arvalid,
      SLOT_3_AXI_arready => SLOT_3_AXI_arready,
      SLOT_3_AXI_rdata => SLOT_3_AXI_rdata,
      SLOT_3_AXI_rresp => SLOT_3_AXI_rresp,
      SLOT_3_AXI_rlast => SLOT_3_AXI_rlast,
      SLOT_3_AXI_rvalid => SLOT_3_AXI_rvalid,
      SLOT_3_AXI_rready => SLOT_3_AXI_rready,
      SLOT_4_AXI_awaddr => SLOT_4_AXI_awaddr,
      SLOT_4_AXI_awlen => SLOT_4_AXI_awlen,
      SLOT_4_AXI_awsize => SLOT_4_AXI_awsize,
      SLOT_4_AXI_awburst => SLOT_4_AXI_awburst,
      SLOT_4_AXI_awcache => SLOT_4_AXI_awcache,
      SLOT_4_AXI_awprot => SLOT_4_AXI_awprot,
      SLOT_4_AXI_awvalid => SLOT_4_AXI_awvalid,
      SLOT_4_AXI_awready => SLOT_4_AXI_awready,
      SLOT_4_AXI_wdata => SLOT_4_AXI_wdata,
      SLOT_4_AXI_wstrb => SLOT_4_AXI_wstrb,
      SLOT_4_AXI_wlast => SLOT_4_AXI_wlast,
      SLOT_4_AXI_wvalid => SLOT_4_AXI_wvalid,
      SLOT_4_AXI_wready => SLOT_4_AXI_wready,
      SLOT_4_AXI_bresp => SLOT_4_AXI_bresp,
      SLOT_4_AXI_bvalid => SLOT_4_AXI_bvalid,
      SLOT_4_AXI_bready => SLOT_4_AXI_bready,
      SLOT_4_AXI_araddr => SLOT_4_AXI_araddr,
      SLOT_4_AXI_arlen => SLOT_4_AXI_arlen,
      SLOT_4_AXI_arsize => SLOT_4_AXI_arsize,
      SLOT_4_AXI_arburst => SLOT_4_AXI_arburst,
      SLOT_4_AXI_arcache => SLOT_4_AXI_arcache,
      SLOT_4_AXI_arprot => SLOT_4_AXI_arprot,
      SLOT_4_AXI_arvalid => SLOT_4_AXI_arvalid,
      SLOT_4_AXI_arready => SLOT_4_AXI_arready,
      SLOT_4_AXI_rdata => SLOT_4_AXI_rdata,
      SLOT_4_AXI_rresp => SLOT_4_AXI_rresp,
      SLOT_4_AXI_rlast => SLOT_4_AXI_rlast,
      SLOT_4_AXI_rvalid => SLOT_4_AXI_rvalid,
      SLOT_4_AXI_rready => SLOT_4_AXI_rready,
      SLOT_5_AXI_awaddr => SLOT_5_AXI_awaddr,
      SLOT_5_AXI_awlen => SLOT_5_AXI_awlen,
      SLOT_5_AXI_awsize => SLOT_5_AXI_awsize,
      SLOT_5_AXI_awburst => SLOT_5_AXI_awburst,
      SLOT_5_AXI_awcache => SLOT_5_AXI_awcache,
      SLOT_5_AXI_awprot => SLOT_5_AXI_awprot,
      SLOT_5_AXI_awvalid => SLOT_5_AXI_awvalid,
      SLOT_5_AXI_awready => SLOT_5_AXI_awready,
      SLOT_5_AXI_wdata => SLOT_5_AXI_wdata,
      SLOT_5_AXI_wstrb => SLOT_5_AXI_wstrb,
      SLOT_5_AXI_wlast => SLOT_5_AXI_wlast,
      SLOT_5_AXI_wvalid => SLOT_5_AXI_wvalid,
      SLOT_5_AXI_wready => SLOT_5_AXI_wready,
      SLOT_5_AXI_bresp => SLOT_5_AXI_bresp,
      SLOT_5_AXI_bvalid => SLOT_5_AXI_bvalid,
      SLOT_5_AXI_bready => SLOT_5_AXI_bready,
      SLOT_5_AXI_araddr => SLOT_5_AXI_araddr,
      SLOT_5_AXI_arlen => SLOT_5_AXI_arlen,
      SLOT_5_AXI_arsize => SLOT_5_AXI_arsize,
      SLOT_5_AXI_arburst => SLOT_5_AXI_arburst,
      SLOT_5_AXI_arcache => SLOT_5_AXI_arcache,
      SLOT_5_AXI_arprot => SLOT_5_AXI_arprot,
      SLOT_5_AXI_arvalid => SLOT_5_AXI_arvalid,
      SLOT_5_AXI_arready => SLOT_5_AXI_arready,
      SLOT_5_AXI_rdata => SLOT_5_AXI_rdata,
      SLOT_5_AXI_rresp => SLOT_5_AXI_rresp,
      SLOT_5_AXI_rlast => SLOT_5_AXI_rlast,
      SLOT_5_AXI_rvalid => SLOT_5_AXI_rvalid,
      SLOT_5_AXI_rready => SLOT_5_AXI_rready,
      SLOT_6_AXI_awaddr => SLOT_6_AXI_awaddr,
      SLOT_6_AXI_awlen => SLOT_6_AXI_awlen,
      SLOT_6_AXI_awsize => SLOT_6_AXI_awsize,
      SLOT_6_AXI_awburst => SLOT_6_AXI_awburst,
      SLOT_6_AXI_awcache => SLOT_6_AXI_awcache,
      SLOT_6_AXI_awprot => SLOT_6_AXI_awprot,
      SLOT_6_AXI_awvalid => SLOT_6_AXI_awvalid,
      SLOT_6_AXI_awready => SLOT_6_AXI_awready,
      SLOT_6_AXI_wdata => SLOT_6_AXI_wdata,
      SLOT_6_AXI_wstrb => SLOT_6_AXI_wstrb,
      SLOT_6_AXI_wlast => SLOT_6_AXI_wlast,
      SLOT_6_AXI_wvalid => SLOT_6_AXI_wvalid,
      SLOT_6_AXI_wready => SLOT_6_AXI_wready,
      SLOT_6_AXI_bresp => SLOT_6_AXI_bresp,
      SLOT_6_AXI_bvalid => SLOT_6_AXI_bvalid,
      SLOT_6_AXI_bready => SLOT_6_AXI_bready,
      SLOT_6_AXI_araddr => SLOT_6_AXI_araddr,
      SLOT_6_AXI_arlen => SLOT_6_AXI_arlen,
      SLOT_6_AXI_arsize => SLOT_6_AXI_arsize,
      SLOT_6_AXI_arburst => SLOT_6_AXI_arburst,
      SLOT_6_AXI_arcache => SLOT_6_AXI_arcache,
      SLOT_6_AXI_arprot => SLOT_6_AXI_arprot,
      SLOT_6_AXI_arvalid => SLOT_6_AXI_arvalid,
      SLOT_6_AXI_arready => SLOT_6_AXI_arready,
      SLOT_6_AXI_rdata => SLOT_6_AXI_rdata,
      SLOT_6_AXI_rresp => SLOT_6_AXI_rresp,
      SLOT_6_AXI_rlast => SLOT_6_AXI_rlast,
      SLOT_6_AXI_rvalid => SLOT_6_AXI_rvalid,
      SLOT_6_AXI_rready => SLOT_6_AXI_rready,
      SLOT_7_AXI_awaddr => SLOT_7_AXI_awaddr,
      SLOT_7_AXI_awlen => SLOT_7_AXI_awlen,
      SLOT_7_AXI_awsize => SLOT_7_AXI_awsize,
      SLOT_7_AXI_awburst => SLOT_7_AXI_awburst,
      SLOT_7_AXI_awcache => SLOT_7_AXI_awcache,
      SLOT_7_AXI_awprot => SLOT_7_AXI_awprot,
      SLOT_7_AXI_awvalid => SLOT_7_AXI_awvalid,
      SLOT_7_AXI_awready => SLOT_7_AXI_awready,
      SLOT_7_AXI_wdata => SLOT_7_AXI_wdata,
      SLOT_7_AXI_wstrb => SLOT_7_AXI_wstrb,
      SLOT_7_AXI_wlast => SLOT_7_AXI_wlast,
      SLOT_7_AXI_wvalid => SLOT_7_AXI_wvalid,
      SLOT_7_AXI_wready => SLOT_7_AXI_wready,
      SLOT_7_AXI_bresp => SLOT_7_AXI_bresp,
      SLOT_7_AXI_bvalid => SLOT_7_AXI_bvalid,
      SLOT_7_AXI_bready => SLOT_7_AXI_bready,
      SLOT_7_AXI_araddr => SLOT_7_AXI_araddr,
      SLOT_7_AXI_arlen => SLOT_7_AXI_arlen,
      SLOT_7_AXI_arsize => SLOT_7_AXI_arsize,
      SLOT_7_AXI_arburst => SLOT_7_AXI_arburst,
      SLOT_7_AXI_arcache => SLOT_7_AXI_arcache,
      SLOT_7_AXI_arprot => SLOT_7_AXI_arprot,
      SLOT_7_AXI_arvalid => SLOT_7_AXI_arvalid,
      SLOT_7_AXI_arready => SLOT_7_AXI_arready,
      SLOT_7_AXI_rdata => SLOT_7_AXI_rdata,
      SLOT_7_AXI_rresp => SLOT_7_AXI_rresp,
      SLOT_7_AXI_rlast => SLOT_7_AXI_rlast,
      SLOT_7_AXI_rvalid => SLOT_7_AXI_rvalid,
      SLOT_7_AXI_rready => SLOT_7_AXI_rready,
      SLOT_8_AXI_awaddr => SLOT_8_AXI_awaddr,
      SLOT_8_AXI_awlen => SLOT_8_AXI_awlen,
      SLOT_8_AXI_awsize => SLOT_8_AXI_awsize,
      SLOT_8_AXI_awburst => SLOT_8_AXI_awburst,
      SLOT_8_AXI_awcache => SLOT_8_AXI_awcache,
      SLOT_8_AXI_awprot => SLOT_8_AXI_awprot,
      SLOT_8_AXI_awvalid => SLOT_8_AXI_awvalid,
      SLOT_8_AXI_awready => SLOT_8_AXI_awready,
      SLOT_8_AXI_wdata => SLOT_8_AXI_wdata,
      SLOT_8_AXI_wstrb => SLOT_8_AXI_wstrb,
      SLOT_8_AXI_wlast => SLOT_8_AXI_wlast,
      SLOT_8_AXI_wvalid => SLOT_8_AXI_wvalid,
      SLOT_8_AXI_wready => SLOT_8_AXI_wready,
      SLOT_8_AXI_bresp => SLOT_8_AXI_bresp,
      SLOT_8_AXI_bvalid => SLOT_8_AXI_bvalid,
      SLOT_8_AXI_bready => SLOT_8_AXI_bready,
      SLOT_8_AXI_araddr => SLOT_8_AXI_araddr,
      SLOT_8_AXI_arlen => SLOT_8_AXI_arlen,
      SLOT_8_AXI_arsize => SLOT_8_AXI_arsize,
      SLOT_8_AXI_arburst => SLOT_8_AXI_arburst,
      SLOT_8_AXI_arcache => SLOT_8_AXI_arcache,
      SLOT_8_AXI_arprot => SLOT_8_AXI_arprot,
      SLOT_8_AXI_arvalid => SLOT_8_AXI_arvalid,
      SLOT_8_AXI_arready => SLOT_8_AXI_arready,
      SLOT_8_AXI_rdata => SLOT_8_AXI_rdata,
      SLOT_8_AXI_rresp => SLOT_8_AXI_rresp,
      SLOT_8_AXI_rlast => SLOT_8_AXI_rlast,
      SLOT_8_AXI_rvalid => SLOT_8_AXI_rvalid,
      SLOT_8_AXI_rready => SLOT_8_AXI_rready,
      SLOT_9_AXI_awaddr => SLOT_9_AXI_awaddr,
      SLOT_9_AXI_awlen => SLOT_9_AXI_awlen,
      SLOT_9_AXI_awsize => SLOT_9_AXI_awsize,
      SLOT_9_AXI_awburst => SLOT_9_AXI_awburst,
      SLOT_9_AXI_awcache => SLOT_9_AXI_awcache,
      SLOT_9_AXI_awprot => SLOT_9_AXI_awprot,
      SLOT_9_AXI_awvalid => SLOT_9_AXI_awvalid,
      SLOT_9_AXI_awready => SLOT_9_AXI_awready,
      SLOT_9_AXI_wdata => SLOT_9_AXI_wdata,
      SLOT_9_AXI_wstrb => SLOT_9_AXI_wstrb,
      SLOT_9_AXI_wlast => SLOT_9_AXI_wlast,
      SLOT_9_AXI_wvalid => SLOT_9_AXI_wvalid,
      SLOT_9_AXI_wready => SLOT_9_AXI_wready,
      SLOT_9_AXI_bresp => SLOT_9_AXI_bresp,
      SLOT_9_AXI_bvalid => SLOT_9_AXI_bvalid,
      SLOT_9_AXI_bready => SLOT_9_AXI_bready,
      SLOT_9_AXI_araddr => SLOT_9_AXI_araddr,
      SLOT_9_AXI_arlen => SLOT_9_AXI_arlen,
      SLOT_9_AXI_arsize => SLOT_9_AXI_arsize,
      SLOT_9_AXI_arburst => SLOT_9_AXI_arburst,
      SLOT_9_AXI_arcache => SLOT_9_AXI_arcache,
      SLOT_9_AXI_arprot => SLOT_9_AXI_arprot,
      SLOT_9_AXI_arvalid => SLOT_9_AXI_arvalid,
      SLOT_9_AXI_arready => SLOT_9_AXI_arready,
      SLOT_9_AXI_rdata => SLOT_9_AXI_rdata,
      SLOT_9_AXI_rresp => SLOT_9_AXI_rresp,
      SLOT_9_AXI_rlast => SLOT_9_AXI_rlast,
      SLOT_9_AXI_rvalid => SLOT_9_AXI_rvalid,
      SLOT_9_AXI_rready => SLOT_9_AXI_rready,
      SLOT_10_AXI_awaddr => SLOT_10_AXI_awaddr,
      SLOT_10_AXI_awlen => SLOT_10_AXI_awlen,
      SLOT_10_AXI_awsize => SLOT_10_AXI_awsize,
      SLOT_10_AXI_awburst => SLOT_10_AXI_awburst,
      SLOT_10_AXI_awcache => SLOT_10_AXI_awcache,
      SLOT_10_AXI_awprot => SLOT_10_AXI_awprot,
      SLOT_10_AXI_awvalid => SLOT_10_AXI_awvalid,
      SLOT_10_AXI_awready => SLOT_10_AXI_awready,
      SLOT_10_AXI_wdata => SLOT_10_AXI_wdata,
      SLOT_10_AXI_wstrb => SLOT_10_AXI_wstrb,
      SLOT_10_AXI_wlast => SLOT_10_AXI_wlast,
      SLOT_10_AXI_wvalid => SLOT_10_AXI_wvalid,
      SLOT_10_AXI_wready => SLOT_10_AXI_wready,
      SLOT_10_AXI_bresp => SLOT_10_AXI_bresp,
      SLOT_10_AXI_bvalid => SLOT_10_AXI_bvalid,
      SLOT_10_AXI_bready => SLOT_10_AXI_bready,
      SLOT_10_AXI_araddr => SLOT_10_AXI_araddr,
      SLOT_10_AXI_arlen => SLOT_10_AXI_arlen,
      SLOT_10_AXI_arsize => SLOT_10_AXI_arsize,
      SLOT_10_AXI_arburst => SLOT_10_AXI_arburst,
      SLOT_10_AXI_arcache => SLOT_10_AXI_arcache,
      SLOT_10_AXI_arprot => SLOT_10_AXI_arprot,
      SLOT_10_AXI_arvalid => SLOT_10_AXI_arvalid,
      SLOT_10_AXI_arready => SLOT_10_AXI_arready,
      SLOT_10_AXI_rdata => SLOT_10_AXI_rdata,
      SLOT_10_AXI_rresp => SLOT_10_AXI_rresp,
      SLOT_10_AXI_rlast => SLOT_10_AXI_rlast,
      SLOT_10_AXI_rvalid => SLOT_10_AXI_rvalid,
      SLOT_10_AXI_rready => SLOT_10_AXI_rready,
      SLOT_11_AXI_awaddr => SLOT_11_AXI_awaddr,
      SLOT_11_AXI_awlen => SLOT_11_AXI_awlen,
      SLOT_11_AXI_awsize => SLOT_11_AXI_awsize,
      SLOT_11_AXI_awburst => SLOT_11_AXI_awburst,
      SLOT_11_AXI_awcache => SLOT_11_AXI_awcache,
      SLOT_11_AXI_awprot => SLOT_11_AXI_awprot,
      SLOT_11_AXI_awvalid => SLOT_11_AXI_awvalid,
      SLOT_11_AXI_awready => SLOT_11_AXI_awready,
      SLOT_11_AXI_wdata => SLOT_11_AXI_wdata,
      SLOT_11_AXI_wstrb => SLOT_11_AXI_wstrb,
      SLOT_11_AXI_wlast => SLOT_11_AXI_wlast,
      SLOT_11_AXI_wvalid => SLOT_11_AXI_wvalid,
      SLOT_11_AXI_wready => SLOT_11_AXI_wready,
      SLOT_11_AXI_bresp => SLOT_11_AXI_bresp,
      SLOT_11_AXI_bvalid => SLOT_11_AXI_bvalid,
      SLOT_11_AXI_bready => SLOT_11_AXI_bready,
      SLOT_11_AXI_araddr => SLOT_11_AXI_araddr,
      SLOT_11_AXI_arlen => SLOT_11_AXI_arlen,
      SLOT_11_AXI_arsize => SLOT_11_AXI_arsize,
      SLOT_11_AXI_arburst => SLOT_11_AXI_arburst,
      SLOT_11_AXI_arcache => SLOT_11_AXI_arcache,
      SLOT_11_AXI_arprot => SLOT_11_AXI_arprot,
      SLOT_11_AXI_arvalid => SLOT_11_AXI_arvalid,
      SLOT_11_AXI_arready => SLOT_11_AXI_arready,
      SLOT_11_AXI_rdata => SLOT_11_AXI_rdata,
      SLOT_11_AXI_rresp => SLOT_11_AXI_rresp,
      SLOT_11_AXI_rlast => SLOT_11_AXI_rlast,
      SLOT_11_AXI_rvalid => SLOT_11_AXI_rvalid,
      SLOT_11_AXI_rready => SLOT_11_AXI_rready,
      resetn => resetn
    );
END design_1_system_ila_0_0_arch;
