
f103-projet-crashtest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fb84  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d70  0800fc98  0800fc98  0001fc98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010a08  08010a08  00020a08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  08010a10  08010a10  00020a10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08010a18  08010a18  00020a18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000a0c  20000000  08010a1c  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000006e8  20000a0c  08011428  00030a0c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200010f4  08011428  000310f4  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00030a0c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001bc21  00000000  00000000  00030a35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004b04  00000000  00000000  0004c656  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000015b8  00000000  00000000  00051160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001420  00000000  00000000  00052718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001b123  00000000  00000000  00053b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000191d4  00000000  00000000  0006ec5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00083f10  00000000  00000000  00087e2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0010bd3f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007358  00000000  00000000  0010bd94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000a0c 	.word	0x20000a0c
 800012c:	00000000 	.word	0x00000000
 8000130:	0800fc7c 	.word	0x0800fc7c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000a10 	.word	0x20000a10
 800014c:	0800fc7c 	.word	0x0800fc7c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <__aeabi_ldivmod>:
 8001110:	b97b      	cbnz	r3, 8001132 <__aeabi_ldivmod+0x22>
 8001112:	b972      	cbnz	r2, 8001132 <__aeabi_ldivmod+0x22>
 8001114:	2900      	cmp	r1, #0
 8001116:	bfbe      	ittt	lt
 8001118:	2000      	movlt	r0, #0
 800111a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800111e:	e006      	blt.n	800112e <__aeabi_ldivmod+0x1e>
 8001120:	bf08      	it	eq
 8001122:	2800      	cmpeq	r0, #0
 8001124:	bf1c      	itt	ne
 8001126:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800112a:	f04f 30ff 	movne.w	r0, #4294967295
 800112e:	f000 b9b9 	b.w	80014a4 <__aeabi_idiv0>
 8001132:	f1ad 0c08 	sub.w	ip, sp, #8
 8001136:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800113a:	2900      	cmp	r1, #0
 800113c:	db09      	blt.n	8001152 <__aeabi_ldivmod+0x42>
 800113e:	2b00      	cmp	r3, #0
 8001140:	db1a      	blt.n	8001178 <__aeabi_ldivmod+0x68>
 8001142:	f000 f84d 	bl	80011e0 <__udivmoddi4>
 8001146:	f8dd e004 	ldr.w	lr, [sp, #4]
 800114a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800114e:	b004      	add	sp, #16
 8001150:	4770      	bx	lr
 8001152:	4240      	negs	r0, r0
 8001154:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001158:	2b00      	cmp	r3, #0
 800115a:	db1b      	blt.n	8001194 <__aeabi_ldivmod+0x84>
 800115c:	f000 f840 	bl	80011e0 <__udivmoddi4>
 8001160:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001164:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001168:	b004      	add	sp, #16
 800116a:	4240      	negs	r0, r0
 800116c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001170:	4252      	negs	r2, r2
 8001172:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001176:	4770      	bx	lr
 8001178:	4252      	negs	r2, r2
 800117a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800117e:	f000 f82f 	bl	80011e0 <__udivmoddi4>
 8001182:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001186:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800118a:	b004      	add	sp, #16
 800118c:	4240      	negs	r0, r0
 800118e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001192:	4770      	bx	lr
 8001194:	4252      	negs	r2, r2
 8001196:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800119a:	f000 f821 	bl	80011e0 <__udivmoddi4>
 800119e:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011a6:	b004      	add	sp, #16
 80011a8:	4252      	negs	r2, r2
 80011aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011ae:	4770      	bx	lr

080011b0 <__aeabi_uldivmod>:
 80011b0:	b953      	cbnz	r3, 80011c8 <__aeabi_uldivmod+0x18>
 80011b2:	b94a      	cbnz	r2, 80011c8 <__aeabi_uldivmod+0x18>
 80011b4:	2900      	cmp	r1, #0
 80011b6:	bf08      	it	eq
 80011b8:	2800      	cmpeq	r0, #0
 80011ba:	bf1c      	itt	ne
 80011bc:	f04f 31ff 	movne.w	r1, #4294967295
 80011c0:	f04f 30ff 	movne.w	r0, #4294967295
 80011c4:	f000 b96e 	b.w	80014a4 <__aeabi_idiv0>
 80011c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80011cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011d0:	f000 f806 	bl	80011e0 <__udivmoddi4>
 80011d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011dc:	b004      	add	sp, #16
 80011de:	4770      	bx	lr

080011e0 <__udivmoddi4>:
 80011e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011e4:	9e08      	ldr	r6, [sp, #32]
 80011e6:	460d      	mov	r5, r1
 80011e8:	4604      	mov	r4, r0
 80011ea:	468e      	mov	lr, r1
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	f040 8083 	bne.w	80012f8 <__udivmoddi4+0x118>
 80011f2:	428a      	cmp	r2, r1
 80011f4:	4617      	mov	r7, r2
 80011f6:	d947      	bls.n	8001288 <__udivmoddi4+0xa8>
 80011f8:	fab2 f382 	clz	r3, r2
 80011fc:	b14b      	cbz	r3, 8001212 <__udivmoddi4+0x32>
 80011fe:	f1c3 0120 	rsb	r1, r3, #32
 8001202:	fa05 fe03 	lsl.w	lr, r5, r3
 8001206:	fa20 f101 	lsr.w	r1, r0, r1
 800120a:	409f      	lsls	r7, r3
 800120c:	ea41 0e0e 	orr.w	lr, r1, lr
 8001210:	409c      	lsls	r4, r3
 8001212:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8001216:	fbbe fcf8 	udiv	ip, lr, r8
 800121a:	fa1f f987 	uxth.w	r9, r7
 800121e:	fb08 e21c 	mls	r2, r8, ip, lr
 8001222:	fb0c f009 	mul.w	r0, ip, r9
 8001226:	0c21      	lsrs	r1, r4, #16
 8001228:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 800122c:	4290      	cmp	r0, r2
 800122e:	d90a      	bls.n	8001246 <__udivmoddi4+0x66>
 8001230:	18ba      	adds	r2, r7, r2
 8001232:	f10c 31ff 	add.w	r1, ip, #4294967295
 8001236:	f080 8118 	bcs.w	800146a <__udivmoddi4+0x28a>
 800123a:	4290      	cmp	r0, r2
 800123c:	f240 8115 	bls.w	800146a <__udivmoddi4+0x28a>
 8001240:	f1ac 0c02 	sub.w	ip, ip, #2
 8001244:	443a      	add	r2, r7
 8001246:	1a12      	subs	r2, r2, r0
 8001248:	fbb2 f0f8 	udiv	r0, r2, r8
 800124c:	fb08 2210 	mls	r2, r8, r0, r2
 8001250:	fb00 f109 	mul.w	r1, r0, r9
 8001254:	b2a4      	uxth	r4, r4
 8001256:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800125a:	42a1      	cmp	r1, r4
 800125c:	d909      	bls.n	8001272 <__udivmoddi4+0x92>
 800125e:	193c      	adds	r4, r7, r4
 8001260:	f100 32ff 	add.w	r2, r0, #4294967295
 8001264:	f080 8103 	bcs.w	800146e <__udivmoddi4+0x28e>
 8001268:	42a1      	cmp	r1, r4
 800126a:	f240 8100 	bls.w	800146e <__udivmoddi4+0x28e>
 800126e:	3802      	subs	r0, #2
 8001270:	443c      	add	r4, r7
 8001272:	1a64      	subs	r4, r4, r1
 8001274:	2100      	movs	r1, #0
 8001276:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800127a:	b11e      	cbz	r6, 8001284 <__udivmoddi4+0xa4>
 800127c:	2200      	movs	r2, #0
 800127e:	40dc      	lsrs	r4, r3
 8001280:	e9c6 4200 	strd	r4, r2, [r6]
 8001284:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001288:	b902      	cbnz	r2, 800128c <__udivmoddi4+0xac>
 800128a:	deff      	udf	#255	; 0xff
 800128c:	fab2 f382 	clz	r3, r2
 8001290:	2b00      	cmp	r3, #0
 8001292:	d14f      	bne.n	8001334 <__udivmoddi4+0x154>
 8001294:	1a8d      	subs	r5, r1, r2
 8001296:	2101      	movs	r1, #1
 8001298:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800129c:	fa1f f882 	uxth.w	r8, r2
 80012a0:	fbb5 fcfe 	udiv	ip, r5, lr
 80012a4:	fb0e 551c 	mls	r5, lr, ip, r5
 80012a8:	fb08 f00c 	mul.w	r0, r8, ip
 80012ac:	0c22      	lsrs	r2, r4, #16
 80012ae:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 80012b2:	42a8      	cmp	r0, r5
 80012b4:	d907      	bls.n	80012c6 <__udivmoddi4+0xe6>
 80012b6:	197d      	adds	r5, r7, r5
 80012b8:	f10c 32ff 	add.w	r2, ip, #4294967295
 80012bc:	d202      	bcs.n	80012c4 <__udivmoddi4+0xe4>
 80012be:	42a8      	cmp	r0, r5
 80012c0:	f200 80e9 	bhi.w	8001496 <__udivmoddi4+0x2b6>
 80012c4:	4694      	mov	ip, r2
 80012c6:	1a2d      	subs	r5, r5, r0
 80012c8:	fbb5 f0fe 	udiv	r0, r5, lr
 80012cc:	fb0e 5510 	mls	r5, lr, r0, r5
 80012d0:	fb08 f800 	mul.w	r8, r8, r0
 80012d4:	b2a4      	uxth	r4, r4
 80012d6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80012da:	45a0      	cmp	r8, r4
 80012dc:	d907      	bls.n	80012ee <__udivmoddi4+0x10e>
 80012de:	193c      	adds	r4, r7, r4
 80012e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80012e4:	d202      	bcs.n	80012ec <__udivmoddi4+0x10c>
 80012e6:	45a0      	cmp	r8, r4
 80012e8:	f200 80d9 	bhi.w	800149e <__udivmoddi4+0x2be>
 80012ec:	4610      	mov	r0, r2
 80012ee:	eba4 0408 	sub.w	r4, r4, r8
 80012f2:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80012f6:	e7c0      	b.n	800127a <__udivmoddi4+0x9a>
 80012f8:	428b      	cmp	r3, r1
 80012fa:	d908      	bls.n	800130e <__udivmoddi4+0x12e>
 80012fc:	2e00      	cmp	r6, #0
 80012fe:	f000 80b1 	beq.w	8001464 <__udivmoddi4+0x284>
 8001302:	2100      	movs	r1, #0
 8001304:	e9c6 0500 	strd	r0, r5, [r6]
 8001308:	4608      	mov	r0, r1
 800130a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800130e:	fab3 f183 	clz	r1, r3
 8001312:	2900      	cmp	r1, #0
 8001314:	d14b      	bne.n	80013ae <__udivmoddi4+0x1ce>
 8001316:	42ab      	cmp	r3, r5
 8001318:	d302      	bcc.n	8001320 <__udivmoddi4+0x140>
 800131a:	4282      	cmp	r2, r0
 800131c:	f200 80b9 	bhi.w	8001492 <__udivmoddi4+0x2b2>
 8001320:	1a84      	subs	r4, r0, r2
 8001322:	eb65 0303 	sbc.w	r3, r5, r3
 8001326:	2001      	movs	r0, #1
 8001328:	469e      	mov	lr, r3
 800132a:	2e00      	cmp	r6, #0
 800132c:	d0aa      	beq.n	8001284 <__udivmoddi4+0xa4>
 800132e:	e9c6 4e00 	strd	r4, lr, [r6]
 8001332:	e7a7      	b.n	8001284 <__udivmoddi4+0xa4>
 8001334:	409f      	lsls	r7, r3
 8001336:	f1c3 0220 	rsb	r2, r3, #32
 800133a:	40d1      	lsrs	r1, r2
 800133c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001340:	fbb1 f0fe 	udiv	r0, r1, lr
 8001344:	fa1f f887 	uxth.w	r8, r7
 8001348:	fb0e 1110 	mls	r1, lr, r0, r1
 800134c:	fa24 f202 	lsr.w	r2, r4, r2
 8001350:	409d      	lsls	r5, r3
 8001352:	fb00 fc08 	mul.w	ip, r0, r8
 8001356:	432a      	orrs	r2, r5
 8001358:	0c15      	lsrs	r5, r2, #16
 800135a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800135e:	45ac      	cmp	ip, r5
 8001360:	fa04 f403 	lsl.w	r4, r4, r3
 8001364:	d909      	bls.n	800137a <__udivmoddi4+0x19a>
 8001366:	197d      	adds	r5, r7, r5
 8001368:	f100 31ff 	add.w	r1, r0, #4294967295
 800136c:	f080 808f 	bcs.w	800148e <__udivmoddi4+0x2ae>
 8001370:	45ac      	cmp	ip, r5
 8001372:	f240 808c 	bls.w	800148e <__udivmoddi4+0x2ae>
 8001376:	3802      	subs	r0, #2
 8001378:	443d      	add	r5, r7
 800137a:	eba5 050c 	sub.w	r5, r5, ip
 800137e:	fbb5 f1fe 	udiv	r1, r5, lr
 8001382:	fb0e 5c11 	mls	ip, lr, r1, r5
 8001386:	fb01 f908 	mul.w	r9, r1, r8
 800138a:	b295      	uxth	r5, r2
 800138c:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8001390:	45a9      	cmp	r9, r5
 8001392:	d907      	bls.n	80013a4 <__udivmoddi4+0x1c4>
 8001394:	197d      	adds	r5, r7, r5
 8001396:	f101 32ff 	add.w	r2, r1, #4294967295
 800139a:	d274      	bcs.n	8001486 <__udivmoddi4+0x2a6>
 800139c:	45a9      	cmp	r9, r5
 800139e:	d972      	bls.n	8001486 <__udivmoddi4+0x2a6>
 80013a0:	3902      	subs	r1, #2
 80013a2:	443d      	add	r5, r7
 80013a4:	eba5 0509 	sub.w	r5, r5, r9
 80013a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80013ac:	e778      	b.n	80012a0 <__udivmoddi4+0xc0>
 80013ae:	f1c1 0720 	rsb	r7, r1, #32
 80013b2:	408b      	lsls	r3, r1
 80013b4:	fa22 fc07 	lsr.w	ip, r2, r7
 80013b8:	ea4c 0c03 	orr.w	ip, ip, r3
 80013bc:	fa25 f407 	lsr.w	r4, r5, r7
 80013c0:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80013c4:	fbb4 f9fe 	udiv	r9, r4, lr
 80013c8:	fa1f f88c 	uxth.w	r8, ip
 80013cc:	fb0e 4419 	mls	r4, lr, r9, r4
 80013d0:	fa20 f307 	lsr.w	r3, r0, r7
 80013d4:	fb09 fa08 	mul.w	sl, r9, r8
 80013d8:	408d      	lsls	r5, r1
 80013da:	431d      	orrs	r5, r3
 80013dc:	0c2b      	lsrs	r3, r5, #16
 80013de:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80013e2:	45a2      	cmp	sl, r4
 80013e4:	fa02 f201 	lsl.w	r2, r2, r1
 80013e8:	fa00 f301 	lsl.w	r3, r0, r1
 80013ec:	d909      	bls.n	8001402 <__udivmoddi4+0x222>
 80013ee:	eb1c 0404 	adds.w	r4, ip, r4
 80013f2:	f109 30ff 	add.w	r0, r9, #4294967295
 80013f6:	d248      	bcs.n	800148a <__udivmoddi4+0x2aa>
 80013f8:	45a2      	cmp	sl, r4
 80013fa:	d946      	bls.n	800148a <__udivmoddi4+0x2aa>
 80013fc:	f1a9 0902 	sub.w	r9, r9, #2
 8001400:	4464      	add	r4, ip
 8001402:	eba4 040a 	sub.w	r4, r4, sl
 8001406:	fbb4 f0fe 	udiv	r0, r4, lr
 800140a:	fb0e 4410 	mls	r4, lr, r0, r4
 800140e:	fb00 fa08 	mul.w	sl, r0, r8
 8001412:	b2ad      	uxth	r5, r5
 8001414:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001418:	45a2      	cmp	sl, r4
 800141a:	d908      	bls.n	800142e <__udivmoddi4+0x24e>
 800141c:	eb1c 0404 	adds.w	r4, ip, r4
 8001420:	f100 35ff 	add.w	r5, r0, #4294967295
 8001424:	d22d      	bcs.n	8001482 <__udivmoddi4+0x2a2>
 8001426:	45a2      	cmp	sl, r4
 8001428:	d92b      	bls.n	8001482 <__udivmoddi4+0x2a2>
 800142a:	3802      	subs	r0, #2
 800142c:	4464      	add	r4, ip
 800142e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001432:	fba0 8902 	umull	r8, r9, r0, r2
 8001436:	eba4 040a 	sub.w	r4, r4, sl
 800143a:	454c      	cmp	r4, r9
 800143c:	46c6      	mov	lr, r8
 800143e:	464d      	mov	r5, r9
 8001440:	d319      	bcc.n	8001476 <__udivmoddi4+0x296>
 8001442:	d016      	beq.n	8001472 <__udivmoddi4+0x292>
 8001444:	b15e      	cbz	r6, 800145e <__udivmoddi4+0x27e>
 8001446:	ebb3 020e 	subs.w	r2, r3, lr
 800144a:	eb64 0405 	sbc.w	r4, r4, r5
 800144e:	fa04 f707 	lsl.w	r7, r4, r7
 8001452:	fa22 f301 	lsr.w	r3, r2, r1
 8001456:	431f      	orrs	r7, r3
 8001458:	40cc      	lsrs	r4, r1
 800145a:	e9c6 7400 	strd	r7, r4, [r6]
 800145e:	2100      	movs	r1, #0
 8001460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001464:	4631      	mov	r1, r6
 8001466:	4630      	mov	r0, r6
 8001468:	e70c      	b.n	8001284 <__udivmoddi4+0xa4>
 800146a:	468c      	mov	ip, r1
 800146c:	e6eb      	b.n	8001246 <__udivmoddi4+0x66>
 800146e:	4610      	mov	r0, r2
 8001470:	e6ff      	b.n	8001272 <__udivmoddi4+0x92>
 8001472:	4543      	cmp	r3, r8
 8001474:	d2e6      	bcs.n	8001444 <__udivmoddi4+0x264>
 8001476:	ebb8 0e02 	subs.w	lr, r8, r2
 800147a:	eb69 050c 	sbc.w	r5, r9, ip
 800147e:	3801      	subs	r0, #1
 8001480:	e7e0      	b.n	8001444 <__udivmoddi4+0x264>
 8001482:	4628      	mov	r0, r5
 8001484:	e7d3      	b.n	800142e <__udivmoddi4+0x24e>
 8001486:	4611      	mov	r1, r2
 8001488:	e78c      	b.n	80013a4 <__udivmoddi4+0x1c4>
 800148a:	4681      	mov	r9, r0
 800148c:	e7b9      	b.n	8001402 <__udivmoddi4+0x222>
 800148e:	4608      	mov	r0, r1
 8001490:	e773      	b.n	800137a <__udivmoddi4+0x19a>
 8001492:	4608      	mov	r0, r1
 8001494:	e749      	b.n	800132a <__udivmoddi4+0x14a>
 8001496:	f1ac 0c02 	sub.w	ip, ip, #2
 800149a:	443d      	add	r5, r7
 800149c:	e713      	b.n	80012c6 <__udivmoddi4+0xe6>
 800149e:	3802      	subs	r0, #2
 80014a0:	443c      	add	r4, r7
 80014a2:	e724      	b.n	80012ee <__udivmoddi4+0x10e>

080014a4 <__aeabi_idiv0>:
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop

080014a8 <BUTTON_init>:
bool_e readButton(void) {
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
}

void BUTTON_init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af02      	add	r7, sp, #8
	//Initialisation du port du bouton bleu en entre
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80014ae:	2303      	movs	r3, #3
 80014b0:	9300      	str	r3, [sp, #0]
 80014b2:	2301      	movs	r3, #1
 80014b4:	2200      	movs	r2, #0
 80014b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014ba:	4806      	ldr	r0, [pc, #24]	; (80014d4 <BUTTON_init+0x2c>)
 80014bc:	f001 fb6e 	bl	8002b9c <BSP_GPIO_PinCfg>

	Systick_add_callback_function(&process_ms);
 80014c0:	4805      	ldr	r0, [pc, #20]	; (80014d8 <BUTTON_init+0x30>)
 80014c2:	f003 fb17 	bl	8004af4 <Systick_add_callback_function>

	initialized = TRUE;
 80014c6:	4b05      	ldr	r3, [pc, #20]	; (80014dc <BUTTON_init+0x34>)
 80014c8:	2201      	movs	r2, #1
 80014ca:	601a      	str	r2, [r3, #0]
}
 80014cc:	bf00      	nop
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40011000 	.word	0x40011000
 80014d8:	080014e1 	.word	0x080014e1
 80014dc:	20000a30 	.word	0x20000a30

080014e0 <process_ms>:

static void process_ms(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
	static uint32_t t10ms = 0;
	t10ms = (t10ms + 1)%10;		//incrmentation de la variable t10ms (modulo 10 !)
 80014e4:	4b10      	ldr	r3, [pc, #64]	; (8001528 <process_ms+0x48>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	1c59      	adds	r1, r3, #1
 80014ea:	4b10      	ldr	r3, [pc, #64]	; (800152c <process_ms+0x4c>)
 80014ec:	fba3 2301 	umull	r2, r3, r3, r1
 80014f0:	08da      	lsrs	r2, r3, #3
 80014f2:	4613      	mov	r3, r2
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	4413      	add	r3, r2
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	1aca      	subs	r2, r1, r3
 80014fc:	4b0a      	ldr	r3, [pc, #40]	; (8001528 <process_ms+0x48>)
 80014fe:	601a      	str	r2, [r3, #0]
	if(!t10ms)
 8001500:	4b09      	ldr	r3, [pc, #36]	; (8001528 <process_ms+0x48>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d102      	bne.n	800150e <process_ms+0x2e>
		flag_10ms = TRUE; //toutes les 10ms, on lve ce flag.
 8001508:	4b09      	ldr	r3, [pc, #36]	; (8001530 <process_ms+0x50>)
 800150a:	2201      	movs	r2, #1
 800150c:	601a      	str	r2, [r3, #0]
	if(t)
 800150e:	4b09      	ldr	r3, [pc, #36]	; (8001534 <process_ms+0x54>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d004      	beq.n	8001520 <process_ms+0x40>
		t--;
 8001516:	4b07      	ldr	r3, [pc, #28]	; (8001534 <process_ms+0x54>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	3b01      	subs	r3, #1
 800151c:	4a05      	ldr	r2, [pc, #20]	; (8001534 <process_ms+0x54>)
 800151e:	6013      	str	r3, [r2, #0]
}
 8001520:	bf00      	nop
 8001522:	46bd      	mov	sp, r7
 8001524:	bc80      	pop	{r7}
 8001526:	4770      	bx	lr
 8001528:	20000a34 	.word	0x20000a34
 800152c:	cccccccd 	.word	0xcccccccd
 8001530:	20000a28 	.word	0x20000a28
 8001534:	20000a2c 	.word	0x20000a2c

08001538 <Screen_init>:

extern Quadrilateral static_quadrilateral;
extern Circle closeButton;


void Screen_init(void){
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
	ILI9341_Init();
 800153c:	f003 fb04 	bl	8004b48 <ILI9341_Init>
	XPT2046_init();
 8001540:	f004 f936 	bl	80057b0 <XPT2046_init>

	ILI9341_Fill(ILI9341_COLOR_WHITE);					 //Back Color
 8001544:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001548:	f003 fd2c 	bl	8004fa4 <ILI9341_Fill>
	ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	 //Screen Orientation LandScape
 800154c:	2002      	movs	r0, #2
 800154e:	f003 fd9f 	bl	8005090 <ILI9341_Rotate>

	drawCloseButton();
 8001552:	f000 f815 	bl	8001580 <drawCloseButton>

	DrawMenu();
 8001556:	f000 f8d7 	bl	8001708 <DrawMenu>

	print_screen_current_state_init(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10, closeButton.centerY);
 800155a:	4b08      	ldr	r3, [pc, #32]	; (800157c <Screen_init+0x44>)
 800155c:	881a      	ldrh	r2, [r3, #0]
 800155e:	4b07      	ldr	r3, [pc, #28]	; (800157c <Screen_init+0x44>)
 8001560:	889b      	ldrh	r3, [r3, #4]
 8001562:	4413      	add	r3, r2
 8001564:	b29b      	uxth	r3, r3
 8001566:	3307      	adds	r3, #7
 8001568:	b29b      	uxth	r3, r3
 800156a:	4a04      	ldr	r2, [pc, #16]	; (800157c <Screen_init+0x44>)
 800156c:	8852      	ldrh	r2, [r2, #2]
 800156e:	4611      	mov	r1, r2
 8001570:	4618      	mov	r0, r3
 8001572:	f000 f9f7 	bl	8001964 <print_screen_current_state_init>
}
 8001576:	bf00      	nop
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	20000000 	.word	0x20000000

08001580 <drawCloseButton>:


void drawCloseButton(void) {
 8001580:	b590      	push	{r4, r7, lr}
 8001582:	b085      	sub	sp, #20
 8001584:	af02      	add	r7, sp, #8
    ILI9341_DrawFilledCircle(closeButton.centerX, closeButton.centerY, closeButton.radius, ILI9341_COLOR_RED);
 8001586:	4b23      	ldr	r3, [pc, #140]	; (8001614 <drawCloseButton+0x94>)
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	b218      	sxth	r0, r3
 800158c:	4b21      	ldr	r3, [pc, #132]	; (8001614 <drawCloseButton+0x94>)
 800158e:	885b      	ldrh	r3, [r3, #2]
 8001590:	b219      	sxth	r1, r3
 8001592:	4b20      	ldr	r3, [pc, #128]	; (8001614 <drawCloseButton+0x94>)
 8001594:	889b      	ldrh	r3, [r3, #4]
 8001596:	b21a      	sxth	r2, r3
 8001598:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800159c:	f004 f81a 	bl	80055d4 <ILI9341_DrawFilledCircle>

    // Dessiner une croix blanche pour indiquer la fermeture
    // Calculer les coordonnes pour centrer les lignes sur le centre du cercle
    int16_t line_length = 10; // Longueur de chaque ligne
 80015a0:	230a      	movs	r3, #10
 80015a2:	80fb      	strh	r3, [r7, #6]
    ILI9341_DrawLine(closeButton.centerX - line_length, closeButton.centerY - line_length, closeButton.centerX + line_length, closeButton.centerY + line_length, ILI9341_COLOR_WHITE);
 80015a4:	4b1b      	ldr	r3, [pc, #108]	; (8001614 <drawCloseButton+0x94>)
 80015a6:	881a      	ldrh	r2, [r3, #0]
 80015a8:	88fb      	ldrh	r3, [r7, #6]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	b298      	uxth	r0, r3
 80015ae:	4b19      	ldr	r3, [pc, #100]	; (8001614 <drawCloseButton+0x94>)
 80015b0:	885a      	ldrh	r2, [r3, #2]
 80015b2:	88fb      	ldrh	r3, [r7, #6]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	b299      	uxth	r1, r3
 80015b8:	4b16      	ldr	r3, [pc, #88]	; (8001614 <drawCloseButton+0x94>)
 80015ba:	881a      	ldrh	r2, [r3, #0]
 80015bc:	88fb      	ldrh	r3, [r7, #6]
 80015be:	4413      	add	r3, r2
 80015c0:	b29c      	uxth	r4, r3
 80015c2:	4b14      	ldr	r3, [pc, #80]	; (8001614 <drawCloseButton+0x94>)
 80015c4:	885a      	ldrh	r2, [r3, #2]
 80015c6:	88fb      	ldrh	r3, [r7, #6]
 80015c8:	4413      	add	r3, r2
 80015ca:	b29b      	uxth	r3, r3
 80015cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015d0:	9200      	str	r2, [sp, #0]
 80015d2:	4622      	mov	r2, r4
 80015d4:	f003 fee6 	bl	80053a4 <ILI9341_DrawLine>
    ILI9341_DrawLine(closeButton.centerX - line_length, closeButton.centerY + line_length, closeButton.centerX + line_length, closeButton.centerY - line_length, ILI9341_COLOR_WHITE);
 80015d8:	4b0e      	ldr	r3, [pc, #56]	; (8001614 <drawCloseButton+0x94>)
 80015da:	881a      	ldrh	r2, [r3, #0]
 80015dc:	88fb      	ldrh	r3, [r7, #6]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	b298      	uxth	r0, r3
 80015e2:	4b0c      	ldr	r3, [pc, #48]	; (8001614 <drawCloseButton+0x94>)
 80015e4:	885a      	ldrh	r2, [r3, #2]
 80015e6:	88fb      	ldrh	r3, [r7, #6]
 80015e8:	4413      	add	r3, r2
 80015ea:	b299      	uxth	r1, r3
 80015ec:	4b09      	ldr	r3, [pc, #36]	; (8001614 <drawCloseButton+0x94>)
 80015ee:	881a      	ldrh	r2, [r3, #0]
 80015f0:	88fb      	ldrh	r3, [r7, #6]
 80015f2:	4413      	add	r3, r2
 80015f4:	b29c      	uxth	r4, r3
 80015f6:	4b07      	ldr	r3, [pc, #28]	; (8001614 <drawCloseButton+0x94>)
 80015f8:	885a      	ldrh	r2, [r3, #2]
 80015fa:	88fb      	ldrh	r3, [r7, #6]
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	b29b      	uxth	r3, r3
 8001600:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001604:	9200      	str	r2, [sp, #0]
 8001606:	4622      	mov	r2, r4
 8001608:	f003 fecc 	bl	80053a4 <ILI9341_DrawLine>
}
 800160c:	bf00      	nop
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	bd90      	pop	{r4, r7, pc}
 8001614:	20000000 	.word	0x20000000

08001618 <isClickedOnRectangle>:




bool_e isClickedOnRectangle(uint16_t click_x, uint16_t click_y, uint16_t rect_x1, uint16_t rect_y1, uint16_t rect_x2, uint16_t rect_y2) {
 8001618:	b490      	push	{r4, r7}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	4604      	mov	r4, r0
 8001620:	4608      	mov	r0, r1
 8001622:	4611      	mov	r1, r2
 8001624:	461a      	mov	r2, r3
 8001626:	4623      	mov	r3, r4
 8001628:	80fb      	strh	r3, [r7, #6]
 800162a:	4603      	mov	r3, r0
 800162c:	80bb      	strh	r3, [r7, #4]
 800162e:	460b      	mov	r3, r1
 8001630:	807b      	strh	r3, [r7, #2]
 8001632:	4613      	mov	r3, r2
 8001634:	803b      	strh	r3, [r7, #0]
    // Vrifier si les coordonnes du clic sont  l'intrieur des limites du rectangle
    if ((click_x >= rect_x1 && click_x <= rect_x2) && (click_y >= rect_y1 && click_y <= rect_y2)) {
 8001636:	88fa      	ldrh	r2, [r7, #6]
 8001638:	887b      	ldrh	r3, [r7, #2]
 800163a:	429a      	cmp	r2, r3
 800163c:	d30d      	bcc.n	800165a <isClickedOnRectangle+0x42>
 800163e:	88fa      	ldrh	r2, [r7, #6]
 8001640:	8a3b      	ldrh	r3, [r7, #16]
 8001642:	429a      	cmp	r2, r3
 8001644:	d809      	bhi.n	800165a <isClickedOnRectangle+0x42>
 8001646:	88ba      	ldrh	r2, [r7, #4]
 8001648:	883b      	ldrh	r3, [r7, #0]
 800164a:	429a      	cmp	r2, r3
 800164c:	d305      	bcc.n	800165a <isClickedOnRectangle+0x42>
 800164e:	88ba      	ldrh	r2, [r7, #4]
 8001650:	8abb      	ldrh	r3, [r7, #20]
 8001652:	429a      	cmp	r2, r3
 8001654:	d801      	bhi.n	800165a <isClickedOnRectangle+0x42>
        return TRUE; // Le clic est  l'intrieur du rectangle
 8001656:	2301      	movs	r3, #1
 8001658:	e000      	b.n	800165c <isClickedOnRectangle+0x44>
    } else {
        return FALSE; // Le clic n'est pas  l'intrieur du rectangle
 800165a:	2300      	movs	r3, #0
    }
}
 800165c:	4618      	mov	r0, r3
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bc90      	pop	{r4, r7}
 8001664:	4770      	bx	lr

08001666 <isClickedOnCircle>:




bool_e isClickedOnCircle(uint16_t click_x, uint16_t click_y, uint16_t circle_x, uint16_t circle_y, uint16_t radius) {
 8001666:	b5b0      	push	{r4, r5, r7, lr}
 8001668:	b084      	sub	sp, #16
 800166a:	af00      	add	r7, sp, #0
 800166c:	4604      	mov	r4, r0
 800166e:	4608      	mov	r0, r1
 8001670:	4611      	mov	r1, r2
 8001672:	461a      	mov	r2, r3
 8001674:	4623      	mov	r3, r4
 8001676:	80fb      	strh	r3, [r7, #6]
 8001678:	4603      	mov	r3, r0
 800167a:	80bb      	strh	r3, [r7, #4]
 800167c:	460b      	mov	r3, r1
 800167e:	807b      	strh	r3, [r7, #2]
 8001680:	4613      	mov	r3, r2
 8001682:	803b      	strh	r3, [r7, #0]
    float distance_squared = sqrt(pow(click_x - circle_x, 2) + pow(click_y - circle_y, 2));
 8001684:	88fa      	ldrh	r2, [r7, #6]
 8001686:	887b      	ldrh	r3, [r7, #2]
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	4618      	mov	r0, r3
 800168c:	f7fe feba 	bl	8000404 <__aeabi_i2d>
 8001690:	f04f 0200 	mov.w	r2, #0
 8001694:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001698:	f00d fb36 	bl	800ed08 <pow>
 800169c:	4604      	mov	r4, r0
 800169e:	460d      	mov	r5, r1
 80016a0:	88ba      	ldrh	r2, [r7, #4]
 80016a2:	883b      	ldrh	r3, [r7, #0]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7fe feac 	bl	8000404 <__aeabi_i2d>
 80016ac:	f04f 0200 	mov.w	r2, #0
 80016b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016b4:	f00d fb28 	bl	800ed08 <pow>
 80016b8:	4602      	mov	r2, r0
 80016ba:	460b      	mov	r3, r1
 80016bc:	4620      	mov	r0, r4
 80016be:	4629      	mov	r1, r5
 80016c0:	f7fe fd54 	bl	800016c <__adddf3>
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	4610      	mov	r0, r2
 80016ca:	4619      	mov	r1, r3
 80016cc:	f00d fbc8 	bl	800ee60 <sqrt>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4610      	mov	r0, r2
 80016d6:	4619      	mov	r1, r3
 80016d8:	f7ff f9d6 	bl	8000a88 <__aeabi_d2f>
 80016dc:	4603      	mov	r3, r0
 80016de:	60fb      	str	r3, [r7, #12]

    // Vrifier si la distance est infrieure ou gale au rayon du cercle au carr
    if (distance_squared <= (float)radius ) {
 80016e0:	8c3b      	ldrh	r3, [r7, #32]
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7ff fad6 	bl	8000c94 <__aeabi_ui2f>
 80016e8:	4603      	mov	r3, r0
 80016ea:	4619      	mov	r1, r3
 80016ec:	68f8      	ldr	r0, [r7, #12]
 80016ee:	f7ff fcd1 	bl	8001094 <__aeabi_fcmple>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <isClickedOnCircle+0x96>
        return TRUE; // Le clic est  l'intrieur du cercle
 80016f8:	2301      	movs	r3, #1
 80016fa:	e000      	b.n	80016fe <isClickedOnCircle+0x98>
    } else {
        return FALSE; // Le clic n'est pas  l'intrieur du cercle
 80016fc:	2300      	movs	r3, #0
    }
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3710      	adds	r7, #16
 8001702:	46bd      	mov	sp, r7
 8001704:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001708 <DrawMenu>:
	ILI9341_DrawRectangle(quadrilatere_local.x1, quadrilatere_local.y1, quadrilatere_local.x2, quadrilatere_local.y2, ILI9341_COLOR_BLACK);

}


void DrawMenu(void){
 8001708:	b590      	push	{r4, r7, lr}
 800170a:	b087      	sub	sp, #28
 800170c:	af02      	add	r7, sp, #8
	// uint16_t x1 = 70;
	// uint16_t y1 = 70;
	// uint16_t x2 = 230;
	// uint16_t y2 = 110;

	uint16_t x1 = SCREEN_WIDTH/4;
 800170e:	2350      	movs	r3, #80	; 0x50
 8001710:	81fb      	strh	r3, [r7, #14]
	uint16_t y1 = SCREEN_LENGTH/4;
 8001712:	233c      	movs	r3, #60	; 0x3c
 8001714:	81bb      	strh	r3, [r7, #12]
	uint16_t x2 = SCREEN_WIDTH - SCREEN_WIDTH/4;
 8001716:	23f0      	movs	r3, #240	; 0xf0
 8001718:	817b      	strh	r3, [r7, #10]
	uint16_t y2 = SCREEN_LENGTH/4 + 25;
 800171a:	2355      	movs	r3, #85	; 0x55
 800171c:	813b      	strh	r3, [r7, #8]

	uint16_t delta1 = 2;
 800171e:	2302      	movs	r3, #2
 8001720:	80fb      	strh	r3, [r7, #6]
	uint16_t delta2 = y2 - y1 + 15;
 8001722:	893a      	ldrh	r2, [r7, #8]
 8001724:	89bb      	ldrh	r3, [r7, #12]
 8001726:	1ad3      	subs	r3, r2, r3
 8001728:	b29b      	uxth	r3, r3
 800172a:	330f      	adds	r3, #15
 800172c:	80bb      	strh	r3, [r7, #4]

	uint16_t width = 0;
 800172e:	2300      	movs	r3, #0
 8001730:	807b      	strh	r3, [r7, #2]
    uint16_t height = 0;
 8001732:	2300      	movs	r3, #0
 8001734:	803b      	strh	r3, [r7, #0]
    
    ILI9341_GetStringSize("Scanning & Display", &Font_7x10, &width, &height);
 8001736:	463b      	mov	r3, r7
 8001738:	1cba      	adds	r2, r7, #2
 800173a:	493c      	ldr	r1, [pc, #240]	; (800182c <DrawMenu+0x124>)
 800173c:	483c      	ldr	r0, [pc, #240]	; (8001830 <DrawMenu+0x128>)
 800173e:	f003 fd5d 	bl	80051fc <ILI9341_GetStringSize>

	ILI9341_INT_Fill(x1, y1, x2, y2, ILI9341_COLOR_BLUE);
 8001742:	89f8      	ldrh	r0, [r7, #14]
 8001744:	89b9      	ldrh	r1, [r7, #12]
 8001746:	897a      	ldrh	r2, [r7, #10]
 8001748:	893b      	ldrh	r3, [r7, #8]
 800174a:	241f      	movs	r4, #31
 800174c:	9400      	str	r4, [sp, #0]
 800174e:	f003 fc41 	bl	8004fd4 <ILI9341_INT_Fill>
	ILI9341_INT_Fill(x1 + delta1, y1 + delta1, x2 - delta1, y2 - delta1, ILI9341_COLOR_GREEN);
 8001752:	89fa      	ldrh	r2, [r7, #14]
 8001754:	88fb      	ldrh	r3, [r7, #6]
 8001756:	18d0      	adds	r0, r2, r3
 8001758:	89ba      	ldrh	r2, [r7, #12]
 800175a:	88fb      	ldrh	r3, [r7, #6]
 800175c:	18d1      	adds	r1, r2, r3
 800175e:	897a      	ldrh	r2, [r7, #10]
 8001760:	88fb      	ldrh	r3, [r7, #6]
 8001762:	1ad4      	subs	r4, r2, r3
 8001764:	893a      	ldrh	r2, [r7, #8]
 8001766:	88fb      	ldrh	r3, [r7, #6]
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800176e:	9200      	str	r2, [sp, #0]
 8001770:	4622      	mov	r2, r4
 8001772:	f003 fc2f 	bl	8004fd4 <ILI9341_INT_Fill>
	ILI9341_Puts(x1 + delta1 * 4, y1 + delta1 * 4, "Scanning & Display", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_GREEN);
 8001776:	88fb      	ldrh	r3, [r7, #6]
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	b29a      	uxth	r2, r3
 800177c:	89fb      	ldrh	r3, [r7, #14]
 800177e:	4413      	add	r3, r2
 8001780:	b298      	uxth	r0, r3
 8001782:	88fb      	ldrh	r3, [r7, #6]
 8001784:	009b      	lsls	r3, r3, #2
 8001786:	b29a      	uxth	r2, r3
 8001788:	89bb      	ldrh	r3, [r7, #12]
 800178a:	4413      	add	r3, r2
 800178c:	b299      	uxth	r1, r3
 800178e:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001792:	9301      	str	r3, [sp, #4]
 8001794:	2300      	movs	r3, #0
 8001796:	9300      	str	r3, [sp, #0]
 8001798:	4b24      	ldr	r3, [pc, #144]	; (800182c <DrawMenu+0x124>)
 800179a:	4a25      	ldr	r2, [pc, #148]	; (8001830 <DrawMenu+0x128>)
 800179c:	f003 fcba 	bl	8005114 <ILI9341_Puts>


	ILI9341_GetStringSize("CHOIX 2", &Font_7x10, &width, &height);
 80017a0:	463b      	mov	r3, r7
 80017a2:	1cba      	adds	r2, r7, #2
 80017a4:	4921      	ldr	r1, [pc, #132]	; (800182c <DrawMenu+0x124>)
 80017a6:	4823      	ldr	r0, [pc, #140]	; (8001834 <DrawMenu+0x12c>)
 80017a8:	f003 fd28 	bl	80051fc <ILI9341_GetStringSize>

	ILI9341_INT_Fill(x1, y1 + delta2, x2, y2 + delta2, ILI9341_COLOR_BLUE);
 80017ac:	89f8      	ldrh	r0, [r7, #14]
 80017ae:	89ba      	ldrh	r2, [r7, #12]
 80017b0:	88bb      	ldrh	r3, [r7, #4]
 80017b2:	18d1      	adds	r1, r2, r3
 80017b4:	897c      	ldrh	r4, [r7, #10]
 80017b6:	893a      	ldrh	r2, [r7, #8]
 80017b8:	88bb      	ldrh	r3, [r7, #4]
 80017ba:	4413      	add	r3, r2
 80017bc:	221f      	movs	r2, #31
 80017be:	9200      	str	r2, [sp, #0]
 80017c0:	4622      	mov	r2, r4
 80017c2:	f003 fc07 	bl	8004fd4 <ILI9341_INT_Fill>
	ILI9341_INT_Fill(x1 + delta1, y1 + delta1 + delta2, x2 - delta1, y2 - delta1 + delta2, ILI9341_COLOR_GREEN);
 80017c6:	89fa      	ldrh	r2, [r7, #14]
 80017c8:	88fb      	ldrh	r3, [r7, #6]
 80017ca:	18d0      	adds	r0, r2, r3
 80017cc:	89ba      	ldrh	r2, [r7, #12]
 80017ce:	88fb      	ldrh	r3, [r7, #6]
 80017d0:	441a      	add	r2, r3
 80017d2:	88bb      	ldrh	r3, [r7, #4]
 80017d4:	18d1      	adds	r1, r2, r3
 80017d6:	897a      	ldrh	r2, [r7, #10]
 80017d8:	88fb      	ldrh	r3, [r7, #6]
 80017da:	1ad4      	subs	r4, r2, r3
 80017dc:	893a      	ldrh	r2, [r7, #8]
 80017de:	88fb      	ldrh	r3, [r7, #6]
 80017e0:	1ad2      	subs	r2, r2, r3
 80017e2:	88bb      	ldrh	r3, [r7, #4]
 80017e4:	4413      	add	r3, r2
 80017e6:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80017ea:	9200      	str	r2, [sp, #0]
 80017ec:	4622      	mov	r2, r4
 80017ee:	f003 fbf1 	bl	8004fd4 <ILI9341_INT_Fill>
	ILI9341_Puts(x1 + delta1 * 4, y1 + delta1 * 4 + delta2, "CHOIX 2", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_GREEN);
 80017f2:	88fb      	ldrh	r3, [r7, #6]
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	b29a      	uxth	r2, r3
 80017f8:	89fb      	ldrh	r3, [r7, #14]
 80017fa:	4413      	add	r3, r2
 80017fc:	b298      	uxth	r0, r3
 80017fe:	88fb      	ldrh	r3, [r7, #6]
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	b29a      	uxth	r2, r3
 8001804:	89bb      	ldrh	r3, [r7, #12]
 8001806:	4413      	add	r3, r2
 8001808:	b29a      	uxth	r2, r3
 800180a:	88bb      	ldrh	r3, [r7, #4]
 800180c:	4413      	add	r3, r2
 800180e:	b299      	uxth	r1, r3
 8001810:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001814:	9301      	str	r3, [sp, #4]
 8001816:	2300      	movs	r3, #0
 8001818:	9300      	str	r3, [sp, #0]
 800181a:	4b04      	ldr	r3, [pc, #16]	; (800182c <DrawMenu+0x124>)
 800181c:	4a05      	ldr	r2, [pc, #20]	; (8001834 <DrawMenu+0x12c>)
 800181e:	f003 fc79 	bl	8005114 <ILI9341_Puts>
}
 8001822:	bf00      	nop
 8001824:	3714      	adds	r7, #20
 8001826:	46bd      	mov	sp, r7
 8001828:	bd90      	pop	{r4, r7, pc}
 800182a:	bf00      	nop
 800182c:	20000048 	.word	0x20000048
 8001830:	0800fc98 	.word	0x0800fc98
 8001834:	0800fcac 	.word	0x0800fcac

08001838 <HideMenu>:


void HideMenu(void){
 8001838:	b590      	push	{r4, r7, lr}
 800183a:	b087      	sub	sp, #28
 800183c:	af02      	add	r7, sp, #8
	// uint16_t x1 = 70;
	// uint16_t y1 = 70;
	// uint16_t x2 = 230;
	// uint16_t y2 = 110;

	uint16_t x1 = SCREEN_WIDTH/4;
 800183e:	2350      	movs	r3, #80	; 0x50
 8001840:	81fb      	strh	r3, [r7, #14]
	uint16_t y1 = SCREEN_LENGTH/4;
 8001842:	233c      	movs	r3, #60	; 0x3c
 8001844:	81bb      	strh	r3, [r7, #12]
	uint16_t x2 = SCREEN_WIDTH - SCREEN_WIDTH/4;
 8001846:	23f0      	movs	r3, #240	; 0xf0
 8001848:	817b      	strh	r3, [r7, #10]
	uint16_t y2 = SCREEN_LENGTH/4 + 25;
 800184a:	2355      	movs	r3, #85	; 0x55
 800184c:	813b      	strh	r3, [r7, #8]

	uint16_t delta1 = 2;
 800184e:	2302      	movs	r3, #2
 8001850:	80fb      	strh	r3, [r7, #6]
	uint16_t delta2 = y2 - y1 + 15;
 8001852:	893a      	ldrh	r2, [r7, #8]
 8001854:	89bb      	ldrh	r3, [r7, #12]
 8001856:	1ad3      	subs	r3, r2, r3
 8001858:	b29b      	uxth	r3, r3
 800185a:	330f      	adds	r3, #15
 800185c:	80bb      	strh	r3, [r7, #4]

	ILI9341_INT_Fill(x1, y1, x2, y2, ILI9341_COLOR_WHITE);
 800185e:	89f8      	ldrh	r0, [r7, #14]
 8001860:	89b9      	ldrh	r1, [r7, #12]
 8001862:	897a      	ldrh	r2, [r7, #10]
 8001864:	893b      	ldrh	r3, [r7, #8]
 8001866:	f64f 74ff 	movw	r4, #65535	; 0xffff
 800186a:	9400      	str	r4, [sp, #0]
 800186c:	f003 fbb2 	bl	8004fd4 <ILI9341_INT_Fill>
	ILI9341_INT_Fill(x1 + delta1, y1 + delta1, x2 - delta1, y2 - delta1, ILI9341_COLOR_WHITE);
 8001870:	89fa      	ldrh	r2, [r7, #14]
 8001872:	88fb      	ldrh	r3, [r7, #6]
 8001874:	18d0      	adds	r0, r2, r3
 8001876:	89ba      	ldrh	r2, [r7, #12]
 8001878:	88fb      	ldrh	r3, [r7, #6]
 800187a:	18d1      	adds	r1, r2, r3
 800187c:	897a      	ldrh	r2, [r7, #10]
 800187e:	88fb      	ldrh	r3, [r7, #6]
 8001880:	1ad4      	subs	r4, r2, r3
 8001882:	893a      	ldrh	r2, [r7, #8]
 8001884:	88fb      	ldrh	r3, [r7, #6]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800188c:	9200      	str	r2, [sp, #0]
 800188e:	4622      	mov	r2, r4
 8001890:	f003 fba0 	bl	8004fd4 <ILI9341_INT_Fill>

	ILI9341_INT_Fill(x1, y1 + delta2, x2, y2 + delta2, ILI9341_COLOR_WHITE);
 8001894:	89f8      	ldrh	r0, [r7, #14]
 8001896:	89ba      	ldrh	r2, [r7, #12]
 8001898:	88bb      	ldrh	r3, [r7, #4]
 800189a:	18d1      	adds	r1, r2, r3
 800189c:	897c      	ldrh	r4, [r7, #10]
 800189e:	893a      	ldrh	r2, [r7, #8]
 80018a0:	88bb      	ldrh	r3, [r7, #4]
 80018a2:	4413      	add	r3, r2
 80018a4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018a8:	9200      	str	r2, [sp, #0]
 80018aa:	4622      	mov	r2, r4
 80018ac:	f003 fb92 	bl	8004fd4 <ILI9341_INT_Fill>
	ILI9341_INT_Fill(x1 + delta1, y1 + delta1 + delta2, x2 - delta1, y2 - delta1 + delta2, ILI9341_COLOR_WHITE);
 80018b0:	89fa      	ldrh	r2, [r7, #14]
 80018b2:	88fb      	ldrh	r3, [r7, #6]
 80018b4:	18d0      	adds	r0, r2, r3
 80018b6:	89ba      	ldrh	r2, [r7, #12]
 80018b8:	88fb      	ldrh	r3, [r7, #6]
 80018ba:	441a      	add	r2, r3
 80018bc:	88bb      	ldrh	r3, [r7, #4]
 80018be:	18d1      	adds	r1, r2, r3
 80018c0:	897a      	ldrh	r2, [r7, #10]
 80018c2:	88fb      	ldrh	r3, [r7, #6]
 80018c4:	1ad4      	subs	r4, r2, r3
 80018c6:	893a      	ldrh	r2, [r7, #8]
 80018c8:	88fb      	ldrh	r3, [r7, #6]
 80018ca:	1ad2      	subs	r2, r2, r3
 80018cc:	88bb      	ldrh	r3, [r7, #4]
 80018ce:	4413      	add	r3, r2
 80018d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018d4:	9200      	str	r2, [sp, #0]
 80018d6:	4622      	mov	r2, r4
 80018d8:	f003 fb7c 	bl	8004fd4 <ILI9341_INT_Fill>
}
 80018dc:	bf00      	nop
 80018de:	3714      	adds	r7, #20
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd90      	pop	{r4, r7, pc}

080018e4 <scanning_enable>:



bool_e scanning_enable(void) {
 80018e4:	b590      	push	{r4, r7, lr}
 80018e6:	b087      	sub	sp, #28
 80018e8:	af02      	add	r7, sp, #8
	static uint16_t static_x,static_y;
	uint16_t x, y;

	uint16_t x1 = SCREEN_WIDTH/4;
 80018ea:	2350      	movs	r3, #80	; 0x50
 80018ec:	81fb      	strh	r3, [r7, #14]
	uint16_t y1 = SCREEN_LENGTH/4;
 80018ee:	233c      	movs	r3, #60	; 0x3c
 80018f0:	81bb      	strh	r3, [r7, #12]
	uint16_t x2 = SCREEN_WIDTH - SCREEN_WIDTH/4;
 80018f2:	23f0      	movs	r3, #240	; 0xf0
 80018f4:	817b      	strh	r3, [r7, #10]
	uint16_t y2 = SCREEN_LENGTH/4 + 25;
 80018f6:	2355      	movs	r3, #85	; 0x55
 80018f8:	813b      	strh	r3, [r7, #8]

	uint16_t delta1 = 2;
 80018fa:	2302      	movs	r3, #2
 80018fc:	80fb      	strh	r3, [r7, #6]
	uint16_t delta2 = y2 - y1 + 15;
 80018fe:	893a      	ldrh	r2, [r7, #8]
 8001900:	89bb      	ldrh	r3, [r7, #12]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	b29b      	uxth	r3, r3
 8001906:	330f      	adds	r3, #15
 8001908:	80bb      	strh	r3, [r7, #4]

	if(XPT2046_getMedianCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE))
 800190a:	4639      	mov	r1, r7
 800190c:	1cbb      	adds	r3, r7, #2
 800190e:	2201      	movs	r2, #1
 8001910:	4618      	mov	r0, r3
 8001912:	f004 f849 	bl	80059a8 <XPT2046_getMedianCoordinates>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d019      	beq.n	8001950 <scanning_enable+0x6c>
	{
		//ILI9341_DrawCircle(static_x, static_y, 15,ILI9341_COLOR_WHITE);
		//ILI9341_DrawCircle(x, y, 15, ILI9341_COLOR_BLUE);

		static_x = x;
 800191c:	887a      	ldrh	r2, [r7, #2]
 800191e:	4b0f      	ldr	r3, [pc, #60]	; (800195c <scanning_enable+0x78>)
 8001920:	801a      	strh	r2, [r3, #0]
		static_y = y;
 8001922:	883a      	ldrh	r2, [r7, #0]
 8001924:	4b0e      	ldr	r3, [pc, #56]	; (8001960 <scanning_enable+0x7c>)
 8001926:	801a      	strh	r2, [r3, #0]

		if(isClickedOnRectangle(static_x, static_y, x1, y1, x2, y2)) {	
 8001928:	4b0c      	ldr	r3, [pc, #48]	; (800195c <scanning_enable+0x78>)
 800192a:	8818      	ldrh	r0, [r3, #0]
 800192c:	4b0c      	ldr	r3, [pc, #48]	; (8001960 <scanning_enable+0x7c>)
 800192e:	8819      	ldrh	r1, [r3, #0]
 8001930:	89bc      	ldrh	r4, [r7, #12]
 8001932:	89fa      	ldrh	r2, [r7, #14]
 8001934:	893b      	ldrh	r3, [r7, #8]
 8001936:	9301      	str	r3, [sp, #4]
 8001938:	897b      	ldrh	r3, [r7, #10]
 800193a:	9300      	str	r3, [sp, #0]
 800193c:	4623      	mov	r3, r4
 800193e:	f7ff fe6b 	bl	8001618 <isClickedOnRectangle>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <scanning_enable+0x68>
			return TRUE;
 8001948:	2301      	movs	r3, #1
 800194a:	e002      	b.n	8001952 <scanning_enable+0x6e>
		}
		else{
			return FALSE;
 800194c:	2300      	movs	r3, #0
 800194e:	e000      	b.n	8001952 <scanning_enable+0x6e>
		}
	}
	else{
		return FALSE;
 8001950:	2300      	movs	r3, #0
	}
}
 8001952:	4618      	mov	r0, r3
 8001954:	3714      	adds	r7, #20
 8001956:	46bd      	mov	sp, r7
 8001958:	bd90      	pop	{r4, r7, pc}
 800195a:	bf00      	nop
 800195c:	20000a38 	.word	0x20000a38
 8001960:	20000a3a 	.word	0x20000a3a

08001964 <print_screen_current_state_init>:




void print_screen_current_state_init(uint16_t x_pos, uint16_t y_pos) {
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af02      	add	r7, sp, #8
 800196a:	4603      	mov	r3, r0
 800196c:	460a      	mov	r2, r1
 800196e:	80fb      	strh	r3, [r7, #6]
 8001970:	4613      	mov	r3, r2
 8001972:	80bb      	strh	r3, [r7, #4]
	ILI9341_Puts(x_pos, 								y_pos, "Current state : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001974:	88b9      	ldrh	r1, [r7, #4]
 8001976:	88f8      	ldrh	r0, [r7, #6]
 8001978:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800197c:	9301      	str	r3, [sp, #4]
 800197e:	2300      	movs	r3, #0
 8001980:	9300      	str	r3, [sp, #0]
 8001982:	4b0b      	ldr	r3, [pc, #44]	; (80019b0 <print_screen_current_state_init+0x4c>)
 8001984:	4a0b      	ldr	r2, [pc, #44]	; (80019b4 <print_screen_current_state_init+0x50>)
 8001986:	f003 fbc5 	bl	8005114 <ILI9341_Puts>
	ILI9341_Puts(x_pos + TEXT_LENGTH_CURRENT_STATE_7_10, y_pos, "Init", &Font_7x10, ILI9341_COLOR_RED, ILI9341_COLOR_WHITE);
 800198a:	88fb      	ldrh	r3, [r7, #6]
 800198c:	3370      	adds	r3, #112	; 0x70
 800198e:	b298      	uxth	r0, r3
 8001990:	88b9      	ldrh	r1, [r7, #4]
 8001992:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001996:	9301      	str	r3, [sp, #4]
 8001998:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800199c:	9300      	str	r3, [sp, #0]
 800199e:	4b04      	ldr	r3, [pc, #16]	; (80019b0 <print_screen_current_state_init+0x4c>)
 80019a0:	4a05      	ldr	r2, [pc, #20]	; (80019b8 <print_screen_current_state_init+0x54>)
 80019a2:	f003 fbb7 	bl	8005114 <ILI9341_Puts>
}
 80019a6:	bf00      	nop
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20000048 	.word	0x20000048
 80019b4:	0800fcb4 	.word	0x0800fcb4
 80019b8:	0800fcc8 	.word	0x0800fcc8

080019bc <process_ms>:
static void state_machine(void);


static volatile uint32_t t = 0;
void process_ms(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
	if(t)
 80019c0:	4b06      	ldr	r3, [pc, #24]	; (80019dc <process_ms+0x20>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d004      	beq.n	80019d2 <process_ms+0x16>
		t--;
 80019c8:	4b04      	ldr	r3, [pc, #16]	; (80019dc <process_ms+0x20>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	3b01      	subs	r3, #1
 80019ce:	4a03      	ldr	r2, [pc, #12]	; (80019dc <process_ms+0x20>)
 80019d0:	6013      	str	r3, [r2, #0]

}
 80019d2:	bf00      	nop
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bc80      	pop	{r7}
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	20000a40 	.word	0x20000a40

080019e0 <main>:
static uint16_t y = 30 + TEXT_HEIGHT_7_10;			//static uint16_t y = closeButton.centerY + TEXT_HEIGHT_7_10;
static uint16_t y2 = 30 + TEXT_HEIGHT_7_10 * 2;
static uint16_t y4 = 30 + TEXT_HEIGHT_7_10 * 4;

int main(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premi re  tape de la fonction main().
	HAL_Init();
 80019e6:	f004 f97f 	bl	8005ce8 <HAL_Init>

	//Initialisation de l'UART2   la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
	//Attention, les pins PA2 et PA3 ne sont pas reli es jusqu'au connecteur de la Nucleo.
	//Ces broches sont redirig es vers la sonde de d bogage, la liaison UART  tant ensuite encapsul e sur l'USB vers le PC de d veloppement.
	UART_init(UART2_ID,115200);
 80019ea:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80019ee:	2001      	movs	r0, #1
 80019f0:	f002 fb20 	bl	8004034 <UART_init>

	//"Indique que les printf sortent vers le p riph rique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 80019f4:	2201      	movs	r2, #1
 80019f6:	2101      	movs	r1, #1
 80019f8:	2001      	movs	r0, #1
 80019fa:	f001 fbeb 	bl	80031d4 <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 80019fe:	2303      	movs	r3, #3
 8001a00:	9300      	str	r3, [sp, #0]
 8001a02:	2300      	movs	r3, #0
 8001a04:	2201      	movs	r2, #1
 8001a06:	2120      	movs	r1, #32
 8001a08:	480b      	ldr	r0, [pc, #44]	; (8001a38 <main+0x58>)
 8001a0a:	f001 f8c7 	bl	8002b9c <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8001a0e:	2303      	movs	r3, #3
 8001a10:	9300      	str	r3, [sp, #0]
 8001a12:	2301      	movs	r3, #1
 8001a14:	2200      	movs	r2, #0
 8001a16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a1a:	4808      	ldr	r0, [pc, #32]	; (8001a3c <main+0x5c>)
 8001a1c:	f001 f8be 	bl	8002b9c <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms   la liste des fonctions appel es automatiquement chaque ms par la routine d'interruption du p riph rique SYSTICK
	Systick_add_callback_function(&process_ms);
 8001a20:	4807      	ldr	r0, [pc, #28]	; (8001a40 <main+0x60>)
 8001a22:	f003 f867 	bl	8004af4 <Systick_add_callback_function>


	Screen_init();
 8001a26:	f7ff fd87 	bl	8001538 <Screen_init>
	SERVO_init();
 8001a2a:	f000 fab1 	bl	8001f90 <SERVO_init>
	BUTTON_init();
 8001a2e:	f7ff fd3b 	bl	80014a8 <BUTTON_init>

		//test_scan = scanning_enable();
		//test_scan = TRUE;


		state_machine();
 8001a32:	f000 f807 	bl	8001a44 <state_machine>
 8001a36:	e7fc      	b.n	8001a32 <main+0x52>
 8001a38:	40010800 	.word	0x40010800
 8001a3c:	40011000 	.word	0x40011000
 8001a40:	080019bd 	.word	0x080019bd

08001a44 <state_machine>:
bool_e test_scan;


/**/
static void state_machine(void)
{
 8001a44:	b590      	push	{r4, r7, lr}
 8001a46:	b095      	sub	sp, #84	; 0x54
 8001a48:	af02      	add	r7, sp, #8


    bool_e entrance = (state!=previous_state)?TRUE:FALSE;
 8001a4a:	4b90      	ldr	r3, [pc, #576]	; (8001c8c <state_machine+0x248>)
 8001a4c:	781a      	ldrb	r2, [r3, #0]
 8001a4e:	4b90      	ldr	r3, [pc, #576]	; (8001c90 <state_machine+0x24c>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	429a      	cmp	r2, r3
 8001a54:	bf14      	ite	ne
 8001a56:	2301      	movne	r3, #1
 8001a58:	2300      	moveq	r3, #0
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	63fb      	str	r3, [r7, #60]	; 0x3c
    previous_state = state;
 8001a5e:	4b8b      	ldr	r3, [pc, #556]	; (8001c8c <state_machine+0x248>)
 8001a60:	781a      	ldrb	r2, [r3, #0]
 8001a62:	4b8b      	ldr	r3, [pc, #556]	; (8001c90 <state_machine+0x24c>)
 8001a64:	701a      	strb	r2, [r3, #0]


    //bool_e button_event = BUTTON_state_machine();    // chaque passage ici, on scrute un ventuel vnement sur le bouton


    switch(state)
 8001a66:	4b89      	ldr	r3, [pc, #548]	; (8001c8c <state_machine+0x248>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	2b04      	cmp	r3, #4
 8001a6c:	f200 8212 	bhi.w	8001e94 <state_machine+0x450>
 8001a70:	a201      	add	r2, pc, #4	; (adr r2, 8001a78 <state_machine+0x34>)
 8001a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a76:	bf00      	nop
 8001a78:	08001a8d 	.word	0x08001a8d
 8001a7c:	08001a9b 	.word	0x08001a9b
 8001a80:	08001b6b 	.word	0x08001b6b
 8001a84:	08001d81 	.word	0x08001d81
 8001a88:	08001e0d 	.word	0x08001e0d
            //Screen_init();
            //SERVO_init();
            //BUTTON_init();
            //UltraSound_init();//
             */
            Systick_add_callback_function(&process_ms);
 8001a8c:	4881      	ldr	r0, [pc, #516]	; (8001c94 <state_machine+0x250>)
 8001a8e:	f003 f831 	bl	8004af4 <Systick_add_callback_function>
            state = MENU_CHOICE;
 8001a92:	4b7e      	ldr	r3, [pc, #504]	; (8001c8c <state_machine+0x248>)
 8001a94:	2201      	movs	r2, #1
 8001a96:	701a      	strb	r2, [r3, #0]
            break;
 8001a98:	e203      	b.n	8001ea2 <state_machine+0x45e>

        case MENU_CHOICE:
            if(entrance)
 8001a9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d054      	beq.n	8001b4a <state_machine+0x106>
            {
                //printf("[STATEMACHINE] choix menu\n");

				ILI9341_Puts(x, y4, "AAAAAAAAAAAAAAAAAAAAAAA", &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);		//Hide distance display
 8001aa0:	4b7d      	ldr	r3, [pc, #500]	; (8001c98 <state_machine+0x254>)
 8001aa2:	8818      	ldrh	r0, [r3, #0]
 8001aa4:	4b7d      	ldr	r3, [pc, #500]	; (8001c9c <state_machine+0x258>)
 8001aa6:	8819      	ldrh	r1, [r3, #0]
 8001aa8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001aac:	9301      	str	r3, [sp, #4]
 8001aae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ab2:	9300      	str	r3, [sp, #0]
 8001ab4:	4b7a      	ldr	r3, [pc, #488]	; (8001ca0 <state_machine+0x25c>)
 8001ab6:	4a7b      	ldr	r2, [pc, #492]	; (8001ca4 <state_machine+0x260>)
 8001ab8:	f003 fb2c 	bl	8005114 <ILI9341_Puts>
				ILI9341_Puts(x, y2, "AAAAAAAAAAAAAAAAAAAAAAA", &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);		//Hide position motor display
 8001abc:	4b76      	ldr	r3, [pc, #472]	; (8001c98 <state_machine+0x254>)
 8001abe:	8818      	ldrh	r0, [r3, #0]
 8001ac0:	4b79      	ldr	r3, [pc, #484]	; (8001ca8 <state_machine+0x264>)
 8001ac2:	8819      	ldrh	r1, [r3, #0]
 8001ac4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ac8:	9301      	str	r3, [sp, #4]
 8001aca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ace:	9300      	str	r3, [sp, #0]
 8001ad0:	4b73      	ldr	r3, [pc, #460]	; (8001ca0 <state_machine+0x25c>)
 8001ad2:	4a74      	ldr	r2, [pc, #464]	; (8001ca4 <state_machine+0x260>)
 8001ad4:	f003 fb1e 	bl	8005114 <ILI9341_Puts>

				DrawMenu();
 8001ad8:	f7ff fe16 	bl	8001708 <DrawMenu>

				ILI9341_Puts(x, closeButton.centerY, "Current state : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001adc:	4b6e      	ldr	r3, [pc, #440]	; (8001c98 <state_machine+0x254>)
 8001ade:	8818      	ldrh	r0, [r3, #0]
 8001ae0:	4b72      	ldr	r3, [pc, #456]	; (8001cac <state_machine+0x268>)
 8001ae2:	8859      	ldrh	r1, [r3, #2]
 8001ae4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ae8:	9301      	str	r3, [sp, #4]
 8001aea:	2300      	movs	r3, #0
 8001aec:	9300      	str	r3, [sp, #0]
 8001aee:	4b6c      	ldr	r3, [pc, #432]	; (8001ca0 <state_machine+0x25c>)
 8001af0:	4a6f      	ldr	r2, [pc, #444]	; (8001cb0 <state_machine+0x26c>)
 8001af2:	f003 fb0f 	bl	8005114 <ILI9341_Puts>
				ILI9341_DrawFilledRectangle((uint16_t)(x + strLenghtState), closeButton.centerY, (uint16_t)(x + strLenghtState + strLenghtScanEnv), y, ILI9341_COLOR_WHITE);
 8001af6:	4b68      	ldr	r3, [pc, #416]	; (8001c98 <state_machine+0x254>)
 8001af8:	881a      	ldrh	r2, [r3, #0]
 8001afa:	4b6e      	ldr	r3, [pc, #440]	; (8001cb4 <state_machine+0x270>)
 8001afc:	881b      	ldrh	r3, [r3, #0]
 8001afe:	4413      	add	r3, r2
 8001b00:	b298      	uxth	r0, r3
 8001b02:	4b6a      	ldr	r3, [pc, #424]	; (8001cac <state_machine+0x268>)
 8001b04:	8859      	ldrh	r1, [r3, #2]
 8001b06:	4b64      	ldr	r3, [pc, #400]	; (8001c98 <state_machine+0x254>)
 8001b08:	881a      	ldrh	r2, [r3, #0]
 8001b0a:	4b6a      	ldr	r3, [pc, #424]	; (8001cb4 <state_machine+0x270>)
 8001b0c:	881b      	ldrh	r3, [r3, #0]
 8001b0e:	4413      	add	r3, r2
 8001b10:	b29a      	uxth	r2, r3
 8001b12:	4b69      	ldr	r3, [pc, #420]	; (8001cb8 <state_machine+0x274>)
 8001b14:	881b      	ldrh	r3, [r3, #0]
 8001b16:	4413      	add	r3, r2
 8001b18:	b29a      	uxth	r2, r3
 8001b1a:	4b68      	ldr	r3, [pc, #416]	; (8001cbc <state_machine+0x278>)
 8001b1c:	881b      	ldrh	r3, [r3, #0]
 8001b1e:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001b22:	9400      	str	r4, [sp, #0]
 8001b24:	f003 fd1e 	bl	8005564 <ILI9341_DrawFilledRectangle>
				ILI9341_Puts((uint16_t)(x + strLenghtState), closeButton.centerY, "Choix menu", &Font_7x10, ILI9341_COLOR_BLUE, ILI9341_COLOR_WHITE);
 8001b28:	4b5b      	ldr	r3, [pc, #364]	; (8001c98 <state_machine+0x254>)
 8001b2a:	881a      	ldrh	r2, [r3, #0]
 8001b2c:	4b61      	ldr	r3, [pc, #388]	; (8001cb4 <state_machine+0x270>)
 8001b2e:	881b      	ldrh	r3, [r3, #0]
 8001b30:	4413      	add	r3, r2
 8001b32:	b298      	uxth	r0, r3
 8001b34:	4b5d      	ldr	r3, [pc, #372]	; (8001cac <state_machine+0x268>)
 8001b36:	8859      	ldrh	r1, [r3, #2]
 8001b38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b3c:	9301      	str	r3, [sp, #4]
 8001b3e:	231f      	movs	r3, #31
 8001b40:	9300      	str	r3, [sp, #0]
 8001b42:	4b57      	ldr	r3, [pc, #348]	; (8001ca0 <state_machine+0x25c>)
 8001b44:	4a5e      	ldr	r2, [pc, #376]	; (8001cc0 <state_machine+0x27c>)
 8001b46:	f003 fae5 	bl	8005114 <ILI9341_Puts>

			}

            test_scan = scanning_enable();
 8001b4a:	f7ff fecb 	bl	80018e4 <scanning_enable>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	4a5c      	ldr	r2, [pc, #368]	; (8001cc4 <state_machine+0x280>)
 8001b52:	6013      	str	r3, [r2, #0]

            if (test_scan)
 8001b54:	4b5b      	ldr	r3, [pc, #364]	; (8001cc4 <state_machine+0x280>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	f000 819d 	beq.w	8001e98 <state_machine+0x454>
            {
                state = SCANNING_ENVIRONNEMENT;
 8001b5e:	4b4b      	ldr	r3, [pc, #300]	; (8001c8c <state_machine+0x248>)
 8001b60:	2202      	movs	r2, #2
 8001b62:	701a      	strb	r2, [r3, #0]
                HideMenu();
 8001b64:	f7ff fe68 	bl	8001838 <HideMenu>
            }
            break;
 8001b68:	e196      	b.n	8001e98 <state_machine+0x454>

        case SCANNING_ENVIRONNEMENT:
            if(entrance)
 8001b6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d036      	beq.n	8001bde <state_machine+0x19a>
            {
            	ILI9341_Puts(x, closeButton.centerY, "Current state : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001b70:	4b49      	ldr	r3, [pc, #292]	; (8001c98 <state_machine+0x254>)
 8001b72:	8818      	ldrh	r0, [r3, #0]
 8001b74:	4b4d      	ldr	r3, [pc, #308]	; (8001cac <state_machine+0x268>)
 8001b76:	8859      	ldrh	r1, [r3, #2]
 8001b78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b7c:	9301      	str	r3, [sp, #4]
 8001b7e:	2300      	movs	r3, #0
 8001b80:	9300      	str	r3, [sp, #0]
 8001b82:	4b47      	ldr	r3, [pc, #284]	; (8001ca0 <state_machine+0x25c>)
 8001b84:	4a4a      	ldr	r2, [pc, #296]	; (8001cb0 <state_machine+0x26c>)
 8001b86:	f003 fac5 	bl	8005114 <ILI9341_Puts>
				ILI9341_DrawFilledRectangle((uint16_t)(x + strLenghtState), closeButton.centerY, (uint16_t)(x + strLenghtState + strLenghtScanEnv), y, ILI9341_COLOR_WHITE);
 8001b8a:	4b43      	ldr	r3, [pc, #268]	; (8001c98 <state_machine+0x254>)
 8001b8c:	881a      	ldrh	r2, [r3, #0]
 8001b8e:	4b49      	ldr	r3, [pc, #292]	; (8001cb4 <state_machine+0x270>)
 8001b90:	881b      	ldrh	r3, [r3, #0]
 8001b92:	4413      	add	r3, r2
 8001b94:	b298      	uxth	r0, r3
 8001b96:	4b45      	ldr	r3, [pc, #276]	; (8001cac <state_machine+0x268>)
 8001b98:	8859      	ldrh	r1, [r3, #2]
 8001b9a:	4b3f      	ldr	r3, [pc, #252]	; (8001c98 <state_machine+0x254>)
 8001b9c:	881a      	ldrh	r2, [r3, #0]
 8001b9e:	4b45      	ldr	r3, [pc, #276]	; (8001cb4 <state_machine+0x270>)
 8001ba0:	881b      	ldrh	r3, [r3, #0]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	b29a      	uxth	r2, r3
 8001ba6:	4b44      	ldr	r3, [pc, #272]	; (8001cb8 <state_machine+0x274>)
 8001ba8:	881b      	ldrh	r3, [r3, #0]
 8001baa:	4413      	add	r3, r2
 8001bac:	b29a      	uxth	r2, r3
 8001bae:	4b43      	ldr	r3, [pc, #268]	; (8001cbc <state_machine+0x278>)
 8001bb0:	881b      	ldrh	r3, [r3, #0]
 8001bb2:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001bb6:	9400      	str	r4, [sp, #0]
 8001bb8:	f003 fcd4 	bl	8005564 <ILI9341_DrawFilledRectangle>
				ILI9341_Puts((uint16_t)(x + strLenghtState), closeButton.centerY, "Scanne environnement", &Font_7x10, ILI9341_COLOR_BLUE, ILI9341_COLOR_WHITE);
 8001bbc:	4b36      	ldr	r3, [pc, #216]	; (8001c98 <state_machine+0x254>)
 8001bbe:	881a      	ldrh	r2, [r3, #0]
 8001bc0:	4b3c      	ldr	r3, [pc, #240]	; (8001cb4 <state_machine+0x270>)
 8001bc2:	881b      	ldrh	r3, [r3, #0]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	b298      	uxth	r0, r3
 8001bc8:	4b38      	ldr	r3, [pc, #224]	; (8001cac <state_machine+0x268>)
 8001bca:	8859      	ldrh	r1, [r3, #2]
 8001bcc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	231f      	movs	r3, #31
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	4b32      	ldr	r3, [pc, #200]	; (8001ca0 <state_machine+0x25c>)
 8001bd8:	4a3b      	ldr	r2, [pc, #236]	; (8001cc8 <state_machine+0x284>)
 8001bda:	f003 fa9b 	bl	8005114 <ILI9341_Puts>
            }

            //printf("[STATEMACHINE] scanne l'environnement\n");


            HCSR04_state_machine();
 8001bde:	f000 fa5d 	bl	800209c <HCSR04_state_machine>
            SERVO_rotation();
 8001be2:	f000 fa0d 	bl	8002000 <SERVO_rotation>

            uint32_t current_time = HAL_GetTick();		// Obtenir le temps actuel en millisecondes
 8001be6:	f004 f8d7 	bl	8005d98 <HAL_GetTick>
 8001bea:	63b8      	str	r0, [r7, #56]	; 0x38

			if (current_time - last_display_time >= DISPLAY_REFRESH_INTERVAL) {
 8001bec:	4b37      	ldr	r3, [pc, #220]	; (8001ccc <state_machine+0x288>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001bf2:	1ad3      	subs	r3, r2, r3
 8001bf4:	2bf9      	cmp	r3, #249	; 0xf9
 8001bf6:	d940      	bls.n	8001c7a <state_machine+0x236>
				char buffer[50];
				//printf("Position : %d", getPosition());

				ILI9341_Puts(x, y4, "Position moteur : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001bf8:	4b27      	ldr	r3, [pc, #156]	; (8001c98 <state_machine+0x254>)
 8001bfa:	8818      	ldrh	r0, [r3, #0]
 8001bfc:	4b27      	ldr	r3, [pc, #156]	; (8001c9c <state_machine+0x258>)
 8001bfe:	8819      	ldrh	r1, [r3, #0]
 8001c00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c04:	9301      	str	r3, [sp, #4]
 8001c06:	2300      	movs	r3, #0
 8001c08:	9300      	str	r3, [sp, #0]
 8001c0a:	4b25      	ldr	r3, [pc, #148]	; (8001ca0 <state_machine+0x25c>)
 8001c0c:	4a30      	ldr	r2, [pc, #192]	; (8001cd0 <state_machine+0x28c>)
 8001c0e:	f003 fa81 	bl	8005114 <ILI9341_Puts>

				sprintf(buffer, "AAAAAAAAAAAAAAAAAAAAAAA");
 8001c12:	463b      	mov	r3, r7
 8001c14:	4923      	ldr	r1, [pc, #140]	; (8001ca4 <state_machine+0x260>)
 8001c16:	4618      	mov	r0, r3
 8001c18:	f007 fa9e 	bl	8009158 <sprintf>
				ILI9341_Puts((uint16_t)(x + strLenghtPosMot), y4, buffer, &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 8001c1c:	4b1e      	ldr	r3, [pc, #120]	; (8001c98 <state_machine+0x254>)
 8001c1e:	881a      	ldrh	r2, [r3, #0]
 8001c20:	4b2c      	ldr	r3, [pc, #176]	; (8001cd4 <state_machine+0x290>)
 8001c22:	881b      	ldrh	r3, [r3, #0]
 8001c24:	4413      	add	r3, r2
 8001c26:	b298      	uxth	r0, r3
 8001c28:	4b1c      	ldr	r3, [pc, #112]	; (8001c9c <state_machine+0x258>)
 8001c2a:	8819      	ldrh	r1, [r3, #0]
 8001c2c:	463a      	mov	r2, r7
 8001c2e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c32:	9301      	str	r3, [sp, #4]
 8001c34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c38:	9300      	str	r3, [sp, #0]
 8001c3a:	4b19      	ldr	r3, [pc, #100]	; (8001ca0 <state_machine+0x25c>)
 8001c3c:	f003 fa6a 	bl	8005114 <ILI9341_Puts>


				sprintf(buffer, "%d", getPosition());
 8001c40:	f000 fa22 	bl	8002088 <getPosition>
 8001c44:	4603      	mov	r3, r0
 8001c46:	461a      	mov	r2, r3
 8001c48:	463b      	mov	r3, r7
 8001c4a:	4923      	ldr	r1, [pc, #140]	; (8001cd8 <state_machine+0x294>)
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f007 fa83 	bl	8009158 <sprintf>
				ILI9341_Puts((uint16_t)(x + strLenghtPosMot), y4, buffer, &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001c52:	4b11      	ldr	r3, [pc, #68]	; (8001c98 <state_machine+0x254>)
 8001c54:	881a      	ldrh	r2, [r3, #0]
 8001c56:	4b1f      	ldr	r3, [pc, #124]	; (8001cd4 <state_machine+0x290>)
 8001c58:	881b      	ldrh	r3, [r3, #0]
 8001c5a:	4413      	add	r3, r2
 8001c5c:	b298      	uxth	r0, r3
 8001c5e:	4b0f      	ldr	r3, [pc, #60]	; (8001c9c <state_machine+0x258>)
 8001c60:	8819      	ldrh	r1, [r3, #0]
 8001c62:	463a      	mov	r2, r7
 8001c64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c68:	9301      	str	r3, [sp, #4]
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	9300      	str	r3, [sp, #0]
 8001c6e:	4b0c      	ldr	r3, [pc, #48]	; (8001ca0 <state_machine+0x25c>)
 8001c70:	f003 fa50 	bl	8005114 <ILI9341_Puts>

				last_display_time = current_time; // Mettre  jour le temps du dernier affichage
 8001c74:	4a15      	ldr	r2, [pc, #84]	; (8001ccc <state_machine+0x288>)
 8001c76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c78:	6013      	str	r3, [r2, #0]
			}

            //printf("print scanning environnment %u\n", DISTANCE_GLOBAL);

			static uint16_t distance;
			uint32_t sum = 0;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	647b      	str	r3, [r7, #68]	; 0x44
			uint8_t valid_sensor_count = 0;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

			for (uint8_t i = 0; i < 5; i++) {
 8001c84:	2300      	movs	r3, #0
 8001c86:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8001c8a:	e044      	b.n	8001d16 <state_machine+0x2d2>
 8001c8c:	20000a44 	.word	0x20000a44
 8001c90:	20000a45 	.word	0x20000a45
 8001c94:	080019bd 	.word	0x080019bd
 8001c98:	20000016 	.word	0x20000016
 8001c9c:	2000001c 	.word	0x2000001c
 8001ca0:	20000048 	.word	0x20000048
 8001ca4:	0800fcd0 	.word	0x0800fcd0
 8001ca8:	2000001a 	.word	0x2000001a
 8001cac:	20000008 	.word	0x20000008
 8001cb0:	0800fce8 	.word	0x0800fce8
 8001cb4:	2000000e 	.word	0x2000000e
 8001cb8:	20000014 	.word	0x20000014
 8001cbc:	20000018 	.word	0x20000018
 8001cc0:	0800fcfc 	.word	0x0800fcfc
 8001cc4:	200010d0 	.word	0x200010d0
 8001cc8:	0800fd08 	.word	0x0800fd08
 8001ccc:	20000a3c 	.word	0x20000a3c
 8001cd0:	0800fd20 	.word	0x0800fd20
 8001cd4:	20000010 	.word	0x20000010
 8001cd8:	0800fd34 	.word	0x0800fd34
				HAL_StatusTypeDef status = HCSR04_get_value(i, &distance);
 8001cdc:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8001ce0:	4972      	ldr	r1, [pc, #456]	; (8001eac <state_machine+0x468>)
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f000 fcce 	bl	8002684 <HCSR04_get_value>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
				if (status == HAL_OK) {
 8001cee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d10a      	bne.n	8001d0c <state_machine+0x2c8>
					sum += distance;
 8001cf6:	4b6d      	ldr	r3, [pc, #436]	; (8001eac <state_machine+0x468>)
 8001cf8:	881b      	ldrh	r3, [r3, #0]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001cfe:	4413      	add	r3, r2
 8001d00:	647b      	str	r3, [r7, #68]	; 0x44
					valid_sensor_count++;
 8001d02:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001d06:	3301      	adds	r3, #1
 8001d08:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
			for (uint8_t i = 0; i < 5; i++) {
 8001d0c:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8001d10:	3301      	adds	r3, #1
 8001d12:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8001d16:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8001d1a:	2b04      	cmp	r3, #4
 8001d1c:	d9de      	bls.n	8001cdc <state_machine+0x298>
				}
			}

			float average_distance;

			if (valid_sensor_count > 0) {
 8001d1e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d017      	beq.n	8001d56 <state_machine+0x312>
				average_distance = (float)sum / valid_sensor_count;
 8001d26:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001d28:	f7fe ffb4 	bl	8000c94 <__aeabi_ui2f>
 8001d2c:	4604      	mov	r4, r0
 8001d2e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7fe ffb2 	bl	8000c9c <__aeabi_i2f>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4620      	mov	r0, r4
 8001d3e:	f7ff f8b5 	bl	8000eac <__aeabi_fdiv>
 8001d42:	4603      	mov	r3, r0
 8001d44:	637b      	str	r3, [r7, #52]	; 0x34
				distance = (uint16_t) average_distance;
 8001d46:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001d48:	f7ff f9c2 	bl	80010d0 <__aeabi_f2uiz>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	b29a      	uxth	r2, r3
 8001d50:	4b56      	ldr	r3, [pc, #344]	; (8001eac <state_machine+0x468>)
 8001d52:	801a      	strh	r2, [r3, #0]
 8001d54:	e002      	b.n	8001d5c <state_machine+0x318>
			} else {
				distance = 0;
 8001d56:	4b55      	ldr	r3, [pc, #340]	; (8001eac <state_machine+0x468>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	801a      	strh	r2, [r3, #0]
			}

			//###########################################################
			//############## !!!!!!!! A SUPPRIMER !!!!!!!! ##############
			//###########################################################
			distance = 2000;
 8001d5c:	4b53      	ldr	r3, [pc, #332]	; (8001eac <state_machine+0x468>)
 8001d5e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001d62:	801a      	strh	r2, [r3, #0]
			//###########################################################
			//###########################################################
			//###########################################################

            //if (DISTANCE_GLOBAL > 0)
            if (distance > 0)
 8001d64:	4b51      	ldr	r3, [pc, #324]	; (8001eac <state_machine+0x468>)
 8001d66:	881b      	ldrh	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d003      	beq.n	8001d74 <state_machine+0x330>
            {
                state = SCREEN_DISPLAY;
 8001d6c:	4b50      	ldr	r3, [pc, #320]	; (8001eb0 <state_machine+0x46c>)
 8001d6e:	2204      	movs	r2, #4
 8001d70:	701a      	strb	r2, [r3, #0]
 8001d72:	e002      	b.n	8001d7a <state_machine+0x336>
            }
            else{
            	state = SCANNING_ENVIRONNEMENT;
 8001d74:	4b4e      	ldr	r3, [pc, #312]	; (8001eb0 <state_machine+0x46c>)
 8001d76:	2202      	movs	r2, #2
 8001d78:	701a      	strb	r2, [r3, #0]
            	//state = PAUSE;
            }

            isClicked();
 8001d7a:	f000 f8b7 	bl	8001eec <isClicked>
            break;
 8001d7e:	e090      	b.n	8001ea2 <state_machine+0x45e>

        case PAUSE:
			if(entrance) {
 8001d80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d03a      	beq.n	8001dfc <state_machine+0x3b8>
				t = 3000;
 8001d86:	4b4b      	ldr	r3, [pc, #300]	; (8001eb4 <state_machine+0x470>)
 8001d88:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001d8c:	601a      	str	r2, [r3, #0]
				//t = 30;
				ILI9341_Puts(x, closeButton.centerY, "Current state : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001d8e:	4b4a      	ldr	r3, [pc, #296]	; (8001eb8 <state_machine+0x474>)
 8001d90:	8818      	ldrh	r0, [r3, #0]
 8001d92:	4b4a      	ldr	r3, [pc, #296]	; (8001ebc <state_machine+0x478>)
 8001d94:	8859      	ldrh	r1, [r3, #2]
 8001d96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001d9a:	9301      	str	r3, [sp, #4]
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	9300      	str	r3, [sp, #0]
 8001da0:	4b47      	ldr	r3, [pc, #284]	; (8001ec0 <state_machine+0x47c>)
 8001da2:	4a48      	ldr	r2, [pc, #288]	; (8001ec4 <state_machine+0x480>)
 8001da4:	f003 f9b6 	bl	8005114 <ILI9341_Puts>
				ILI9341_DrawFilledRectangle((uint16_t)(x + strLenghtState), closeButton.centerY, (uint16_t)(x + strLenghtState + strLenghtScanEnv), y, ILI9341_COLOR_WHITE);
 8001da8:	4b43      	ldr	r3, [pc, #268]	; (8001eb8 <state_machine+0x474>)
 8001daa:	881a      	ldrh	r2, [r3, #0]
 8001dac:	4b46      	ldr	r3, [pc, #280]	; (8001ec8 <state_machine+0x484>)
 8001dae:	881b      	ldrh	r3, [r3, #0]
 8001db0:	4413      	add	r3, r2
 8001db2:	b298      	uxth	r0, r3
 8001db4:	4b41      	ldr	r3, [pc, #260]	; (8001ebc <state_machine+0x478>)
 8001db6:	8859      	ldrh	r1, [r3, #2]
 8001db8:	4b3f      	ldr	r3, [pc, #252]	; (8001eb8 <state_machine+0x474>)
 8001dba:	881a      	ldrh	r2, [r3, #0]
 8001dbc:	4b42      	ldr	r3, [pc, #264]	; (8001ec8 <state_machine+0x484>)
 8001dbe:	881b      	ldrh	r3, [r3, #0]
 8001dc0:	4413      	add	r3, r2
 8001dc2:	b29a      	uxth	r2, r3
 8001dc4:	4b41      	ldr	r3, [pc, #260]	; (8001ecc <state_machine+0x488>)
 8001dc6:	881b      	ldrh	r3, [r3, #0]
 8001dc8:	4413      	add	r3, r2
 8001dca:	b29a      	uxth	r2, r3
 8001dcc:	4b40      	ldr	r3, [pc, #256]	; (8001ed0 <state_machine+0x48c>)
 8001dce:	881b      	ldrh	r3, [r3, #0]
 8001dd0:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001dd4:	9400      	str	r4, [sp, #0]
 8001dd6:	f003 fbc5 	bl	8005564 <ILI9341_DrawFilledRectangle>
				ILI9341_Puts((uint16_t)(x + strLenghtState), closeButton.centerY, "Pause", &Font_7x10, ILI9341_COLOR_BLUE, ILI9341_COLOR_WHITE);
 8001dda:	4b37      	ldr	r3, [pc, #220]	; (8001eb8 <state_machine+0x474>)
 8001ddc:	881a      	ldrh	r2, [r3, #0]
 8001dde:	4b3a      	ldr	r3, [pc, #232]	; (8001ec8 <state_machine+0x484>)
 8001de0:	881b      	ldrh	r3, [r3, #0]
 8001de2:	4413      	add	r3, r2
 8001de4:	b298      	uxth	r0, r3
 8001de6:	4b35      	ldr	r3, [pc, #212]	; (8001ebc <state_machine+0x478>)
 8001de8:	8859      	ldrh	r1, [r3, #2]
 8001dea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dee:	9301      	str	r3, [sp, #4]
 8001df0:	231f      	movs	r3, #31
 8001df2:	9300      	str	r3, [sp, #0]
 8001df4:	4b32      	ldr	r3, [pc, #200]	; (8001ec0 <state_machine+0x47c>)
 8001df6:	4a37      	ldr	r2, [pc, #220]	; (8001ed4 <state_machine+0x490>)
 8001df8:	f003 f98c 	bl	8005114 <ILI9341_Puts>
			}


			if(!t) {
 8001dfc:	4b2d      	ldr	r3, [pc, #180]	; (8001eb4 <state_machine+0x470>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d14b      	bne.n	8001e9c <state_machine+0x458>
				state = SCANNING_ENVIRONNEMENT;
 8001e04:	4b2a      	ldr	r3, [pc, #168]	; (8001eb0 <state_machine+0x46c>)
 8001e06:	2202      	movs	r2, #2
 8001e08:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001e0a:	e047      	b.n	8001e9c <state_machine+0x458>

        case SCREEN_DISPLAY:
            if(entrance)
 8001e0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d046      	beq.n	8001ea0 <state_machine+0x45c>
            {
            	//printf("print screen display %u\n", DISTANCE_GLOBAL);

            	char buffer[50];

				ILI9341_Puts(x, y2, "Distance : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001e12:	4b29      	ldr	r3, [pc, #164]	; (8001eb8 <state_machine+0x474>)
 8001e14:	8818      	ldrh	r0, [r3, #0]
 8001e16:	4b30      	ldr	r3, [pc, #192]	; (8001ed8 <state_machine+0x494>)
 8001e18:	8819      	ldrh	r1, [r3, #0]
 8001e1a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e1e:	9301      	str	r3, [sp, #4]
 8001e20:	2300      	movs	r3, #0
 8001e22:	9300      	str	r3, [sp, #0]
 8001e24:	4b26      	ldr	r3, [pc, #152]	; (8001ec0 <state_machine+0x47c>)
 8001e26:	4a2d      	ldr	r2, [pc, #180]	; (8001edc <state_machine+0x498>)
 8001e28:	f003 f974 	bl	8005114 <ILI9341_Puts>

				sprintf(buffer, "AAAAAAAAAAAAAAAAAAAAAAA");
 8001e2c:	463b      	mov	r3, r7
 8001e2e:	492c      	ldr	r1, [pc, #176]	; (8001ee0 <state_machine+0x49c>)
 8001e30:	4618      	mov	r0, r3
 8001e32:	f007 f991 	bl	8009158 <sprintf>
				ILI9341_Puts((uint16_t)(x + strLenghtDistance), y2, buffer, &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 8001e36:	4b20      	ldr	r3, [pc, #128]	; (8001eb8 <state_machine+0x474>)
 8001e38:	881a      	ldrh	r2, [r3, #0]
 8001e3a:	4b2a      	ldr	r3, [pc, #168]	; (8001ee4 <state_machine+0x4a0>)
 8001e3c:	881b      	ldrh	r3, [r3, #0]
 8001e3e:	4413      	add	r3, r2
 8001e40:	b298      	uxth	r0, r3
 8001e42:	4b25      	ldr	r3, [pc, #148]	; (8001ed8 <state_machine+0x494>)
 8001e44:	8819      	ldrh	r1, [r3, #0]
 8001e46:	463a      	mov	r2, r7
 8001e48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e4c:	9301      	str	r3, [sp, #4]
 8001e4e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e52:	9300      	str	r3, [sp, #0]
 8001e54:	4b1a      	ldr	r3, [pc, #104]	; (8001ec0 <state_machine+0x47c>)
 8001e56:	f003 f95d 	bl	8005114 <ILI9341_Puts>

				//sprintf(buffer, "%d", DISTANCE_GLOBAL);
				sprintf(buffer, "%d", distance);
 8001e5a:	4b14      	ldr	r3, [pc, #80]	; (8001eac <state_machine+0x468>)
 8001e5c:	881b      	ldrh	r3, [r3, #0]
 8001e5e:	461a      	mov	r2, r3
 8001e60:	463b      	mov	r3, r7
 8001e62:	4921      	ldr	r1, [pc, #132]	; (8001ee8 <state_machine+0x4a4>)
 8001e64:	4618      	mov	r0, r3
 8001e66:	f007 f977 	bl	8009158 <sprintf>
				ILI9341_Puts((uint16_t)(x + strLenghtDistance), y2, buffer, &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001e6a:	4b13      	ldr	r3, [pc, #76]	; (8001eb8 <state_machine+0x474>)
 8001e6c:	881a      	ldrh	r2, [r3, #0]
 8001e6e:	4b1d      	ldr	r3, [pc, #116]	; (8001ee4 <state_machine+0x4a0>)
 8001e70:	881b      	ldrh	r3, [r3, #0]
 8001e72:	4413      	add	r3, r2
 8001e74:	b298      	uxth	r0, r3
 8001e76:	4b18      	ldr	r3, [pc, #96]	; (8001ed8 <state_machine+0x494>)
 8001e78:	8819      	ldrh	r1, [r3, #0]
 8001e7a:	463a      	mov	r2, r7
 8001e7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e80:	9301      	str	r3, [sp, #4]
 8001e82:	2300      	movs	r3, #0
 8001e84:	9300      	str	r3, [sp, #0]
 8001e86:	4b0e      	ldr	r3, [pc, #56]	; (8001ec0 <state_machine+0x47c>)
 8001e88:	f003 f944 	bl	8005114 <ILI9341_Puts>

                state = SCANNING_ENVIRONNEMENT;
 8001e8c:	4b08      	ldr	r3, [pc, #32]	; (8001eb0 <state_machine+0x46c>)
 8001e8e:	2202      	movs	r2, #2
 8001e90:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001e92:	e005      	b.n	8001ea0 <state_machine+0x45c>
        default:
            break;
 8001e94:	bf00      	nop
 8001e96:	e004      	b.n	8001ea2 <state_machine+0x45e>
            break;
 8001e98:	bf00      	nop
 8001e9a:	e002      	b.n	8001ea2 <state_machine+0x45e>
			break;
 8001e9c:	bf00      	nop
 8001e9e:	e000      	b.n	8001ea2 <state_machine+0x45e>
            break;
 8001ea0:	bf00      	nop
    }
}
 8001ea2:	bf00      	nop
 8001ea4:	374c      	adds	r7, #76	; 0x4c
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd90      	pop	{r4, r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000a46 	.word	0x20000a46
 8001eb0:	20000a44 	.word	0x20000a44
 8001eb4:	20000a40 	.word	0x20000a40
 8001eb8:	20000016 	.word	0x20000016
 8001ebc:	20000008 	.word	0x20000008
 8001ec0:	20000048 	.word	0x20000048
 8001ec4:	0800fce8 	.word	0x0800fce8
 8001ec8:	2000000e 	.word	0x2000000e
 8001ecc:	20000014 	.word	0x20000014
 8001ed0:	20000018 	.word	0x20000018
 8001ed4:	0800fd38 	.word	0x0800fd38
 8001ed8:	2000001a 	.word	0x2000001a
 8001edc:	0800fd40 	.word	0x0800fd40
 8001ee0:	0800fcd0 	.word	0x0800fcd0
 8001ee4:	20000012 	.word	0x20000012
 8001ee8:	0800fd34 	.word	0x0800fd34

08001eec <isClicked>:




void isClicked(void) {
 8001eec:	b590      	push	{r4, r7, lr}
 8001eee:	b087      	sub	sp, #28
 8001ef0:	af02      	add	r7, sp, #8
	static uint16_t static_x,static_y;
	Sint16 x, y;

	uint16_t x1 = SCREEN_WIDTH/4;
 8001ef2:	2350      	movs	r3, #80	; 0x50
 8001ef4:	81fb      	strh	r3, [r7, #14]
	uint16_t y1 = SCREEN_LENGTH/4;
 8001ef6:	233c      	movs	r3, #60	; 0x3c
 8001ef8:	81bb      	strh	r3, [r7, #12]
	uint16_t x2 = SCREEN_WIDTH - SCREEN_WIDTH/4;
 8001efa:	23f0      	movs	r3, #240	; 0xf0
 8001efc:	817b      	strh	r3, [r7, #10]
	uint16_t y2 = SCREEN_LENGTH/4 + 25;
 8001efe:	2355      	movs	r3, #85	; 0x55
 8001f00:	813b      	strh	r3, [r7, #8]

	//uint16_t delta1 = 2;
	//uint16_t delta2 = y2 - y1 + 15;

	if(XPT2046_getMedianCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE))
 8001f02:	1d39      	adds	r1, r7, #4
 8001f04:	1dbb      	adds	r3, r7, #6
 8001f06:	2201      	movs	r2, #1
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f003 fd4d 	bl	80059a8 <XPT2046_getMedianCoordinates>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d031      	beq.n	8001f78 <isClicked+0x8c>
	{
		static_x = (uint16_t)x;
 8001f14:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	4b19      	ldr	r3, [pc, #100]	; (8001f80 <isClicked+0x94>)
 8001f1c:	801a      	strh	r2, [r3, #0]
		static_y = (uint16_t)y;
 8001f1e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001f22:	b29a      	uxth	r2, r3
 8001f24:	4b17      	ldr	r3, [pc, #92]	; (8001f84 <isClicked+0x98>)
 8001f26:	801a      	strh	r2, [r3, #0]

		if(isClickedOnRectangle(static_x, static_y, x1, y1, x2, y2)) {	
 8001f28:	4b15      	ldr	r3, [pc, #84]	; (8001f80 <isClicked+0x94>)
 8001f2a:	8818      	ldrh	r0, [r3, #0]
 8001f2c:	4b15      	ldr	r3, [pc, #84]	; (8001f84 <isClicked+0x98>)
 8001f2e:	8819      	ldrh	r1, [r3, #0]
 8001f30:	89bc      	ldrh	r4, [r7, #12]
 8001f32:	89fa      	ldrh	r2, [r7, #14]
 8001f34:	893b      	ldrh	r3, [r7, #8]
 8001f36:	9301      	str	r3, [sp, #4]
 8001f38:	897b      	ldrh	r3, [r7, #10]
 8001f3a:	9300      	str	r3, [sp, #0]
 8001f3c:	4623      	mov	r3, r4
 8001f3e:	f7ff fb6b 	bl	8001618 <isClickedOnRectangle>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d003      	beq.n	8001f50 <isClicked+0x64>
			state = PAUSE;
 8001f48:	4b0f      	ldr	r3, [pc, #60]	; (8001f88 <isClicked+0x9c>)
 8001f4a:	2203      	movs	r2, #3
 8001f4c:	701a      	strb	r2, [r3, #0]
		}
		else if(isClickedOnCircle(static_x, static_y, closeButton.centerX, closeButton.centerY, closeButton.radius)) {
			state = MENU_CHOICE;
		}
	}
}
 8001f4e:	e013      	b.n	8001f78 <isClicked+0x8c>
		else if(isClickedOnCircle(static_x, static_y, closeButton.centerX, closeButton.centerY, closeButton.radius)) {
 8001f50:	4b0b      	ldr	r3, [pc, #44]	; (8001f80 <isClicked+0x94>)
 8001f52:	8818      	ldrh	r0, [r3, #0]
 8001f54:	4b0b      	ldr	r3, [pc, #44]	; (8001f84 <isClicked+0x98>)
 8001f56:	8819      	ldrh	r1, [r3, #0]
 8001f58:	4b0c      	ldr	r3, [pc, #48]	; (8001f8c <isClicked+0xa0>)
 8001f5a:	881a      	ldrh	r2, [r3, #0]
 8001f5c:	4b0b      	ldr	r3, [pc, #44]	; (8001f8c <isClicked+0xa0>)
 8001f5e:	885c      	ldrh	r4, [r3, #2]
 8001f60:	4b0a      	ldr	r3, [pc, #40]	; (8001f8c <isClicked+0xa0>)
 8001f62:	889b      	ldrh	r3, [r3, #4]
 8001f64:	9300      	str	r3, [sp, #0]
 8001f66:	4623      	mov	r3, r4
 8001f68:	f7ff fb7d 	bl	8001666 <isClickedOnCircle>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d002      	beq.n	8001f78 <isClicked+0x8c>
			state = MENU_CHOICE;
 8001f72:	4b05      	ldr	r3, [pc, #20]	; (8001f88 <isClicked+0x9c>)
 8001f74:	2201      	movs	r2, #1
 8001f76:	701a      	strb	r2, [r3, #0]
}
 8001f78:	bf00      	nop
 8001f7a:	3714      	adds	r7, #20
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd90      	pop	{r4, r7, pc}
 8001f80:	20000a48 	.word	0x20000a48
 8001f84:	20000a4a 	.word	0x20000a4a
 8001f88:	20000a44 	.word	0x20000a44
 8001f8c:	20000008 	.word	0x20000008

08001f90 <SERVO_init>:
#include "macro_types.h"

#define PERIOD_TIMER 10 //ms
static uint16_t current_position;

void SERVO_init(void){
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af02      	add	r7, sp, #8
    //initialisation et lancement du timer1   une priode de 10 ms
    TIMER_run_us(TIMER1_ID, PERIOD_TIMER*1000, FALSE); //10000us = 10ms
 8001f96:	2200      	movs	r2, #0
 8001f98:	f242 7110 	movw	r1, #10000	; 0x2710
 8001f9c:	2000      	movs	r0, #0
 8001f9e:	f001 faef 	bl	8003580 <TIMER_run_us>
    //activation du signal PWM sur le canal 1 du timer 1 (broche PA8)

    //TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_3, 150, FALSE, FALSE);
    TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_1, 150, FALSE, TRUE);
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	9300      	str	r3, [sp, #0]
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	2296      	movs	r2, #150	; 0x96
 8001faa:	2100      	movs	r1, #0
 8001fac:	2000      	movs	r0, #0
 8001fae:	f001 fc7d 	bl	80038ac <TIMER_enable_PWM>

    //rapport cyclique regl pour une position servo de 50%
    SERVO_set_position(0);
 8001fb2:	2000      	movs	r0, #0
 8001fb4:	f000 f804 	bl	8001fc0 <SERVO_set_position>
}
 8001fb8:	bf00      	nop
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
	...

08001fc0 <SERVO_set_position>:


void SERVO_set_position(uint16_t position) {
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	80fb      	strh	r3, [r7, #6]
    current_position = position;
 8001fca:	4a0c      	ldr	r2, [pc, #48]	; (8001ffc <SERVO_set_position+0x3c>)
 8001fcc:	88fb      	ldrh	r3, [r7, #6]
 8001fce:	8013      	strh	r3, [r2, #0]
    uint16_t servopos;
    TIMER_run_us(TIMER1_ID,10000,FALSE);
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	f242 7110 	movw	r1, #10000	; 0x2710
 8001fd6:	2000      	movs	r0, #0
 8001fd8:	f001 fad2 	bl	8003580 <TIMER_run_us>

    TIMER_set_duty(TIMER1_ID, TIM_CHANNEL_1, position+100);
 8001fdc:	88fb      	ldrh	r3, [r7, #6]
 8001fde:	3364      	adds	r3, #100	; 0x64
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	2000      	movs	r0, #0
 8001fe8:	f001 fedc 	bl	8003da4 <TIMER_set_duty>

    HAL_Delay(25);
 8001fec:	2019      	movs	r0, #25
 8001fee:	f003 fedd 	bl	8005dac <HAL_Delay>
}
 8001ff2:	bf00      	nop
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	20000a4c 	.word	0x20000a4c

08002000 <SERVO_rotation>:

static uint16_t position = 0;

void SERVO_rotation(void) {
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
    static bool_e rotation = TRUE; // Initialisation  true par dfaut

    rotation = (position >= 170) ? !rotation : rotation;
 8002004:	4b1e      	ldr	r3, [pc, #120]	; (8002080 <SERVO_rotation+0x80>)
 8002006:	881b      	ldrh	r3, [r3, #0]
 8002008:	2ba9      	cmp	r3, #169	; 0xa9
 800200a:	d907      	bls.n	800201c <SERVO_rotation+0x1c>
 800200c:	4b1d      	ldr	r3, [pc, #116]	; (8002084 <SERVO_rotation+0x84>)
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2b00      	cmp	r3, #0
 8002012:	bf0c      	ite	eq
 8002014:	2301      	moveq	r3, #1
 8002016:	2300      	movne	r3, #0
 8002018:	b2db      	uxtb	r3, r3
 800201a:	e001      	b.n	8002020 <SERVO_rotation+0x20>
 800201c:	4b19      	ldr	r3, [pc, #100]	; (8002084 <SERVO_rotation+0x84>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a18      	ldr	r2, [pc, #96]	; (8002084 <SERVO_rotation+0x84>)
 8002022:	6013      	str	r3, [r2, #0]

    if (rotation) {										//Test pour viter de faire position - 10 < 0
 8002024:	4b17      	ldr	r3, [pc, #92]	; (8002084 <SERVO_rotation+0x84>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d006      	beq.n	800203a <SERVO_rotation+0x3a>
		position = position + 10;
 800202c:	4b14      	ldr	r3, [pc, #80]	; (8002080 <SERVO_rotation+0x80>)
 800202e:	881b      	ldrh	r3, [r3, #0]
 8002030:	330a      	adds	r3, #10
 8002032:	b29a      	uxth	r2, r3
 8002034:	4b12      	ldr	r3, [pc, #72]	; (8002080 <SERVO_rotation+0x80>)
 8002036:	801a      	strh	r2, [r3, #0]
 8002038:	e017      	b.n	800206a <SERVO_rotation+0x6a>
    } else if(position - 10 > 0) {
 800203a:	4b11      	ldr	r3, [pc, #68]	; (8002080 <SERVO_rotation+0x80>)
 800203c:	881b      	ldrh	r3, [r3, #0]
 800203e:	2b0a      	cmp	r3, #10
 8002040:	d906      	bls.n	8002050 <SERVO_rotation+0x50>
    	position = position - 10;
 8002042:	4b0f      	ldr	r3, [pc, #60]	; (8002080 <SERVO_rotation+0x80>)
 8002044:	881b      	ldrh	r3, [r3, #0]
 8002046:	3b0a      	subs	r3, #10
 8002048:	b29a      	uxth	r2, r3
 800204a:	4b0d      	ldr	r3, [pc, #52]	; (8002080 <SERVO_rotation+0x80>)
 800204c:	801a      	strh	r2, [r3, #0]
 800204e:	e00c      	b.n	800206a <SERVO_rotation+0x6a>
    } else {
    	position = 0;
 8002050:	4b0b      	ldr	r3, [pc, #44]	; (8002080 <SERVO_rotation+0x80>)
 8002052:	2200      	movs	r2, #0
 8002054:	801a      	strh	r2, [r3, #0]
    	rotation = !rotation;
 8002056:	4b0b      	ldr	r3, [pc, #44]	; (8002084 <SERVO_rotation+0x84>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	2b00      	cmp	r3, #0
 800205c:	bf0c      	ite	eq
 800205e:	2301      	moveq	r3, #1
 8002060:	2300      	movne	r3, #0
 8002062:	b2db      	uxtb	r3, r3
 8002064:	461a      	mov	r2, r3
 8002066:	4b07      	ldr	r3, [pc, #28]	; (8002084 <SERVO_rotation+0x84>)
 8002068:	601a      	str	r2, [r3, #0]
    }

    SERVO_set_position(position);
 800206a:	4b05      	ldr	r3, [pc, #20]	; (8002080 <SERVO_rotation+0x80>)
 800206c:	881b      	ldrh	r3, [r3, #0]
 800206e:	4618      	mov	r0, r3
 8002070:	f7ff ffa6 	bl	8001fc0 <SERVO_set_position>

    HAL_Delay(10); //anti-rebond "de fortune" en cadencant la lecture du bouton
 8002074:	200a      	movs	r0, #10
 8002076:	f003 fe99 	bl	8005dac <HAL_Delay>
}
 800207a:	bf00      	nop
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	20000a4e 	.word	0x20000a4e
 8002084:	20000020 	.word	0x20000020

08002088 <getPosition>:

uint16_t getPosition(void){
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
	return position;
 800208c:	4b02      	ldr	r3, [pc, #8]	; (8002098 <getPosition+0x10>)
 800208e:	881b      	ldrh	r3, [r3, #0]
}
 8002090:	4618      	mov	r0, r3
 8002092:	46bd      	mov	sp, r7
 8002094:	bc80      	pop	{r7}
 8002096:	4770      	bx	lr
 8002098:	20000a4e 	.word	0x20000a4e

0800209c <HCSR04_state_machine>:
 * @note cette fonction n'utilise que des fonctions publiques. Elle peut donc tre duplique  l'extrieur de ce module logiciel.
 */

/**/
void HCSR04_state_machine(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af02      	add	r7, sp, #8
	static uint32_t tlocal;
	static uint8_t id_sensor;
	uint16_t distance;

	//ne pas oublier d'appeler en tche de fond cette fonction.
	HCSR04_process_main();
 80020a2:	f000 f9ef 	bl	8002484 <HCSR04_process_main>


	switch(state)
 80020a6:	4b37      	ldr	r3, [pc, #220]	; (8002184 <HCSR04_state_machine+0xe8>)
 80020a8:	781b      	ldrb	r3, [r3, #0]
 80020aa:	2b05      	cmp	r3, #5
 80020ac:	d861      	bhi.n	8002172 <HCSR04_state_machine+0xd6>
 80020ae:	a201      	add	r2, pc, #4	; (adr r2, 80020b4 <HCSR04_state_machine+0x18>)
 80020b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020b4:	080020cd 	.word	0x080020cd
 80020b8:	08002173 	.word	0x08002173
 80020bc:	080020f3 	.word	0x080020f3
 80020c0:	08002173 	.word	0x08002173
 80020c4:	0800210f 	.word	0x0800210f
 80020c8:	0800215b 	.word	0x0800215b
	{
		case INIT:
			if(HCSR04_add(&id_sensor, GPIOC, GPIO_PIN_7, GPIOB, GPIO_PIN_6) != HAL_OK)
 80020cc:	2340      	movs	r3, #64	; 0x40
 80020ce:	9300      	str	r3, [sp, #0]
 80020d0:	4b2d      	ldr	r3, [pc, #180]	; (8002188 <HCSR04_state_machine+0xec>)
 80020d2:	2280      	movs	r2, #128	; 0x80
 80020d4:	492d      	ldr	r1, [pc, #180]	; (800218c <HCSR04_state_machine+0xf0>)
 80020d6:	482e      	ldr	r0, [pc, #184]	; (8002190 <HCSR04_state_machine+0xf4>)
 80020d8:	f000 f860 	bl	800219c <HCSR04_add>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d003      	beq.n	80020ea <HCSR04_state_machine+0x4e>
			{
				//printf("HCSR04 non ajout - erreur gnante\n");
				state = FAIL;
 80020e2:	4b28      	ldr	r3, [pc, #160]	; (8002184 <HCSR04_state_machine+0xe8>)
 80020e4:	2201      	movs	r2, #1
 80020e6:	701a      	strb	r2, [r3, #0]
			else
			{
				//printf("HCSR04 ajout\n");
				state = LAUNCH_MEASURE;
			}
			break;
 80020e8:	e048      	b.n	800217c <HCSR04_state_machine+0xe0>
				state = LAUNCH_MEASURE;
 80020ea:	4b26      	ldr	r3, [pc, #152]	; (8002184 <HCSR04_state_machine+0xe8>)
 80020ec:	2202      	movs	r2, #2
 80020ee:	701a      	strb	r2, [r3, #0]
			break;
 80020f0:	e044      	b.n	800217c <HCSR04_state_machine+0xe0>
		case LAUNCH_MEASURE:
			HCSR04_run_measure(id_sensor);
 80020f2:	4b27      	ldr	r3, [pc, #156]	; (8002190 <HCSR04_state_machine+0xf4>)
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f000 f8b8 	bl	800226c <HCSR04_run_measure>
			tlocal = HAL_GetTick();
 80020fc:	f003 fe4c 	bl	8005d98 <HAL_GetTick>
 8002100:	4603      	mov	r3, r0
 8002102:	4a24      	ldr	r2, [pc, #144]	; (8002194 <HCSR04_state_machine+0xf8>)
 8002104:	6013      	str	r3, [r2, #0]
			state = WAIT_DURING_MEASURE;
 8002106:	4b1f      	ldr	r3, [pc, #124]	; (8002184 <HCSR04_state_machine+0xe8>)
 8002108:	2204      	movs	r2, #4
 800210a:	701a      	strb	r2, [r3, #0]
			break;
 800210c:	e036      	b.n	800217c <HCSR04_state_machine+0xe0>
		case WAIT_DURING_MEASURE:
			switch(HCSR04_get_value(id_sensor, &distance))
 800210e:	4b20      	ldr	r3, [pc, #128]	; (8002190 <HCSR04_state_machine+0xf4>)
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	1dba      	adds	r2, r7, #6
 8002114:	4611      	mov	r1, r2
 8002116:	4618      	mov	r0, r3
 8002118:	f000 fab4 	bl	8002684 <HCSR04_get_value>
 800211c:	4603      	mov	r3, r0
 800211e:	2b03      	cmp	r3, #3
 8002120:	d829      	bhi.n	8002176 <HCSR04_state_machine+0xda>
 8002122:	a201      	add	r2, pc, #4	; (adr r2, 8002128 <HCSR04_state_machine+0x8c>)
 8002124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002128:	08002139 	.word	0x08002139
 800212c:	08002147 	.word	0x08002147
 8002130:	08002157 	.word	0x08002157
 8002134:	0800214f 	.word	0x0800214f
					//rien  faire... on attend...
					break;
				case HAL_OK:
					//printf("sensor %d - distance : %d\n", id_sensor, distance);

					DISTANCE_GLOBAL = distance;
 8002138:	88fa      	ldrh	r2, [r7, #6]
 800213a:	4b17      	ldr	r3, [pc, #92]	; (8002198 <HCSR04_state_machine+0xfc>)
 800213c:	801a      	strh	r2, [r3, #0]

					state = WAIT_BEFORE_NEXT_MEASURE;
 800213e:	4b11      	ldr	r3, [pc, #68]	; (8002184 <HCSR04_state_machine+0xe8>)
 8002140:	2205      	movs	r2, #5
 8002142:	701a      	strb	r2, [r3, #0]
					break;
 8002144:	e008      	b.n	8002158 <HCSR04_state_machine+0xbc>
				case HAL_ERROR:
					//printf("sensor %d - erreur ou mesure non lance\n", id_sensor);
					state = WAIT_BEFORE_NEXT_MEASURE;
 8002146:	4b0f      	ldr	r3, [pc, #60]	; (8002184 <HCSR04_state_machine+0xe8>)
 8002148:	2205      	movs	r2, #5
 800214a:	701a      	strb	r2, [r3, #0]
					break;
 800214c:	e004      	b.n	8002158 <HCSR04_state_machine+0xbc>

				case HAL_TIMEOUT:
					//printf("sensor %d - timeout\n", id_sensor);
					state = WAIT_BEFORE_NEXT_MEASURE;
 800214e:	4b0d      	ldr	r3, [pc, #52]	; (8002184 <HCSR04_state_machine+0xe8>)
 8002150:	2205      	movs	r2, #5
 8002152:	701a      	strb	r2, [r3, #0]
					break;
 8002154:	e000      	b.n	8002158 <HCSR04_state_machine+0xbc>
					break;
 8002156:	bf00      	nop
			}
			break;
 8002158:	e00d      	b.n	8002176 <HCSR04_state_machine+0xda>
		case WAIT_BEFORE_NEXT_MEASURE:
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 800215a:	f003 fe1d 	bl	8005d98 <HAL_GetTick>
 800215e:	4602      	mov	r2, r0
 8002160:	4b0c      	ldr	r3, [pc, #48]	; (8002194 <HCSR04_state_machine+0xf8>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	3364      	adds	r3, #100	; 0x64
 8002166:	429a      	cmp	r2, r3
 8002168:	d907      	bls.n	800217a <HCSR04_state_machine+0xde>
				state = LAUNCH_MEASURE;
 800216a:	4b06      	ldr	r3, [pc, #24]	; (8002184 <HCSR04_state_machine+0xe8>)
 800216c:	2202      	movs	r2, #2
 800216e:	701a      	strb	r2, [r3, #0]
			break;
 8002170:	e003      	b.n	800217a <HCSR04_state_machine+0xde>
		default:
			break;
 8002172:	bf00      	nop
 8002174:	e002      	b.n	800217c <HCSR04_state_machine+0xe0>
			break;
 8002176:	bf00      	nop
 8002178:	e000      	b.n	800217c <HCSR04_state_machine+0xe0>
			break;
 800217a:	bf00      	nop
	}
}
 800217c:	bf00      	nop
 800217e:	3708      	adds	r7, #8
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	20000af4 	.word	0x20000af4
 8002188:	40010c00 	.word	0x40010c00
 800218c:	40011000 	.word	0x40011000
 8002190:	20000af5 	.word	0x20000af5
 8002194:	20000af8 	.word	0x20000af8
 8002198:	200010cc 	.word	0x200010cc

0800219c <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un mme numro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b088      	sub	sp, #32
 80021a0:	af02      	add	r7, sp, #8
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	60b9      	str	r1, [r7, #8]
 80021a6:	603b      	str	r3, [r7, #0]
 80021a8:	4613      	mov	r3, r2
 80021aa:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 80021b0:	2300      	movs	r3, #0
 80021b2:	75bb      	strb	r3, [r7, #22]
 80021b4:	e04c      	b.n	8002250 <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 80021b6:	7dbb      	ldrb	r3, [r7, #22]
 80021b8:	4a29      	ldr	r2, [pc, #164]	; (8002260 <HCSR04_add+0xc4>)
 80021ba:	015b      	lsls	r3, r3, #5
 80021bc:	4413      	add	r3, r2
 80021be:	330e      	adds	r3, #14
 80021c0:	781b      	ldrb	r3, [r3, #0]
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d141      	bne.n	800224a <HCSR04_add+0xae>
		{
			//on a trouv une case libre.
			*id = i;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	7dba      	ldrb	r2, [r7, #22]
 80021ca:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 80021cc:	7dbb      	ldrb	r3, [r7, #22]
 80021ce:	4a24      	ldr	r2, [pc, #144]	; (8002260 <HCSR04_add+0xc4>)
 80021d0:	015b      	lsls	r3, r3, #5
 80021d2:	4413      	add	r3, r2
 80021d4:	330e      	adds	r3, #14
 80021d6:	2201      	movs	r2, #1
 80021d8:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 80021da:	7dbb      	ldrb	r3, [r7, #22]
 80021dc:	4a20      	ldr	r2, [pc, #128]	; (8002260 <HCSR04_add+0xc4>)
 80021de:	015b      	lsls	r3, r3, #5
 80021e0:	4413      	add	r3, r2
 80021e2:	68ba      	ldr	r2, [r7, #8]
 80021e4:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 80021e6:	7dbb      	ldrb	r3, [r7, #22]
 80021e8:	4a1d      	ldr	r2, [pc, #116]	; (8002260 <HCSR04_add+0xc4>)
 80021ea:	015b      	lsls	r3, r3, #5
 80021ec:	4413      	add	r3, r2
 80021ee:	3304      	adds	r3, #4
 80021f0:	88fa      	ldrh	r2, [r7, #6]
 80021f2:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 80021f4:	7dbb      	ldrb	r3, [r7, #22]
 80021f6:	4a1a      	ldr	r2, [pc, #104]	; (8002260 <HCSR04_add+0xc4>)
 80021f8:	015b      	lsls	r3, r3, #5
 80021fa:	4413      	add	r3, r2
 80021fc:	3308      	adds	r3, #8
 80021fe:	683a      	ldr	r2, [r7, #0]
 8002200:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 8002202:	7dbb      	ldrb	r3, [r7, #22]
 8002204:	4a16      	ldr	r2, [pc, #88]	; (8002260 <HCSR04_add+0xc4>)
 8002206:	015b      	lsls	r3, r3, #5
 8002208:	4413      	add	r3, r2
 800220a:	330c      	adds	r3, #12
 800220c:	8c3a      	ldrh	r2, [r7, #32]
 800220e:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 8002210:	8c39      	ldrh	r1, [r7, #32]
 8002212:	2303      	movs	r3, #3
 8002214:	9300      	str	r3, [sp, #0]
 8002216:	2302      	movs	r3, #2
 8002218:	4a12      	ldr	r2, [pc, #72]	; (8002264 <HCSR04_add+0xc8>)
 800221a:	6838      	ldr	r0, [r7, #0]
 800221c:	f000 fcbe 	bl	8002b9c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8002220:	88f9      	ldrh	r1, [r7, #6]
 8002222:	2303      	movs	r3, #3
 8002224:	9300      	str	r3, [sp, #0]
 8002226:	2300      	movs	r3, #0
 8002228:	2201      	movs	r2, #1
 800222a:	68b8      	ldr	r0, [r7, #8]
 800222c:	f000 fcb6 	bl	8002b9c <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 8002230:	8c3b      	ldrh	r3, [r7, #32]
 8002232:	4618      	mov	r0, r3
 8002234:	f000 fb04 	bl	8002840 <EXTI_gpiopin_to_pin_number>
 8002238:	4603      	mov	r3, r0
 800223a:	2201      	movs	r2, #1
 800223c:	4619      	mov	r1, r3
 800223e:	480a      	ldr	r0, [pc, #40]	; (8002268 <HCSR04_add+0xcc>)
 8002240:	f000 fa96 	bl	8002770 <EXTIT_set_callback>
			ret = HAL_OK;
 8002244:	2300      	movs	r3, #0
 8002246:	75fb      	strb	r3, [r7, #23]
			break;
 8002248:	e005      	b.n	8002256 <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 800224a:	7dbb      	ldrb	r3, [r7, #22]
 800224c:	3301      	adds	r3, #1
 800224e:	75bb      	strb	r3, [r7, #22]
 8002250:	7dbb      	ldrb	r3, [r7, #22]
 8002252:	2b04      	cmp	r3, #4
 8002254:	d9af      	bls.n	80021b6 <HCSR04_add+0x1a>
		}
	}

	return ret;
 8002256:	7dfb      	ldrb	r3, [r7, #23]
}
 8002258:	4618      	mov	r0, r3
 800225a:	3718      	adds	r7, #24
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	20000a50 	.word	0x20000a50
 8002264:	10310000 	.word	0x10310000
 8002268:	080022ad 	.word	0x080022ad

0800226c <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	4603      	mov	r3, r0
 8002274:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 8002276:	79fb      	ldrb	r3, [r7, #7]
 8002278:	4a0a      	ldr	r2, [pc, #40]	; (80022a4 <HCSR04_run_measure+0x38>)
 800227a:	015b      	lsls	r3, r3, #5
 800227c:	4413      	add	r3, r2
 800227e:	330e      	adds	r3, #14
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	2b00      	cmp	r3, #0
 8002284:	d009      	beq.n	800229a <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 8002286:	4b08      	ldr	r3, [pc, #32]	; (80022a8 <HCSR04_run_measure+0x3c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d101      	bne.n	8002292 <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 800228e:	f000 f8e1 	bl	8002454 <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 8002292:	79fb      	ldrb	r3, [r7, #7]
 8002294:	4618      	mov	r0, r3
 8002296:	f000 f881 	bl	800239c <HCSR04_trig>
	}
}
 800229a:	bf00      	nop
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
 80022a2:	bf00      	nop
 80022a4:	20000a50 	.word	0x20000a50
 80022a8:	20000af0 	.word	0x20000af0

080022ac <HCSR04_callback>:

/*
 * @brief Fonction de callback devant tre appele uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 80022ac:	b590      	push	{r4, r7, lr}
 80022ae:	b085      	sub	sp, #20
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	4603      	mov	r3, r0
 80022b4:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80022b6:	2300      	movs	r3, #0
 80022b8:	73fb      	strb	r3, [r7, #15]
 80022ba:	e063      	b.n	8002384 <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv !
 80022bc:	7bfb      	ldrb	r3, [r7, #15]
 80022be:	4a36      	ldr	r2, [pc, #216]	; (8002398 <HCSR04_callback+0xec>)
 80022c0:	015b      	lsls	r3, r3, #5
 80022c2:	4413      	add	r3, r2
 80022c4:	330c      	adds	r3, #12
 80022c6:	881b      	ldrh	r3, [r3, #0]
 80022c8:	88fa      	ldrh	r2, [r7, #6]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	d157      	bne.n	800237e <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 80022ce:	7bfb      	ldrb	r3, [r7, #15]
 80022d0:	4a31      	ldr	r2, [pc, #196]	; (8002398 <HCSR04_callback+0xec>)
 80022d2:	015b      	lsls	r3, r3, #5
 80022d4:	4413      	add	r3, r2
 80022d6:	330e      	adds	r3, #14
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	2b03      	cmp	r3, #3
 80022dc:	d123      	bne.n	8002326 <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 80022de:	7bfb      	ldrb	r3, [r7, #15]
 80022e0:	4a2d      	ldr	r2, [pc, #180]	; (8002398 <HCSR04_callback+0xec>)
 80022e2:	015b      	lsls	r3, r3, #5
 80022e4:	4413      	add	r3, r2
 80022e6:	3308      	adds	r3, #8
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	7bfb      	ldrb	r3, [r7, #15]
 80022ec:	492a      	ldr	r1, [pc, #168]	; (8002398 <HCSR04_callback+0xec>)
 80022ee:	015b      	lsls	r3, r3, #5
 80022f0:	440b      	add	r3, r1
 80022f2:	330c      	adds	r3, #12
 80022f4:	881b      	ldrh	r3, [r3, #0]
 80022f6:	4619      	mov	r1, r3
 80022f8:	4610      	mov	r0, r2
 80022fa:	f004 f995 	bl	8006628 <HAL_GPIO_ReadPin>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b01      	cmp	r3, #1
 8002302:	d143      	bne.n	800238c <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 8002304:	7bfc      	ldrb	r4, [r7, #15]
 8002306:	f000 f89d 	bl	8002444 <HCSR04_ReadTimerUs>
 800230a:	4602      	mov	r2, r0
 800230c:	4922      	ldr	r1, [pc, #136]	; (8002398 <HCSR04_callback+0xec>)
 800230e:	0163      	lsls	r3, r4, #5
 8002310:	440b      	add	r3, r1
 8002312:	3318      	adds	r3, #24
 8002314:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 8002316:	7bfb      	ldrb	r3, [r7, #15]
 8002318:	4a1f      	ldr	r2, [pc, #124]	; (8002398 <HCSR04_callback+0xec>)
 800231a:	015b      	lsls	r3, r3, #5
 800231c:	4413      	add	r3, r2
 800231e:	330e      	adds	r3, #14
 8002320:	2204      	movs	r2, #4
 8002322:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 8002324:	e032      	b.n	800238c <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 8002326:	7bfb      	ldrb	r3, [r7, #15]
 8002328:	4a1b      	ldr	r2, [pc, #108]	; (8002398 <HCSR04_callback+0xec>)
 800232a:	015b      	lsls	r3, r3, #5
 800232c:	4413      	add	r3, r2
 800232e:	330e      	adds	r3, #14
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	2b04      	cmp	r3, #4
 8002334:	d12a      	bne.n	800238c <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 8002336:	7bfb      	ldrb	r3, [r7, #15]
 8002338:	4a17      	ldr	r2, [pc, #92]	; (8002398 <HCSR04_callback+0xec>)
 800233a:	015b      	lsls	r3, r3, #5
 800233c:	4413      	add	r3, r2
 800233e:	3308      	adds	r3, #8
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	7bfb      	ldrb	r3, [r7, #15]
 8002344:	4914      	ldr	r1, [pc, #80]	; (8002398 <HCSR04_callback+0xec>)
 8002346:	015b      	lsls	r3, r3, #5
 8002348:	440b      	add	r3, r1
 800234a:	330c      	adds	r3, #12
 800234c:	881b      	ldrh	r3, [r3, #0]
 800234e:	4619      	mov	r1, r3
 8002350:	4610      	mov	r0, r2
 8002352:	f004 f969 	bl	8006628 <HAL_GPIO_ReadPin>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d117      	bne.n	800238c <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 800235c:	7bfc      	ldrb	r4, [r7, #15]
 800235e:	f000 f871 	bl	8002444 <HCSR04_ReadTimerUs>
 8002362:	4602      	mov	r2, r0
 8002364:	490c      	ldr	r1, [pc, #48]	; (8002398 <HCSR04_callback+0xec>)
 8002366:	0163      	lsls	r3, r4, #5
 8002368:	440b      	add	r3, r1
 800236a:	3314      	adds	r3, #20
 800236c:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 800236e:	7bfb      	ldrb	r3, [r7, #15]
 8002370:	4a09      	ldr	r2, [pc, #36]	; (8002398 <HCSR04_callback+0xec>)
 8002372:	015b      	lsls	r3, r3, #5
 8002374:	4413      	add	r3, r2
 8002376:	330e      	adds	r3, #14
 8002378:	2205      	movs	r2, #5
 800237a:	701a      	strb	r2, [r3, #0]
			break;
 800237c:	e006      	b.n	800238c <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 800237e:	7bfb      	ldrb	r3, [r7, #15]
 8002380:	3301      	adds	r3, #1
 8002382:	73fb      	strb	r3, [r7, #15]
 8002384:	7bfb      	ldrb	r3, [r7, #15]
 8002386:	2b04      	cmp	r3, #4
 8002388:	d998      	bls.n	80022bc <HCSR04_callback+0x10>
		}
	}
}
 800238a:	e000      	b.n	800238e <HCSR04_callback+0xe2>
			break;
 800238c:	bf00      	nop
}
 800238e:	bf00      	nop
 8002390:	3714      	adds	r7, #20
 8002392:	46bd      	mov	sp, r7
 8002394:	bd90      	pop	{r4, r7, pc}
 8002396:	bf00      	nop
 8002398:	20000a50 	.word	0x20000a50

0800239c <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 800239c:	b590      	push	{r4, r7, lr}
 800239e:	b085      	sub	sp, #20
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	4603      	mov	r3, r0
 80023a4:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 80023a6:	79fb      	ldrb	r3, [r7, #7]
 80023a8:	4a25      	ldr	r2, [pc, #148]	; (8002440 <HCSR04_trig+0xa4>)
 80023aa:	015b      	lsls	r3, r3, #5
 80023ac:	4413      	add	r3, r2
 80023ae:	330e      	adds	r3, #14
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d03f      	beq.n	8002436 <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	4a21      	ldr	r2, [pc, #132]	; (8002440 <HCSR04_trig+0xa4>)
 80023ba:	015b      	lsls	r3, r3, #5
 80023bc:	4413      	add	r3, r2
 80023be:	330e      	adds	r3, #14
 80023c0:	2202      	movs	r2, #2
 80023c2:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 80023c4:	79fb      	ldrb	r3, [r7, #7]
 80023c6:	4a1e      	ldr	r2, [pc, #120]	; (8002440 <HCSR04_trig+0xa4>)
 80023c8:	015b      	lsls	r3, r3, #5
 80023ca:	4413      	add	r3, r2
 80023cc:	6818      	ldr	r0, [r3, #0]
 80023ce:	79fb      	ldrb	r3, [r7, #7]
 80023d0:	4a1b      	ldr	r2, [pc, #108]	; (8002440 <HCSR04_trig+0xa4>)
 80023d2:	015b      	lsls	r3, r3, #5
 80023d4:	4413      	add	r3, r2
 80023d6:	3304      	adds	r3, #4
 80023d8:	881b      	ldrh	r3, [r3, #0]
 80023da:	2201      	movs	r2, #1
 80023dc:	4619      	mov	r1, r3
 80023de:	f004 f93a 	bl	8006656 <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 80023e2:	f000 f82f 	bl	8002444 <HCSR04_ReadTimerUs>
 80023e6:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//dlai d'au moins 10us
 80023e8:	bf00      	nop
 80023ea:	f000 f82b 	bl	8002444 <HCSR04_ReadTimerUs>
 80023ee:	4602      	mov	r2, r0
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b09      	cmp	r3, #9
 80023f6:	d9f8      	bls.n	80023ea <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 80023f8:	79fb      	ldrb	r3, [r7, #7]
 80023fa:	4a11      	ldr	r2, [pc, #68]	; (8002440 <HCSR04_trig+0xa4>)
 80023fc:	015b      	lsls	r3, r3, #5
 80023fe:	4413      	add	r3, r2
 8002400:	6818      	ldr	r0, [r3, #0]
 8002402:	79fb      	ldrb	r3, [r7, #7]
 8002404:	4a0e      	ldr	r2, [pc, #56]	; (8002440 <HCSR04_trig+0xa4>)
 8002406:	015b      	lsls	r3, r3, #5
 8002408:	4413      	add	r3, r2
 800240a:	3304      	adds	r3, #4
 800240c:	881b      	ldrh	r3, [r3, #0]
 800240e:	2200      	movs	r2, #0
 8002410:	4619      	mov	r1, r3
 8002412:	f004 f920 	bl	8006656 <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 8002416:	79fb      	ldrb	r3, [r7, #7]
 8002418:	4a09      	ldr	r2, [pc, #36]	; (8002440 <HCSR04_trig+0xa4>)
 800241a:	015b      	lsls	r3, r3, #5
 800241c:	4413      	add	r3, r2
 800241e:	330e      	adds	r3, #14
 8002420:	2203      	movs	r2, #3
 8002422:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 8002424:	79fc      	ldrb	r4, [r7, #7]
 8002426:	f003 fcb7 	bl	8005d98 <HAL_GetTick>
 800242a:	4602      	mov	r2, r0
 800242c:	4904      	ldr	r1, [pc, #16]	; (8002440 <HCSR04_trig+0xa4>)
 800242e:	0163      	lsls	r3, r4, #5
 8002430:	440b      	add	r3, r1
 8002432:	3310      	adds	r3, #16
 8002434:	601a      	str	r2, [r3, #0]
	}
}
 8002436:	bf00      	nop
 8002438:	3714      	adds	r7, #20
 800243a:	46bd      	mov	sp, r7
 800243c:	bd90      	pop	{r4, r7, pc}
 800243e:	bf00      	nop
 8002440:	20000a50 	.word	0x20000a50

08002444 <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu' 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette rsolution correspond  0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 8002448:	2000      	movs	r0, #0
 800244a:	f001 f9e1 	bl	8003810 <TIMER_read>
 800244e:	4603      	mov	r3, r0
}
 8002450:	4618      	mov	r0, r3
 8002452:	bd80      	pop	{r7, pc}

08002454 <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 8002458:	2200      	movs	r2, #0
 800245a:	f242 7110 	movw	r1, #10000	; 0x2710
 800245e:	2000      	movs	r0, #0
 8002460:	f001 f88e 	bl	8003580 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 8002464:	21a0      	movs	r1, #160	; 0xa0
 8002466:	2000      	movs	r0, #0
 8002468:	f001 fa08 	bl	800387c <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 800246c:	f649 4140 	movw	r1, #40000	; 0x9c40
 8002470:	2000      	movs	r0, #0
 8002472:	f001 f9e1 	bl	8003838 <TIMER_set_period>
	timer_is_running = TRUE;
 8002476:	4b02      	ldr	r3, [pc, #8]	; (8002480 <HCSR04_RunTimerUs+0x2c>)
 8002478:	2201      	movs	r2, #1
 800247a:	601a      	str	r2, [r3, #0]
}
 800247c:	bf00      	nop
 800247e:	bd80      	pop	{r7, pc}
 8002480:	20000af0 	.word	0x20000af0

08002484 <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 800248a:	2300      	movs	r3, #0
 800248c:	71fb      	strb	r3, [r7, #7]
 800248e:	e04e      	b.n	800252e <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 8002490:	79fb      	ldrb	r3, [r7, #7]
 8002492:	4a2b      	ldr	r2, [pc, #172]	; (8002540 <HCSR04_process_main+0xbc>)
 8002494:	015b      	lsls	r3, r3, #5
 8002496:	4413      	add	r3, r2
 8002498:	330e      	adds	r3, #14
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	2b08      	cmp	r3, #8
 800249e:	d840      	bhi.n	8002522 <HCSR04_process_main+0x9e>
 80024a0:	a201      	add	r2, pc, #4	; (adr r2, 80024a8 <HCSR04_process_main+0x24>)
 80024a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024a6:	bf00      	nop
 80024a8:	08002523 	.word	0x08002523
 80024ac:	08002523 	.word	0x08002523
 80024b0:	08002523 	.word	0x08002523
 80024b4:	080024cd 	.word	0x080024cd
 80024b8:	080024cd 	.word	0x080024cd
 80024bc:	080024f5 	.word	0x080024f5
 80024c0:	08002523 	.word	0x08002523
 80024c4:	08002523 	.word	0x08002523
 80024c8:	08002523 	.word	0x08002523
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 80024cc:	f003 fc64 	bl	8005d98 <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	491a      	ldr	r1, [pc, #104]	; (8002540 <HCSR04_process_main+0xbc>)
 80024d6:	015b      	lsls	r3, r3, #5
 80024d8:	440b      	add	r3, r1
 80024da:	3310      	adds	r3, #16
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	2b96      	cmp	r3, #150	; 0x96
 80024e2:	d920      	bls.n	8002526 <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 80024e4:	79fb      	ldrb	r3, [r7, #7]
 80024e6:	4a16      	ldr	r2, [pc, #88]	; (8002540 <HCSR04_process_main+0xbc>)
 80024e8:	015b      	lsls	r3, r3, #5
 80024ea:	4413      	add	r3, r2
 80024ec:	330e      	adds	r3, #14
 80024ee:	2206      	movs	r2, #6
 80024f0:	701a      	strb	r2, [r3, #0]
				}
				break;
 80024f2:	e018      	b.n	8002526 <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement reu un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 80024f4:	79fb      	ldrb	r3, [r7, #7]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f000 f824 	bl	8002544 <HCSR04_compute_distance>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d107      	bne.n	8002512 <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 8002502:	79fb      	ldrb	r3, [r7, #7]
 8002504:	4a0e      	ldr	r2, [pc, #56]	; (8002540 <HCSR04_process_main+0xbc>)
 8002506:	015b      	lsls	r3, r3, #5
 8002508:	4413      	add	r3, r2
 800250a:	330e      	adds	r3, #14
 800250c:	2208      	movs	r2, #8
 800250e:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 8002510:	e00a      	b.n	8002528 <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 8002512:	79fb      	ldrb	r3, [r7, #7]
 8002514:	4a0a      	ldr	r2, [pc, #40]	; (8002540 <HCSR04_process_main+0xbc>)
 8002516:	015b      	lsls	r3, r3, #5
 8002518:	4413      	add	r3, r2
 800251a:	330e      	adds	r3, #14
 800251c:	2207      	movs	r2, #7
 800251e:	701a      	strb	r2, [r3, #0]
				break;
 8002520:	e002      	b.n	8002528 <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien  faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 8002522:	bf00      	nop
 8002524:	e000      	b.n	8002528 <HCSR04_process_main+0xa4>
				break;
 8002526:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8002528:	79fb      	ldrb	r3, [r7, #7]
 800252a:	3301      	adds	r3, #1
 800252c:	71fb      	strb	r3, [r7, #7]
 800252e:	79fb      	ldrb	r3, [r7, #7]
 8002530:	2b04      	cmp	r3, #4
 8002532:	d9ad      	bls.n	8002490 <HCSR04_process_main+0xc>
		}
	}
}
 8002534:	bf00      	nop
 8002536:	bf00      	nop
 8002538:	3708      	adds	r7, #8
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	20000a50 	.word	0x20000a50

08002544 <HCSR04_compute_distance>:

static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	4603      	mov	r3, r0
 800254c:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypothse tant qu'on a pas une valeur correcte.
 800254e:	79fb      	ldrb	r3, [r7, #7]
 8002550:	4a48      	ldr	r2, [pc, #288]	; (8002674 <HCSR04_compute_distance+0x130>)
 8002552:	015b      	lsls	r3, r3, #5
 8002554:	4413      	add	r3, r2
 8002556:	331c      	adds	r3, #28
 8002558:	2200      	movs	r2, #0
 800255a:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 800255c:	79fb      	ldrb	r3, [r7, #7]
 800255e:	4a45      	ldr	r2, [pc, #276]	; (8002674 <HCSR04_compute_distance+0x130>)
 8002560:	015b      	lsls	r3, r3, #5
 8002562:	4413      	add	r3, r2
 8002564:	330e      	adds	r3, #14
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	2b05      	cmp	r3, #5
 800256a:	d001      	beq.n	8002570 <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e07d      	b.n	800266c <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 8002570:	79fb      	ldrb	r3, [r7, #7]
 8002572:	4a40      	ldr	r2, [pc, #256]	; (8002674 <HCSR04_compute_distance+0x130>)
 8002574:	015b      	lsls	r3, r3, #5
 8002576:	4413      	add	r3, r2
 8002578:	3314      	adds	r3, #20
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	79fb      	ldrb	r3, [r7, #7]
 800257e:	493d      	ldr	r1, [pc, #244]	; (8002674 <HCSR04_compute_distance+0x130>)
 8002580:	015b      	lsls	r3, r3, #5
 8002582:	440b      	add	r3, r1
 8002584:	3318      	adds	r3, #24
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	429a      	cmp	r2, r3
 800258a:	d20e      	bcs.n	80025aa <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 800258c:	79fb      	ldrb	r3, [r7, #7]
 800258e:	4a39      	ldr	r2, [pc, #228]	; (8002674 <HCSR04_compute_distance+0x130>)
 8002590:	015b      	lsls	r3, r3, #5
 8002592:	4413      	add	r3, r2
 8002594:	3314      	adds	r3, #20
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	79fa      	ldrb	r2, [r7, #7]
 800259a:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 800259e:	3340      	adds	r3, #64	; 0x40
 80025a0:	4934      	ldr	r1, [pc, #208]	; (8002674 <HCSR04_compute_distance+0x130>)
 80025a2:	0152      	lsls	r2, r2, #5
 80025a4:	440a      	add	r2, r1
 80025a6:	3214      	adds	r2, #20
 80025a8:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 80025aa:	79fb      	ldrb	r3, [r7, #7]
 80025ac:	4a31      	ldr	r2, [pc, #196]	; (8002674 <HCSR04_compute_distance+0x130>)
 80025ae:	015b      	lsls	r3, r3, #5
 80025b0:	4413      	add	r3, r2
 80025b2:	3314      	adds	r3, #20
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	79fb      	ldrb	r3, [r7, #7]
 80025b8:	492e      	ldr	r1, [pc, #184]	; (8002674 <HCSR04_compute_distance+0x130>)
 80025ba:	015b      	lsls	r3, r3, #5
 80025bc:	440b      	add	r3, r1
 80025be:	3318      	adds	r3, #24
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d201      	bcs.n	80025ca <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e050      	b.n	800266c <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 80025ca:	79fb      	ldrb	r3, [r7, #7]
 80025cc:	4a29      	ldr	r2, [pc, #164]	; (8002674 <HCSR04_compute_distance+0x130>)
 80025ce:	015b      	lsls	r3, r3, #5
 80025d0:	4413      	add	r3, r2
 80025d2:	3314      	adds	r3, #20
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	79fb      	ldrb	r3, [r7, #7]
 80025d8:	4926      	ldr	r1, [pc, #152]	; (8002674 <HCSR04_compute_distance+0x130>)
 80025da:	015b      	lsls	r3, r3, #5
 80025dc:	440b      	add	r3, r1
 80025de:	3318      	adds	r3, #24
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim ici en pulses de timer purs
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	4613      	mov	r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	4413      	add	r3, r2
 80025ee:	015b      	lsls	r3, r3, #5
 80025f0:	60fb      	str	r3, [r7, #12]

	uint32_t freq;
	if(HCSR04_TIMER == TIMER1_ID)
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 80025f2:	f004 fc31 	bl	8006e58 <HAL_RCC_GetPCLK2Freq>
 80025f6:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 80025f8:	4b1f      	ldr	r3, [pc, #124]	; (8002678 <HCSR04_compute_distance+0x134>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	0adb      	lsrs	r3, r3, #11
 80025fe:	f003 0307 	and.w	r3, r3, #7
 8002602:	2b00      	cmp	r3, #0
 8002604:	d002      	beq.n	800260c <HCSR04_compute_distance+0xc8>
			freq *= 2;
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	005b      	lsls	r3, r3, #1
 800260a:	60bb      	str	r3, [r7, #8]
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}
	freq /= 1000000;	//frquence exprime en MHz
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	4a1b      	ldr	r2, [pc, #108]	; (800267c <HCSR04_compute_distance+0x138>)
 8002610:	fba2 2303 	umull	r2, r3, r2, r3
 8002614:	0c9b      	lsrs	r3, r3, #18
 8002616:	60bb      	str	r3, [r7, #8]
	if(!freq)
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d101      	bne.n	8002622 <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e024      	b.n	800266c <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 8002622:	68fa      	ldr	r2, [r7, #12]
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	fbb2 f3f3 	udiv	r3, r2, r3
 800262a:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8002632:	fb02 f303 	mul.w	r3, r2, r3
 8002636:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	4a11      	ldr	r2, [pc, #68]	; (8002680 <HCSR04_compute_distance+0x13c>)
 800263c:	fba2 2303 	umull	r2, r3, r2, r3
 8002640:	099b      	lsrs	r3, r3, #6
 8002642:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	085b      	lsrs	r3, r3, #1
 8002648:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del 5m, on considre que la distance n'a pas t acquise (ou bien est infinie)
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002650:	4293      	cmp	r3, r2
 8002652:	d901      	bls.n	8002658 <HCSR04_compute_distance+0x114>
		distance = 0;
 8002654:	2300      	movs	r3, #0
 8002656:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 8002658:	79fb      	ldrb	r3, [r7, #7]
 800265a:	68fa      	ldr	r2, [r7, #12]
 800265c:	b291      	uxth	r1, r2
 800265e:	4a05      	ldr	r2, [pc, #20]	; (8002674 <HCSR04_compute_distance+0x130>)
 8002660:	015b      	lsls	r3, r3, #5
 8002662:	4413      	add	r3, r2
 8002664:	331c      	adds	r3, #28
 8002666:	460a      	mov	r2, r1
 8002668:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 800266a:	2300      	movs	r3, #0
}
 800266c:	4618      	mov	r0, r3
 800266e:	3710      	adds	r7, #16
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	20000a50 	.word	0x20000a50
 8002678:	40021000 	.word	0x40021000
 800267c:	431bde83 	.word	0x431bde83
 8002680:	10624dd3 	.word	0x10624dd3

08002684 <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir t initialis pralablement
 * @pre		distance doit tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 8002684:	b480      	push	{r7}
 8002686:	b085      	sub	sp, #20
 8002688:	af00      	add	r7, sp, #0
 800268a:	4603      	mov	r3, r0
 800268c:	6039      	str	r1, [r7, #0]
 800268e:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 8002690:	2302      	movs	r3, #2
 8002692:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 8002694:	79fb      	ldrb	r3, [r7, #7]
 8002696:	4a1b      	ldr	r2, [pc, #108]	; (8002704 <HCSR04_get_value+0x80>)
 8002698:	015b      	lsls	r3, r3, #5
 800269a:	4413      	add	r3, r2
 800269c:	330e      	adds	r3, #14
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	2b08      	cmp	r3, #8
 80026a2:	d826      	bhi.n	80026f2 <HCSR04_get_value+0x6e>
 80026a4:	a201      	add	r2, pc, #4	; (adr r2, 80026ac <HCSR04_get_value+0x28>)
 80026a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026aa:	bf00      	nop
 80026ac:	080026ed 	.word	0x080026ed
 80026b0:	080026ed 	.word	0x080026ed
 80026b4:	080026f3 	.word	0x080026f3
 80026b8:	080026f3 	.word	0x080026f3
 80026bc:	080026f3 	.word	0x080026f3
 80026c0:	080026f3 	.word	0x080026f3
 80026c4:	080026e7 	.word	0x080026e7
 80026c8:	080026ed 	.word	0x080026ed
 80026cc:	080026d1 	.word	0x080026d1
	{
		case HCSR04_STATE_IDLE:	//on a reu une distance
			*distance = sensors[id].distance;
 80026d0:	79fb      	ldrb	r3, [r7, #7]
 80026d2:	4a0c      	ldr	r2, [pc, #48]	; (8002704 <HCSR04_get_value+0x80>)
 80026d4:	015b      	lsls	r3, r3, #5
 80026d6:	4413      	add	r3, r2
 80026d8:	331c      	adds	r3, #28
 80026da:	881a      	ldrh	r2, [r3, #0]
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 80026e0:	2300      	movs	r3, #0
 80026e2:	73fb      	strb	r3, [r7, #15]
			break;
 80026e4:	e008      	b.n	80026f8 <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 80026e6:	2303      	movs	r3, #3
 80026e8:	73fb      	strb	r3, [r7, #15]
			break;
 80026ea:	e005      	b.n	80026f8 <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc en mesure.
		case HCSR04_STATE_ERROR:						//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	73fb      	strb	r3, [r7, #15]
			break;
 80026f0:	e002      	b.n	80026f8 <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 80026f2:	2302      	movs	r3, #2
 80026f4:	73fb      	strb	r3, [r7, #15]
			break;
 80026f6:	bf00      	nop
	}
	return ret;
 80026f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3714      	adds	r7, #20
 80026fe:	46bd      	mov	sp, r7
 8002700:	bc80      	pop	{r7}
 8002702:	4770      	bx	lr
 8002704:	20000a50 	.word	0x20000a50

08002708 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 800270c:	4b07      	ldr	r3, [pc, #28]	; (800272c <DMA1_Channel1_IRQHandler+0x24>)
 800270e:	2201      	movs	r2, #1
 8002710:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 8002712:	4807      	ldr	r0, [pc, #28]	; (8002730 <DMA1_Channel1_IRQHandler+0x28>)
 8002714:	f003 fcfe 	bl	8006114 <HAL_DMA_IRQHandler>
	if(callback_function)
 8002718:	4b06      	ldr	r3, [pc, #24]	; (8002734 <DMA1_Channel1_IRQHandler+0x2c>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d002      	beq.n	8002726 <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8002720:	4b04      	ldr	r3, [pc, #16]	; (8002734 <DMA1_Channel1_IRQHandler+0x2c>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4798      	blx	r3
}
 8002726:	bf00      	nop
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	20000b44 	.word	0x20000b44
 8002730:	20000afc 	.word	0x20000afc
 8002734:	20000b40 	.word	0x20000b40

08002738 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002746:	2b00      	cmp	r3, #0
 8002748:	db0b      	blt.n	8002762 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800274a:	79fb      	ldrb	r3, [r7, #7]
 800274c:	f003 021f 	and.w	r2, r3, #31
 8002750:	4906      	ldr	r1, [pc, #24]	; (800276c <__NVIC_EnableIRQ+0x34>)
 8002752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002756:	095b      	lsrs	r3, r3, #5
 8002758:	2001      	movs	r0, #1
 800275a:	fa00 f202 	lsl.w	r2, r0, r2
 800275e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002762:	bf00      	nop
 8002764:	370c      	adds	r7, #12
 8002766:	46bd      	mov	sp, r7
 8002768:	bc80      	pop	{r7}
 800276a:	4770      	bx	lr
 800276c:	e000e100 	.word	0xe000e100

08002770 <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	460b      	mov	r3, r1
 800277a:	607a      	str	r2, [r7, #4]
 800277c:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 800277e:	7afb      	ldrb	r3, [r7, #11]
 8002780:	4907      	ldr	r1, [pc, #28]	; (80027a0 <EXTIT_set_callback+0x30>)
 8002782:	68fa      	ldr	r2, [r7, #12]
 8002784:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d003      	beq.n	8002796 <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 800278e:	7afb      	ldrb	r3, [r7, #11]
 8002790:	4618      	mov	r0, r3
 8002792:	f000 f807 	bl	80027a4 <EXTIT_enable>
}
 8002796:	bf00      	nop
 8002798:	3710      	adds	r7, #16
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	20000b48 	.word	0x20000b48

080027a4 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	4603      	mov	r3, r0
 80027ac:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 80027ae:	79fb      	ldrb	r3, [r7, #7]
 80027b0:	2b0f      	cmp	r3, #15
 80027b2:	d80c      	bhi.n	80027ce <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 80027b4:	79fb      	ldrb	r3, [r7, #7]
 80027b6:	2201      	movs	r2, #1
 80027b8:	fa02 f303 	lsl.w	r3, r2, r3
 80027bc:	b21a      	sxth	r2, r3
 80027be:	4b1f      	ldr	r3, [pc, #124]	; (800283c <EXTIT_enable+0x98>)
 80027c0:	881b      	ldrh	r3, [r3, #0]
 80027c2:	b21b      	sxth	r3, r3
 80027c4:	4313      	orrs	r3, r2
 80027c6:	b21b      	sxth	r3, r3
 80027c8:	b29a      	uxth	r2, r3
 80027ca:	4b1c      	ldr	r3, [pc, #112]	; (800283c <EXTIT_enable+0x98>)
 80027cc:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 80027ce:	79fb      	ldrb	r3, [r7, #7]
 80027d0:	2b04      	cmp	r3, #4
 80027d2:	d821      	bhi.n	8002818 <EXTIT_enable+0x74>
 80027d4:	a201      	add	r2, pc, #4	; (adr r2, 80027dc <EXTIT_enable+0x38>)
 80027d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027da:	bf00      	nop
 80027dc:	080027f1 	.word	0x080027f1
 80027e0:	080027f9 	.word	0x080027f9
 80027e4:	08002801 	.word	0x08002801
 80027e8:	08002809 	.word	0x08002809
 80027ec:	08002811 	.word	0x08002811
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 80027f0:	2006      	movs	r0, #6
 80027f2:	f7ff ffa1 	bl	8002738 <__NVIC_EnableIRQ>
 80027f6:	e01d      	b.n	8002834 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 80027f8:	2007      	movs	r0, #7
 80027fa:	f7ff ff9d 	bl	8002738 <__NVIC_EnableIRQ>
 80027fe:	e019      	b.n	8002834 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 8002800:	2008      	movs	r0, #8
 8002802:	f7ff ff99 	bl	8002738 <__NVIC_EnableIRQ>
 8002806:	e015      	b.n	8002834 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 8002808:	2009      	movs	r0, #9
 800280a:	f7ff ff95 	bl	8002738 <__NVIC_EnableIRQ>
 800280e:	e011      	b.n	8002834 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 8002810:	200a      	movs	r0, #10
 8002812:	f7ff ff91 	bl	8002738 <__NVIC_EnableIRQ>
 8002816:	e00d      	b.n	8002834 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 8002818:	79fb      	ldrb	r3, [r7, #7]
 800281a:	2b09      	cmp	r3, #9
 800281c:	d803      	bhi.n	8002826 <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 800281e:	2017      	movs	r0, #23
 8002820:	f7ff ff8a 	bl	8002738 <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 8002824:	e005      	b.n	8002832 <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 8002826:	79fb      	ldrb	r3, [r7, #7]
 8002828:	2b0f      	cmp	r3, #15
 800282a:	d802      	bhi.n	8002832 <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 800282c:	2028      	movs	r0, #40	; 0x28
 800282e:	f7ff ff83 	bl	8002738 <__NVIC_EnableIRQ>
			break;
 8002832:	bf00      	nop
	}
}
 8002834:	bf00      	nop
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	20000b88 	.word	0x20000b88

08002840 <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 8002840:	b480      	push	{r7}
 8002842:	b085      	sub	sp, #20
 8002844:	af00      	add	r7, sp, #0
 8002846:	4603      	mov	r3, r0
 8002848:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 800284a:	23ff      	movs	r3, #255	; 0xff
 800284c:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 800284e:	88fb      	ldrh	r3, [r7, #6]
 8002850:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002854:	f000 80b8 	beq.w	80029c8 <EXTI_gpiopin_to_pin_number+0x188>
 8002858:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800285c:	f300 80b7 	bgt.w	80029ce <EXTI_gpiopin_to_pin_number+0x18e>
 8002860:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002864:	f000 80ad 	beq.w	80029c2 <EXTI_gpiopin_to_pin_number+0x182>
 8002868:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800286c:	f300 80af 	bgt.w	80029ce <EXTI_gpiopin_to_pin_number+0x18e>
 8002870:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002874:	f000 80a2 	beq.w	80029bc <EXTI_gpiopin_to_pin_number+0x17c>
 8002878:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800287c:	f300 80a7 	bgt.w	80029ce <EXTI_gpiopin_to_pin_number+0x18e>
 8002880:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002884:	f000 8097 	beq.w	80029b6 <EXTI_gpiopin_to_pin_number+0x176>
 8002888:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800288c:	f300 809f 	bgt.w	80029ce <EXTI_gpiopin_to_pin_number+0x18e>
 8002890:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002894:	f000 808c 	beq.w	80029b0 <EXTI_gpiopin_to_pin_number+0x170>
 8002898:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800289c:	f300 8097 	bgt.w	80029ce <EXTI_gpiopin_to_pin_number+0x18e>
 80028a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028a4:	f000 8081 	beq.w	80029aa <EXTI_gpiopin_to_pin_number+0x16a>
 80028a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028ac:	f300 808f 	bgt.w	80029ce <EXTI_gpiopin_to_pin_number+0x18e>
 80028b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028b4:	d076      	beq.n	80029a4 <EXTI_gpiopin_to_pin_number+0x164>
 80028b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028ba:	f300 8088 	bgt.w	80029ce <EXTI_gpiopin_to_pin_number+0x18e>
 80028be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028c2:	d06c      	beq.n	800299e <EXTI_gpiopin_to_pin_number+0x15e>
 80028c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028c8:	f300 8081 	bgt.w	80029ce <EXTI_gpiopin_to_pin_number+0x18e>
 80028cc:	2b80      	cmp	r3, #128	; 0x80
 80028ce:	d063      	beq.n	8002998 <EXTI_gpiopin_to_pin_number+0x158>
 80028d0:	2b80      	cmp	r3, #128	; 0x80
 80028d2:	dc7c      	bgt.n	80029ce <EXTI_gpiopin_to_pin_number+0x18e>
 80028d4:	2b20      	cmp	r3, #32
 80028d6:	dc47      	bgt.n	8002968 <EXTI_gpiopin_to_pin_number+0x128>
 80028d8:	2b00      	cmp	r3, #0
 80028da:	dd78      	ble.n	80029ce <EXTI_gpiopin_to_pin_number+0x18e>
 80028dc:	3b01      	subs	r3, #1
 80028de:	2b1f      	cmp	r3, #31
 80028e0:	d875      	bhi.n	80029ce <EXTI_gpiopin_to_pin_number+0x18e>
 80028e2:	a201      	add	r2, pc, #4	; (adr r2, 80028e8 <EXTI_gpiopin_to_pin_number+0xa8>)
 80028e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028e8:	0800296f 	.word	0x0800296f
 80028ec:	08002975 	.word	0x08002975
 80028f0:	080029cf 	.word	0x080029cf
 80028f4:	0800297b 	.word	0x0800297b
 80028f8:	080029cf 	.word	0x080029cf
 80028fc:	080029cf 	.word	0x080029cf
 8002900:	080029cf 	.word	0x080029cf
 8002904:	08002981 	.word	0x08002981
 8002908:	080029cf 	.word	0x080029cf
 800290c:	080029cf 	.word	0x080029cf
 8002910:	080029cf 	.word	0x080029cf
 8002914:	080029cf 	.word	0x080029cf
 8002918:	080029cf 	.word	0x080029cf
 800291c:	080029cf 	.word	0x080029cf
 8002920:	080029cf 	.word	0x080029cf
 8002924:	08002987 	.word	0x08002987
 8002928:	080029cf 	.word	0x080029cf
 800292c:	080029cf 	.word	0x080029cf
 8002930:	080029cf 	.word	0x080029cf
 8002934:	080029cf 	.word	0x080029cf
 8002938:	080029cf 	.word	0x080029cf
 800293c:	080029cf 	.word	0x080029cf
 8002940:	080029cf 	.word	0x080029cf
 8002944:	080029cf 	.word	0x080029cf
 8002948:	080029cf 	.word	0x080029cf
 800294c:	080029cf 	.word	0x080029cf
 8002950:	080029cf 	.word	0x080029cf
 8002954:	080029cf 	.word	0x080029cf
 8002958:	080029cf 	.word	0x080029cf
 800295c:	080029cf 	.word	0x080029cf
 8002960:	080029cf 	.word	0x080029cf
 8002964:	0800298d 	.word	0x0800298d
 8002968:	2b40      	cmp	r3, #64	; 0x40
 800296a:	d012      	beq.n	8002992 <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 800296c:	e02f      	b.n	80029ce <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 800296e:	2300      	movs	r3, #0
 8002970:	73fb      	strb	r3, [r7, #15]
 8002972:	e02d      	b.n	80029d0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 8002974:	2301      	movs	r3, #1
 8002976:	73fb      	strb	r3, [r7, #15]
 8002978:	e02a      	b.n	80029d0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 800297a:	2302      	movs	r3, #2
 800297c:	73fb      	strb	r3, [r7, #15]
 800297e:	e027      	b.n	80029d0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 8002980:	2303      	movs	r3, #3
 8002982:	73fb      	strb	r3, [r7, #15]
 8002984:	e024      	b.n	80029d0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 8002986:	2304      	movs	r3, #4
 8002988:	73fb      	strb	r3, [r7, #15]
 800298a:	e021      	b.n	80029d0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 800298c:	2305      	movs	r3, #5
 800298e:	73fb      	strb	r3, [r7, #15]
 8002990:	e01e      	b.n	80029d0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 8002992:	2306      	movs	r3, #6
 8002994:	73fb      	strb	r3, [r7, #15]
 8002996:	e01b      	b.n	80029d0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 8002998:	2307      	movs	r3, #7
 800299a:	73fb      	strb	r3, [r7, #15]
 800299c:	e018      	b.n	80029d0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 800299e:	2308      	movs	r3, #8
 80029a0:	73fb      	strb	r3, [r7, #15]
 80029a2:	e015      	b.n	80029d0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 80029a4:	2309      	movs	r3, #9
 80029a6:	73fb      	strb	r3, [r7, #15]
 80029a8:	e012      	b.n	80029d0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 80029aa:	230a      	movs	r3, #10
 80029ac:	73fb      	strb	r3, [r7, #15]
 80029ae:	e00f      	b.n	80029d0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 80029b0:	230b      	movs	r3, #11
 80029b2:	73fb      	strb	r3, [r7, #15]
 80029b4:	e00c      	b.n	80029d0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 80029b6:	230c      	movs	r3, #12
 80029b8:	73fb      	strb	r3, [r7, #15]
 80029ba:	e009      	b.n	80029d0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 80029bc:	230d      	movs	r3, #13
 80029be:	73fb      	strb	r3, [r7, #15]
 80029c0:	e006      	b.n	80029d0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 80029c2:	230e      	movs	r3, #14
 80029c4:	73fb      	strb	r3, [r7, #15]
 80029c6:	e003      	b.n	80029d0 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 80029c8:	230f      	movs	r3, #15
 80029ca:	73fb      	strb	r3, [r7, #15]
 80029cc:	e000      	b.n	80029d0 <EXTI_gpiopin_to_pin_number+0x190>
			break;
 80029ce:	bf00      	nop
	}
	return ret;
 80029d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3714      	adds	r7, #20
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bc80      	pop	{r7}
 80029da:	4770      	bx	lr

080029dc <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	4603      	mov	r3, r0
 80029e4:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 80029e6:	79fb      	ldrb	r3, [r7, #7]
 80029e8:	2201      	movs	r2, #1
 80029ea:	fa02 f303 	lsl.w	r3, r2, r3
 80029ee:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 80029f0:	4b10      	ldr	r3, [pc, #64]	; (8002a34 <EXTI_call+0x58>)
 80029f2:	695a      	ldr	r2, [r3, #20]
 80029f4:	89fb      	ldrh	r3, [r7, #14]
 80029f6:	4013      	ands	r3, r2
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d016      	beq.n	8002a2a <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 80029fc:	4a0d      	ldr	r2, [pc, #52]	; (8002a34 <EXTI_call+0x58>)
 80029fe:	89fb      	ldrh	r3, [r7, #14]
 8002a00:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8002a02:	4b0d      	ldr	r3, [pc, #52]	; (8002a38 <EXTI_call+0x5c>)
 8002a04:	881a      	ldrh	r2, [r3, #0]
 8002a06:	89fb      	ldrh	r3, [r7, #14]
 8002a08:	4013      	ands	r3, r2
 8002a0a:	b29b      	uxth	r3, r3
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d00c      	beq.n	8002a2a <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8002a10:	79fb      	ldrb	r3, [r7, #7]
 8002a12:	4a0a      	ldr	r2, [pc, #40]	; (8002a3c <EXTI_call+0x60>)
 8002a14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d006      	beq.n	8002a2a <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8002a1c:	79fb      	ldrb	r3, [r7, #7]
 8002a1e:	4a07      	ldr	r2, [pc, #28]	; (8002a3c <EXTI_call+0x60>)
 8002a20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a24:	89fa      	ldrh	r2, [r7, #14]
 8002a26:	4610      	mov	r0, r2
 8002a28:	4798      	blx	r3
		}
	}
}
 8002a2a:	bf00      	nop
 8002a2c:	3710      	adds	r7, #16
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	40010400 	.word	0x40010400
 8002a38:	20000b88 	.word	0x20000b88
 8002a3c:	20000b48 	.word	0x20000b48

08002a40 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8002a44:	2000      	movs	r0, #0
 8002a46:	f7ff ffc9 	bl	80029dc <EXTI_call>
}
 8002a4a:	bf00      	nop
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8002a52:	2001      	movs	r0, #1
 8002a54:	f7ff ffc2 	bl	80029dc <EXTI_call>
}
 8002a58:	bf00      	nop
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8002a60:	2002      	movs	r0, #2
 8002a62:	f7ff ffbb 	bl	80029dc <EXTI_call>
}
 8002a66:	bf00      	nop
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8002a6e:	2003      	movs	r0, #3
 8002a70:	f7ff ffb4 	bl	80029dc <EXTI_call>
}
 8002a74:	bf00      	nop
 8002a76:	bd80      	pop	{r7, pc}

08002a78 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8002a7c:	2004      	movs	r0, #4
 8002a7e:	f7ff ffad 	bl	80029dc <EXTI_call>
}
 8002a82:	bf00      	nop
 8002a84:	bd80      	pop	{r7, pc}

08002a86 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8002a86:	b580      	push	{r7, lr}
 8002a88:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8002a8a:	2005      	movs	r0, #5
 8002a8c:	f7ff ffa6 	bl	80029dc <EXTI_call>
	EXTI_call(6);
 8002a90:	2006      	movs	r0, #6
 8002a92:	f7ff ffa3 	bl	80029dc <EXTI_call>
	EXTI_call(7);
 8002a96:	2007      	movs	r0, #7
 8002a98:	f7ff ffa0 	bl	80029dc <EXTI_call>
	EXTI_call(8);
 8002a9c:	2008      	movs	r0, #8
 8002a9e:	f7ff ff9d 	bl	80029dc <EXTI_call>
	EXTI_call(9);
 8002aa2:	2009      	movs	r0, #9
 8002aa4:	f7ff ff9a 	bl	80029dc <EXTI_call>
}
 8002aa8:	bf00      	nop
 8002aaa:	bd80      	pop	{r7, pc}

08002aac <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8002ab0:	200a      	movs	r0, #10
 8002ab2:	f7ff ff93 	bl	80029dc <EXTI_call>
	EXTI_call(11);
 8002ab6:	200b      	movs	r0, #11
 8002ab8:	f7ff ff90 	bl	80029dc <EXTI_call>
	EXTI_call(12);
 8002abc:	200c      	movs	r0, #12
 8002abe:	f7ff ff8d 	bl	80029dc <EXTI_call>
	EXTI_call(13);
 8002ac2:	200d      	movs	r0, #13
 8002ac4:	f7ff ff8a 	bl	80029dc <EXTI_call>
	EXTI_call(14);
 8002ac8:	200e      	movs	r0, #14
 8002aca:	f7ff ff87 	bl	80029dc <EXTI_call>
	EXTI_call(15);
 8002ace:	200f      	movs	r0, #15
 8002ad0:	f7ff ff84 	bl	80029dc <EXTI_call>
}
 8002ad4:	bf00      	nop
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b089      	sub	sp, #36	; 0x24
 8002adc:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8002ade:	4b2d      	ldr	r3, [pc, #180]	; (8002b94 <BSP_GPIO_Enable+0xbc>)
 8002ae0:	699b      	ldr	r3, [r3, #24]
 8002ae2:	4a2c      	ldr	r2, [pc, #176]	; (8002b94 <BSP_GPIO_Enable+0xbc>)
 8002ae4:	f043 0304 	orr.w	r3, r3, #4
 8002ae8:	6193      	str	r3, [r2, #24]
 8002aea:	4b2a      	ldr	r3, [pc, #168]	; (8002b94 <BSP_GPIO_Enable+0xbc>)
 8002aec:	699b      	ldr	r3, [r3, #24]
 8002aee:	f003 0304 	and.w	r3, r3, #4
 8002af2:	61bb      	str	r3, [r7, #24]
 8002af4:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002af6:	4b27      	ldr	r3, [pc, #156]	; (8002b94 <BSP_GPIO_Enable+0xbc>)
 8002af8:	699b      	ldr	r3, [r3, #24]
 8002afa:	4a26      	ldr	r2, [pc, #152]	; (8002b94 <BSP_GPIO_Enable+0xbc>)
 8002afc:	f043 0308 	orr.w	r3, r3, #8
 8002b00:	6193      	str	r3, [r2, #24]
 8002b02:	4b24      	ldr	r3, [pc, #144]	; (8002b94 <BSP_GPIO_Enable+0xbc>)
 8002b04:	699b      	ldr	r3, [r3, #24]
 8002b06:	f003 0308 	and.w	r3, r3, #8
 8002b0a:	617b      	str	r3, [r7, #20]
 8002b0c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002b0e:	4b21      	ldr	r3, [pc, #132]	; (8002b94 <BSP_GPIO_Enable+0xbc>)
 8002b10:	699b      	ldr	r3, [r3, #24]
 8002b12:	4a20      	ldr	r2, [pc, #128]	; (8002b94 <BSP_GPIO_Enable+0xbc>)
 8002b14:	f043 0310 	orr.w	r3, r3, #16
 8002b18:	6193      	str	r3, [r2, #24]
 8002b1a:	4b1e      	ldr	r3, [pc, #120]	; (8002b94 <BSP_GPIO_Enable+0xbc>)
 8002b1c:	699b      	ldr	r3, [r3, #24]
 8002b1e:	f003 0310 	and.w	r3, r3, #16
 8002b22:	613b      	str	r3, [r7, #16]
 8002b24:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002b26:	4b1b      	ldr	r3, [pc, #108]	; (8002b94 <BSP_GPIO_Enable+0xbc>)
 8002b28:	699b      	ldr	r3, [r3, #24]
 8002b2a:	4a1a      	ldr	r2, [pc, #104]	; (8002b94 <BSP_GPIO_Enable+0xbc>)
 8002b2c:	f043 0320 	orr.w	r3, r3, #32
 8002b30:	6193      	str	r3, [r2, #24]
 8002b32:	4b18      	ldr	r3, [pc, #96]	; (8002b94 <BSP_GPIO_Enable+0xbc>)
 8002b34:	699b      	ldr	r3, [r3, #24]
 8002b36:	f003 0320 	and.w	r3, r3, #32
 8002b3a:	60fb      	str	r3, [r7, #12]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002b3e:	4b15      	ldr	r3, [pc, #84]	; (8002b94 <BSP_GPIO_Enable+0xbc>)
 8002b40:	699b      	ldr	r3, [r3, #24]
 8002b42:	4a14      	ldr	r2, [pc, #80]	; (8002b94 <BSP_GPIO_Enable+0xbc>)
 8002b44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b48:	6193      	str	r3, [r2, #24]
 8002b4a:	4b12      	ldr	r3, [pc, #72]	; (8002b94 <BSP_GPIO_Enable+0xbc>)
 8002b4c:	699b      	ldr	r3, [r3, #24]
 8002b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b52:	60bb      	str	r3, [r7, #8]
 8002b54:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8002b56:	4b0f      	ldr	r3, [pc, #60]	; (8002b94 <BSP_GPIO_Enable+0xbc>)
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	4a0e      	ldr	r2, [pc, #56]	; (8002b94 <BSP_GPIO_Enable+0xbc>)
 8002b5c:	f043 0301 	orr.w	r3, r3, #1
 8002b60:	6193      	str	r3, [r2, #24]
 8002b62:	4b0c      	ldr	r3, [pc, #48]	; (8002b94 <BSP_GPIO_Enable+0xbc>)
 8002b64:	699b      	ldr	r3, [r3, #24]
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	607b      	str	r3, [r7, #4]
 8002b6c:	687b      	ldr	r3, [r7, #4]

#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
 8002b6e:	4b0a      	ldr	r3, [pc, #40]	; (8002b98 <BSP_GPIO_Enable+0xc0>)
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	61fb      	str	r3, [r7, #28]
 8002b74:	69fb      	ldr	r3, [r7, #28]
 8002b76:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002b7a:	61fb      	str	r3, [r7, #28]
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002b82:	61fb      	str	r3, [r7, #28]
 8002b84:	4a04      	ldr	r2, [pc, #16]	; (8002b98 <BSP_GPIO_Enable+0xc0>)
 8002b86:	69fb      	ldr	r3, [r7, #28]
 8002b88:	6053      	str	r3, [r2, #4]
#endif
}
 8002b8a:	bf00      	nop
 8002b8c:	3724      	adds	r7, #36	; 0x24
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bc80      	pop	{r7}
 8002b92:	4770      	bx	lr
 8002b94:	40021000 	.word	0x40021000
 8002b98:	40010000 	.word	0x40010000

08002b9c <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b088      	sub	sp, #32
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
 8002ba8:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8002bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bb8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8002bba:	f107 0310 	add.w	r3, r7, #16
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	68f8      	ldr	r0, [r7, #12]
 8002bc2:	f003 fbad 	bl	8006320 <HAL_GPIO_Init>
}
 8002bc6:	bf00      	nop
 8002bc8:	3720      	adds	r7, #32
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
	...

08002bd0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002bd4:	f3bf 8f4f 	dsb	sy
}
 8002bd8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002bda:	4b06      	ldr	r3, [pc, #24]	; (8002bf4 <__NVIC_SystemReset+0x24>)
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002be2:	4904      	ldr	r1, [pc, #16]	; (8002bf4 <__NVIC_SystemReset+0x24>)
 8002be4:	4b04      	ldr	r3, [pc, #16]	; (8002bf8 <__NVIC_SystemReset+0x28>)
 8002be6:	4313      	orrs	r3, r2
 8002be8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002bea:	f3bf 8f4f 	dsb	sy
}
 8002bee:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002bf0:	bf00      	nop
 8002bf2:	e7fd      	b.n	8002bf0 <__NVIC_SystemReset+0x20>
 8002bf4:	e000ed00 	.word	0xe000ed00
 8002bf8:	05fa0004 	.word	0x05fa0004

08002bfc <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b08a      	sub	sp, #40	; 0x28
 8002c00:	af02      	add	r7, sp, #8
 8002c02:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	4a80      	ldr	r2, [pc, #512]	; (8002e08 <SPI_Init+0x20c>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d00a      	beq.n	8002c22 <SPI_Init+0x26>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	4a7f      	ldr	r2, [pc, #508]	; (8002e0c <SPI_Init+0x210>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d006      	beq.n	8002c22 <SPI_Init+0x26>
 8002c14:	4a7e      	ldr	r2, [pc, #504]	; (8002e10 <SPI_Init+0x214>)
 8002c16:	211e      	movs	r1, #30
 8002c18:	487e      	ldr	r0, [pc, #504]	; (8002e14 <SPI_Init+0x218>)
 8002c1a:	f006 f9d3 	bl	8008fc4 <printf>
 8002c1e:	f7ff ffd7 	bl	8002bd0 <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	4a79      	ldr	r2, [pc, #484]	; (8002e0c <SPI_Init+0x210>)
 8002c26:	4293      	cmp	r3, r2
 8002c28:	bf0c      	ite	eq
 8002c2a:	2301      	moveq	r3, #1
 8002c2c:	2300      	movne	r3, #0
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 8002c32:	7ffb      	ldrb	r3, [r7, #31]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d130      	bne.n	8002c9a <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 8002c38:	4b77      	ldr	r3, [pc, #476]	; (8002e18 <SPI_Init+0x21c>)
 8002c3a:	699b      	ldr	r3, [r3, #24]
 8002c3c:	4a76      	ldr	r2, [pc, #472]	; (8002e18 <SPI_Init+0x21c>)
 8002c3e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c42:	6193      	str	r3, [r2, #24]
 8002c44:	4b74      	ldr	r3, [pc, #464]	; (8002e18 <SPI_Init+0x21c>)
 8002c46:	699b      	ldr	r3, [r3, #24]
 8002c48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c4c:	61bb      	str	r3, [r7, #24]
 8002c4e:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002c50:	4b71      	ldr	r3, [pc, #452]	; (8002e18 <SPI_Init+0x21c>)
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	4a70      	ldr	r2, [pc, #448]	; (8002e18 <SPI_Init+0x21c>)
 8002c56:	f043 0304 	orr.w	r3, r3, #4
 8002c5a:	6193      	str	r3, [r2, #24]
 8002c5c:	4b6e      	ldr	r3, [pc, #440]	; (8002e18 <SPI_Init+0x21c>)
 8002c5e:	699b      	ldr	r3, [r3, #24]
 8002c60:	f003 0304 	and.w	r3, r3, #4
 8002c64:	617b      	str	r3, [r7, #20]
 8002c66:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002c68:	2303      	movs	r3, #3
 8002c6a:	9300      	str	r3, [sp, #0]
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	2202      	movs	r2, #2
 8002c70:	2120      	movs	r1, #32
 8002c72:	486a      	ldr	r0, [pc, #424]	; (8002e1c <SPI_Init+0x220>)
 8002c74:	f7ff ff92 	bl	8002b9c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002c78:	2303      	movs	r3, #3
 8002c7a:	9300      	str	r3, [sp, #0]
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	2200      	movs	r2, #0
 8002c80:	2140      	movs	r1, #64	; 0x40
 8002c82:	4866      	ldr	r0, [pc, #408]	; (8002e1c <SPI_Init+0x220>)
 8002c84:	f7ff ff8a 	bl	8002b9c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002c88:	2303      	movs	r3, #3
 8002c8a:	9300      	str	r3, [sp, #0]
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	2202      	movs	r2, #2
 8002c90:	2180      	movs	r1, #128	; 0x80
 8002c92:	4862      	ldr	r0, [pc, #392]	; (8002e1c <SPI_Init+0x220>)
 8002c94:	f7ff ff82 	bl	8002b9c <BSP_GPIO_PinCfg>
 8002c98:	e032      	b.n	8002d00 <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 8002c9a:	4b5f      	ldr	r3, [pc, #380]	; (8002e18 <SPI_Init+0x21c>)
 8002c9c:	69db      	ldr	r3, [r3, #28]
 8002c9e:	4a5e      	ldr	r2, [pc, #376]	; (8002e18 <SPI_Init+0x21c>)
 8002ca0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ca4:	61d3      	str	r3, [r2, #28]
 8002ca6:	4b5c      	ldr	r3, [pc, #368]	; (8002e18 <SPI_Init+0x21c>)
 8002ca8:	69db      	ldr	r3, [r3, #28]
 8002caa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cae:	613b      	str	r3, [r7, #16]
 8002cb0:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8002cb2:	4b59      	ldr	r3, [pc, #356]	; (8002e18 <SPI_Init+0x21c>)
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	4a58      	ldr	r2, [pc, #352]	; (8002e18 <SPI_Init+0x21c>)
 8002cb8:	f043 0308 	orr.w	r3, r3, #8
 8002cbc:	6193      	str	r3, [r2, #24]
 8002cbe:	4b56      	ldr	r3, [pc, #344]	; (8002e18 <SPI_Init+0x21c>)
 8002cc0:	699b      	ldr	r3, [r3, #24]
 8002cc2:	f003 0308 	and.w	r3, r3, #8
 8002cc6:	60fb      	str	r3, [r7, #12]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002cca:	2303      	movs	r3, #3
 8002ccc:	9300      	str	r3, [sp, #0]
 8002cce:	2301      	movs	r3, #1
 8002cd0:	2202      	movs	r2, #2
 8002cd2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002cd6:	4852      	ldr	r0, [pc, #328]	; (8002e20 <SPI_Init+0x224>)
 8002cd8:	f7ff ff60 	bl	8002b9c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002cdc:	2303      	movs	r3, #3
 8002cde:	9300      	str	r3, [sp, #0]
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ce8:	484d      	ldr	r0, [pc, #308]	; (8002e20 <SPI_Init+0x224>)
 8002cea:	f7ff ff57 	bl	8002b9c <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002cee:	2303      	movs	r3, #3
 8002cf0:	9300      	str	r3, [sp, #0]
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cfa:	4849      	ldr	r0, [pc, #292]	; (8002e20 <SPI_Init+0x224>)
 8002cfc:	f7ff ff4e 	bl	8002b9c <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 8002d00:	7ffb      	ldrb	r3, [r7, #31]
 8002d02:	4a48      	ldr	r2, [pc, #288]	; (8002e24 <SPI_Init+0x228>)
 8002d04:	2158      	movs	r1, #88	; 0x58
 8002d06:	fb01 f303 	mul.w	r3, r1, r3
 8002d0a:	4413      	add	r3, r2
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002d10:	7ffb      	ldrb	r3, [r7, #31]
 8002d12:	4a44      	ldr	r2, [pc, #272]	; (8002e24 <SPI_Init+0x228>)
 8002d14:	2158      	movs	r1, #88	; 0x58
 8002d16:	fb01 f303 	mul.w	r3, r1, r3
 8002d1a:	4413      	add	r3, r2
 8002d1c:	331c      	adds	r3, #28
 8002d1e:	2210      	movs	r2, #16
 8002d20:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d22:	7ffb      	ldrb	r3, [r7, #31]
 8002d24:	4a3f      	ldr	r2, [pc, #252]	; (8002e24 <SPI_Init+0x228>)
 8002d26:	2158      	movs	r1, #88	; 0x58
 8002d28:	fb01 f303 	mul.w	r3, r1, r3
 8002d2c:	4413      	add	r3, r2
 8002d2e:	3314      	adds	r3, #20
 8002d30:	2200      	movs	r2, #0
 8002d32:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d34:	7ffb      	ldrb	r3, [r7, #31]
 8002d36:	4a3b      	ldr	r2, [pc, #236]	; (8002e24 <SPI_Init+0x228>)
 8002d38:	2158      	movs	r1, #88	; 0x58
 8002d3a:	fb01 f303 	mul.w	r3, r1, r3
 8002d3e:	4413      	add	r3, r2
 8002d40:	3310      	adds	r3, #16
 8002d42:	2200      	movs	r2, #0
 8002d44:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d46:	7ffb      	ldrb	r3, [r7, #31]
 8002d48:	4a36      	ldr	r2, [pc, #216]	; (8002e24 <SPI_Init+0x228>)
 8002d4a:	2158      	movs	r1, #88	; 0x58
 8002d4c:	fb01 f303 	mul.w	r3, r1, r3
 8002d50:	4413      	add	r3, r2
 8002d52:	3328      	adds	r3, #40	; 0x28
 8002d54:	2200      	movs	r2, #0
 8002d56:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 8002d58:	7ffb      	ldrb	r3, [r7, #31]
 8002d5a:	4a32      	ldr	r2, [pc, #200]	; (8002e24 <SPI_Init+0x228>)
 8002d5c:	2158      	movs	r1, #88	; 0x58
 8002d5e:	fb01 f303 	mul.w	r3, r1, r3
 8002d62:	4413      	add	r3, r2
 8002d64:	332c      	adds	r3, #44	; 0x2c
 8002d66:	2200      	movs	r2, #0
 8002d68:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8002d6a:	7ffb      	ldrb	r3, [r7, #31]
 8002d6c:	4a2d      	ldr	r2, [pc, #180]	; (8002e24 <SPI_Init+0x228>)
 8002d6e:	2158      	movs	r1, #88	; 0x58
 8002d70:	fb01 f303 	mul.w	r3, r1, r3
 8002d74:	4413      	add	r3, r2
 8002d76:	330c      	adds	r3, #12
 8002d78:	2200      	movs	r2, #0
 8002d7a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8002d7c:	7ffb      	ldrb	r3, [r7, #31]
 8002d7e:	4a29      	ldr	r2, [pc, #164]	; (8002e24 <SPI_Init+0x228>)
 8002d80:	2158      	movs	r1, #88	; 0x58
 8002d82:	fb01 f303 	mul.w	r3, r1, r3
 8002d86:	4413      	add	r3, r2
 8002d88:	3308      	adds	r3, #8
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d8e:	7ffb      	ldrb	r3, [r7, #31]
 8002d90:	4a24      	ldr	r2, [pc, #144]	; (8002e24 <SPI_Init+0x228>)
 8002d92:	2158      	movs	r1, #88	; 0x58
 8002d94:	fb01 f303 	mul.w	r3, r1, r3
 8002d98:	4413      	add	r3, r2
 8002d9a:	3320      	adds	r3, #32
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 8002da0:	7ffb      	ldrb	r3, [r7, #31]
 8002da2:	4a20      	ldr	r2, [pc, #128]	; (8002e24 <SPI_Init+0x228>)
 8002da4:	2158      	movs	r1, #88	; 0x58
 8002da6:	fb01 f303 	mul.w	r3, r1, r3
 8002daa:	4413      	add	r3, r2
 8002dac:	3304      	adds	r3, #4
 8002dae:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002db2:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 8002db4:	7ffb      	ldrb	r3, [r7, #31]
 8002db6:	4a1b      	ldr	r2, [pc, #108]	; (8002e24 <SPI_Init+0x228>)
 8002db8:	2158      	movs	r1, #88	; 0x58
 8002dba:	fb01 f303 	mul.w	r3, r1, r3
 8002dbe:	4413      	add	r3, r2
 8002dc0:	3318      	adds	r3, #24
 8002dc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002dc6:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 8002dc8:	7ffb      	ldrb	r3, [r7, #31]
 8002dca:	4a16      	ldr	r2, [pc, #88]	; (8002e24 <SPI_Init+0x228>)
 8002dcc:	2158      	movs	r1, #88	; 0x58
 8002dce:	fb01 f303 	mul.w	r3, r1, r3
 8002dd2:	4413      	add	r3, r2
 8002dd4:	3324      	adds	r3, #36	; 0x24
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 8002dda:	7ffb      	ldrb	r3, [r7, #31]
 8002ddc:	4a11      	ldr	r2, [pc, #68]	; (8002e24 <SPI_Init+0x228>)
 8002dde:	2158      	movs	r1, #88	; 0x58
 8002de0:	fb01 f303 	mul.w	r3, r1, r3
 8002de4:	4413      	add	r3, r2
 8002de6:	3351      	adds	r3, #81	; 0x51
 8002de8:	2200      	movs	r2, #0
 8002dea:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 8002dec:	7ffb      	ldrb	r3, [r7, #31]
 8002dee:	2258      	movs	r2, #88	; 0x58
 8002df0:	fb02 f303 	mul.w	r3, r2, r3
 8002df4:	4a0b      	ldr	r2, [pc, #44]	; (8002e24 <SPI_Init+0x228>)
 8002df6:	4413      	add	r3, r2
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f004 fe1b 	bl	8007a34 <HAL_SPI_Init>
}
 8002dfe:	bf00      	nop
 8002e00:	3720      	adds	r7, #32
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	40013000 	.word	0x40013000
 8002e0c:	40003800 	.word	0x40003800
 8002e10:	0800fd4c 	.word	0x0800fd4c
 8002e14:	0800fd6c 	.word	0x0800fd6c
 8002e18:	40021000 	.word	0x40021000
 8002e1c:	40010800 	.word	0x40010800
 8002e20:	40010c00 	.word	0x40010c00
 8002e24:	20000b8c 	.word	0x20000b8c

08002e28 <SPI_ReadNoRegister>:
 * @brief Cette fonction sert  recevoir une donne sur l'un des bus SPI.
 * @param SPIx est le SPI  lire.
 * @retval cette fonction retourne la donne lue sur le SPI choisi.
 */
uint8_t SPI_ReadNoRegister(SPI_TypeDef* SPIx)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
	uint8_t data;
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	4a14      	ldr	r2, [pc, #80]	; (8002e84 <SPI_ReadNoRegister+0x5c>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d00a      	beq.n	8002e4e <SPI_ReadNoRegister+0x26>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	4a13      	ldr	r2, [pc, #76]	; (8002e88 <SPI_ReadNoRegister+0x60>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d006      	beq.n	8002e4e <SPI_ReadNoRegister+0x26>
 8002e40:	4a12      	ldr	r2, [pc, #72]	; (8002e8c <SPI_ReadNoRegister+0x64>)
 8002e42:	2164      	movs	r1, #100	; 0x64
 8002e44:	4812      	ldr	r0, [pc, #72]	; (8002e90 <SPI_ReadNoRegister+0x68>)
 8002e46:	f006 f8bd 	bl	8008fc4 <printf>
 8002e4a:	f7ff fec1 	bl	8002bd0 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4a0d      	ldr	r2, [pc, #52]	; (8002e88 <SPI_ReadNoRegister+0x60>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	bf0c      	ite	eq
 8002e56:	2301      	moveq	r3, #1
 8002e58:	2300      	movne	r3, #0
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	73fb      	strb	r3, [r7, #15]
	data = 0x00;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Receive(&hSPI[id],&data,1,100);
 8002e62:	7bfb      	ldrb	r3, [r7, #15]
 8002e64:	2258      	movs	r2, #88	; 0x58
 8002e66:	fb02 f303 	mul.w	r3, r2, r3
 8002e6a:	4a0a      	ldr	r2, [pc, #40]	; (8002e94 <SPI_ReadNoRegister+0x6c>)
 8002e6c:	1898      	adds	r0, r3, r2
 8002e6e:	f107 010e 	add.w	r1, r7, #14
 8002e72:	2364      	movs	r3, #100	; 0x64
 8002e74:	2201      	movs	r2, #1
 8002e76:	f004 f98a 	bl	800718e <HAL_SPI_Receive>
	return data;
 8002e7a:	7bbb      	ldrb	r3, [r7, #14]
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3710      	adds	r7, #16
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	40013000 	.word	0x40013000
 8002e88:	40003800 	.word	0x40003800
 8002e8c:	0800fd4c 	.word	0x0800fd4c
 8002e90:	0800fd6c 	.word	0x0800fd6c
 8002e94:	20000b8c 	.word	0x20000b8c

08002e98 <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4a12      	ldr	r2, [pc, #72]	; (8002ef0 <SPI_WriteNoRegister+0x58>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d00a      	beq.n	8002ec2 <SPI_WriteNoRegister+0x2a>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	4a11      	ldr	r2, [pc, #68]	; (8002ef4 <SPI_WriteNoRegister+0x5c>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d006      	beq.n	8002ec2 <SPI_WriteNoRegister+0x2a>
 8002eb4:	4a10      	ldr	r2, [pc, #64]	; (8002ef8 <SPI_WriteNoRegister+0x60>)
 8002eb6:	217f      	movs	r1, #127	; 0x7f
 8002eb8:	4810      	ldr	r0, [pc, #64]	; (8002efc <SPI_WriteNoRegister+0x64>)
 8002eba:	f006 f883 	bl	8008fc4 <printf>
 8002ebe:	f7ff fe87 	bl	8002bd0 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4a0b      	ldr	r2, [pc, #44]	; (8002ef4 <SPI_WriteNoRegister+0x5c>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	bf0c      	ite	eq
 8002eca:	2301      	moveq	r3, #1
 8002ecc:	2300      	movne	r3, #0
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 8002ed2:	7bfb      	ldrb	r3, [r7, #15]
 8002ed4:	2258      	movs	r2, #88	; 0x58
 8002ed6:	fb02 f303 	mul.w	r3, r2, r3
 8002eda:	4a09      	ldr	r2, [pc, #36]	; (8002f00 <SPI_WriteNoRegister+0x68>)
 8002edc:	1898      	adds	r0, r3, r2
 8002ede:	1cf9      	adds	r1, r7, #3
 8002ee0:	2364      	movs	r3, #100	; 0x64
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	f003 fff3 	bl	8006ece <HAL_SPI_Transmit>
}
 8002ee8:	bf00      	nop
 8002eea:	3710      	adds	r7, #16
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	40013000 	.word	0x40013000
 8002ef4:	40003800 	.word	0x40003800
 8002ef8:	0800fd4c 	.word	0x0800fd4c
 8002efc:	0800fd6c 	.word	0x0800fd6c
 8002f00:	20000b8c 	.word	0x20000b8c

08002f04 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b086      	sub	sp, #24
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	60b9      	str	r1, [r7, #8]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	4a12      	ldr	r2, [pc, #72]	; (8002f60 <SPI_WriteMultiNoRegister+0x5c>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d00a      	beq.n	8002f30 <SPI_WriteMultiNoRegister+0x2c>
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	4a11      	ldr	r2, [pc, #68]	; (8002f64 <SPI_WriteMultiNoRegister+0x60>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d006      	beq.n	8002f30 <SPI_WriteMultiNoRegister+0x2c>
 8002f22:	4a11      	ldr	r2, [pc, #68]	; (8002f68 <SPI_WriteMultiNoRegister+0x64>)
 8002f24:	218c      	movs	r1, #140	; 0x8c
 8002f26:	4811      	ldr	r0, [pc, #68]	; (8002f6c <SPI_WriteMultiNoRegister+0x68>)
 8002f28:	f006 f84c 	bl	8008fc4 <printf>
 8002f2c:	f7ff fe50 	bl	8002bd0 <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	4a0c      	ldr	r2, [pc, #48]	; (8002f64 <SPI_WriteMultiNoRegister+0x60>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	bf0c      	ite	eq
 8002f38:	2301      	moveq	r3, #1
 8002f3a:	2300      	movne	r3, #0
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 8002f40:	7dfb      	ldrb	r3, [r7, #23]
 8002f42:	2258      	movs	r2, #88	; 0x58
 8002f44:	fb02 f303 	mul.w	r3, r2, r3
 8002f48:	4a09      	ldr	r2, [pc, #36]	; (8002f70 <SPI_WriteMultiNoRegister+0x6c>)
 8002f4a:	1898      	adds	r0, r3, r2
 8002f4c:	88fa      	ldrh	r2, [r7, #6]
 8002f4e:	2364      	movs	r3, #100	; 0x64
 8002f50:	68b9      	ldr	r1, [r7, #8]
 8002f52:	f003 ffbc 	bl	8006ece <HAL_SPI_Transmit>
}
 8002f56:	bf00      	nop
 8002f58:	3718      	adds	r7, #24
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	40013000 	.word	0x40013000
 8002f64:	40003800 	.word	0x40003800
 8002f68:	0800fd4c 	.word	0x0800fd4c
 8002f6c:	0800fd6c 	.word	0x0800fd6c
 8002f70:	20000b8c 	.word	0x20000b8c

08002f74 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 8002f74:	b480      	push	{r7}
 8002f76:	b085      	sub	sp, #20
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	bf14      	ite	ne
 8002f8c:	2301      	movne	r3, #1
 8002f8e:	2300      	moveq	r3, #0
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4a1e      	ldr	r2, [pc, #120]	; (8003010 <TM_SPI_SetDataSize+0x9c>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	bf0c      	ite	eq
 8002f9c:	2301      	moveq	r3, #1
 8002f9e:	2300      	movne	r3, #0
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 8002fb0:	78fb      	ldrb	r3, [r7, #3]
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d110      	bne.n	8002fd8 <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 8002fb6:	7bbb      	ldrb	r3, [r7, #14]
 8002fb8:	4a16      	ldr	r2, [pc, #88]	; (8003014 <TM_SPI_SetDataSize+0xa0>)
 8002fba:	2158      	movs	r1, #88	; 0x58
 8002fbc:	fb01 f303 	mul.w	r3, r1, r3
 8002fc0:	4413      	add	r3, r2
 8002fc2:	330c      	adds	r3, #12
 8002fc4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002fc8:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	601a      	str	r2, [r3, #0]
 8002fd6:	e00e      	b.n	8002ff6 <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8002fd8:	7bbb      	ldrb	r3, [r7, #14]
 8002fda:	4a0e      	ldr	r2, [pc, #56]	; (8003014 <TM_SPI_SetDataSize+0xa0>)
 8002fdc:	2158      	movs	r1, #88	; 0x58
 8002fde:	fb01 f303 	mul.w	r3, r1, r3
 8002fe2:	4413      	add	r3, r2
 8002fe4:	330c      	adds	r3, #12
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 8003002:	7bfb      	ldrb	r3, [r7, #15]
}
 8003004:	4618      	mov	r0, r3
 8003006:	3714      	adds	r7, #20
 8003008:	46bd      	mov	sp, r7
 800300a:	bc80      	pop	{r7}
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	40003800 	.word	0x40003800
 8003014:	20000b8c 	.word	0x20000b8c

08003018 <__NVIC_SystemReset>:
{
 8003018:	b480      	push	{r7}
 800301a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800301c:	f3bf 8f4f 	dsb	sy
}
 8003020:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003022:	4b06      	ldr	r3, [pc, #24]	; (800303c <__NVIC_SystemReset+0x24>)
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800302a:	4904      	ldr	r1, [pc, #16]	; (800303c <__NVIC_SystemReset+0x24>)
 800302c:	4b04      	ldr	r3, [pc, #16]	; (8003040 <__NVIC_SystemReset+0x28>)
 800302e:	4313      	orrs	r3, r2
 8003030:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003032:	f3bf 8f4f 	dsb	sy
}
 8003036:	bf00      	nop
    __NOP();
 8003038:	bf00      	nop
 800303a:	e7fd      	b.n	8003038 <__NVIC_SystemReset+0x20>
 800303c:	e000ed00 	.word	0xe000ed00
 8003040:	05fa0004 	.word	0x05fa0004

08003044 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8003048:	f7ff fd46 	bl	8002ad8 <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 800304c:	f000 f809 	bl	8003062 <SYS_ClockConfig>
}
 8003050:	bf00      	nop
 8003052:	bd80      	pop	{r7, pc}

08003054 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003058:	2003      	movs	r0, #3
 800305a:	f002 ff97 	bl	8005f8c <HAL_NVIC_SetPriorityGrouping>
}
 800305e:	bf00      	nop
 8003060:	bd80      	pop	{r7, pc}

08003062 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8003062:	b580      	push	{r7, lr}
 8003064:	b090      	sub	sp, #64	; 0x40
 8003066:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8003068:	f107 0318 	add.w	r3, r7, #24
 800306c:	2228      	movs	r2, #40	; 0x28
 800306e:	2100      	movs	r1, #0
 8003070:	4618      	mov	r0, r3
 8003072:	f005 ff93 	bl	8008f9c <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8003076:	2302      	movs	r3, #2
 8003078:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800307a:	2300      	movs	r3, #0
 800307c:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 800307e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8003082:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003084:	2302      	movs	r3, #2
 8003086:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003088:	2310      	movs	r3, #16
 800308a:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 800308c:	2301      	movs	r3, #1
 800308e:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8003090:	2300      	movs	r3, #0
 8003092:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8003094:	2300      	movs	r3, #0
 8003096:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8003098:	f107 0318 	add.w	r3, r7, #24
 800309c:	4618      	mov	r0, r3
 800309e:	f003 faf3 	bl	8006688 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030a2:	2300      	movs	r3, #0
 80030a4:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 80030a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030aa:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 80030ac:	2300      	movs	r3, #0
 80030ae:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030b0:	2302      	movs	r3, #2
 80030b2:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 80030b4:	230f      	movs	r3, #15
 80030b6:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 80030b8:	1d3b      	adds	r3, r7, #4
 80030ba:	2102      	movs	r1, #2
 80030bc:	4618      	mov	r0, r3
 80030be:	f003 fd63 	bl	8006b88 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 80030c2:	f001 fc59 	bl	8004978 <SystemCoreClockUpdate>
}
 80030c6:	bf00      	nop
 80030c8:	3740      	adds	r7, #64	; 0x40
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
	...

080030d0 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80030d8:	2204      	movs	r2, #4
 80030da:	4902      	ldr	r1, [pc, #8]	; (80030e4 <_exit+0x14>)
 80030dc:	2001      	movs	r0, #1
 80030de:	f000 f8db 	bl	8003298 <_write>
	while (1) {
 80030e2:	e7fe      	b.n	80030e2 <_exit+0x12>
 80030e4:	0800fda8 	.word	0x0800fda8

080030e8 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 80030e8:	b480      	push	{r7}
 80030ea:	b083      	sub	sp, #12
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80030f8:	605a      	str	r2, [r3, #4]
	return 0;
 80030fa:	2300      	movs	r3, #0
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	bc80      	pop	{r7}
 8003104:	4770      	bx	lr

08003106 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8003106:	b480      	push	{r7}
 8003108:	af00      	add	r7, sp, #0
	return 1;
 800310a:	2301      	movs	r3, #1
}
 800310c:	4618      	mov	r0, r3
 800310e:	46bd      	mov	sp, r7
 8003110:	bc80      	pop	{r7}
 8003112:	4770      	bx	lr

08003114 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8003114:	b580      	push	{r7, lr}
 8003116:	b082      	sub	sp, #8
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800311e:	f005 fcc9 	bl	8008ab4 <__errno>
 8003122:	4603      	mov	r3, r0
 8003124:	2216      	movs	r2, #22
 8003126:	601a      	str	r2, [r3, #0]
	return (-1);
 8003128:	f04f 33ff 	mov.w	r3, #4294967295
}
 800312c:	4618      	mov	r0, r3
 800312e:	3708      	adds	r7, #8
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}

08003134 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b084      	sub	sp, #16
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800313c:	4b11      	ldr	r3, [pc, #68]	; (8003184 <_sbrk+0x50>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d102      	bne.n	800314a <_sbrk+0x16>
		heap_end = &end;
 8003144:	4b0f      	ldr	r3, [pc, #60]	; (8003184 <_sbrk+0x50>)
 8003146:	4a10      	ldr	r2, [pc, #64]	; (8003188 <_sbrk+0x54>)
 8003148:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800314a:	4b0e      	ldr	r3, [pc, #56]	; (8003184 <_sbrk+0x50>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003150:	4b0c      	ldr	r3, [pc, #48]	; (8003184 <_sbrk+0x50>)
 8003152:	681a      	ldr	r2, [r3, #0]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	4413      	add	r3, r2
 8003158:	466a      	mov	r2, sp
 800315a:	4293      	cmp	r3, r2
 800315c:	d907      	bls.n	800316e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800315e:	f005 fca9 	bl	8008ab4 <__errno>
 8003162:	4603      	mov	r3, r0
 8003164:	220c      	movs	r2, #12
 8003166:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8003168:	f04f 33ff 	mov.w	r3, #4294967295
 800316c:	e006      	b.n	800317c <_sbrk+0x48>
	}

	heap_end += incr;
 800316e:	4b05      	ldr	r3, [pc, #20]	; (8003184 <_sbrk+0x50>)
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	4413      	add	r3, r2
 8003176:	4a03      	ldr	r2, [pc, #12]	; (8003184 <_sbrk+0x50>)
 8003178:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800317a:	68fb      	ldr	r3, [r7, #12]
}
 800317c:	4618      	mov	r0, r3
 800317e:	3710      	adds	r7, #16
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	20000c44 	.word	0x20000c44
 8003188:	200010f8 	.word	0x200010f8

0800318c <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
 8003194:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8003196:	f005 fc8d 	bl	8008ab4 <__errno>
 800319a:	4603      	mov	r3, r0
 800319c:	2200      	movs	r2, #0
 800319e:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 80031a0:	6838      	ldr	r0, [r7, #0]
 80031a2:	f7ff ffc7 	bl	8003134 <_sbrk>
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031ae:	d10b      	bne.n	80031c8 <_sbrk_r+0x3c>
 80031b0:	f005 fc80 	bl	8008ab4 <__errno>
 80031b4:	4603      	mov	r3, r0
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d005      	beq.n	80031c8 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 80031bc:	f005 fc7a 	bl	8008ab4 <__errno>
 80031c0:	4603      	mov	r3, r0
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	601a      	str	r2, [r3, #0]
  return ret;
 80031c8:	68fb      	ldr	r3, [r7, #12]
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3710      	adds	r7, #16
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
	...

080031d4 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 80031d4:	b480      	push	{r7}
 80031d6:	b083      	sub	sp, #12
 80031d8:	af00      	add	r7, sp, #0
 80031da:	4603      	mov	r3, r0
 80031dc:	71fb      	strb	r3, [r7, #7]
 80031de:	460b      	mov	r3, r1
 80031e0:	71bb      	strb	r3, [r7, #6]
 80031e2:	4613      	mov	r3, r2
 80031e4:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 80031e6:	4b08      	ldr	r3, [pc, #32]	; (8003208 <SYS_set_std_usart+0x34>)
 80031e8:	4a08      	ldr	r2, [pc, #32]	; (800320c <SYS_set_std_usart+0x38>)
 80031ea:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 80031ec:	4a08      	ldr	r2, [pc, #32]	; (8003210 <SYS_set_std_usart+0x3c>)
 80031ee:	79fb      	ldrb	r3, [r7, #7]
 80031f0:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 80031f2:	4a08      	ldr	r2, [pc, #32]	; (8003214 <SYS_set_std_usart+0x40>)
 80031f4:	79bb      	ldrb	r3, [r7, #6]
 80031f6:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 80031f8:	4a07      	ldr	r2, [pc, #28]	; (8003218 <SYS_set_std_usart+0x44>)
 80031fa:	797b      	ldrb	r3, [r7, #5]
 80031fc:	7013      	strb	r3, [r2, #0]
}
 80031fe:	bf00      	nop
 8003200:	370c      	adds	r7, #12
 8003202:	46bd      	mov	sp, r7
 8003204:	bc80      	pop	{r7}
 8003206:	4770      	bx	lr
 8003208:	20000c40 	.word	0x20000c40
 800320c:	e5e0e5e0 	.word	0xe5e0e5e0
 8003210:	20000c3e 	.word	0x20000c3e
 8003214:	20000c3c 	.word	0x20000c3c
 8003218:	20000c3d 	.word	0x20000c3d

0800321c <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 800321c:	b580      	push	{r7, lr}
 800321e:	b088      	sub	sp, #32
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8003228:	2300      	movs	r3, #0
 800322a:	61bb      	str	r3, [r7, #24]
	switch (file) {
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d122      	bne.n	8003278 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8003232:	2300      	movs	r3, #0
 8003234:	61fb      	str	r3, [r7, #28]
 8003236:	e01a      	b.n	800326e <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8003238:	bf00      	nop
 800323a:	4b16      	ldr	r3, [pc, #88]	; (8003294 <_read+0x78>)
 800323c:	781b      	ldrb	r3, [r3, #0]
 800323e:	4618      	mov	r0, r3
 8003240:	f000 ffc8 	bl	80041d4 <UART_data_ready>
 8003244:	4603      	mov	r3, r0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d0f7      	beq.n	800323a <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 800324a:	4b12      	ldr	r3, [pc, #72]	; (8003294 <_read+0x78>)
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	4618      	mov	r0, r3
 8003250:	f000 ffde 	bl	8004210 <UART_get_next_byte>
 8003254:	4603      	mov	r3, r0
 8003256:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	1c5a      	adds	r2, r3, #1
 800325c:	60ba      	str	r2, [r7, #8]
 800325e:	7dfa      	ldrb	r2, [r7, #23]
 8003260:	701a      	strb	r2, [r3, #0]
				num++;
 8003262:	69bb      	ldr	r3, [r7, #24]
 8003264:	3301      	adds	r3, #1
 8003266:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	3301      	adds	r3, #1
 800326c:	61fb      	str	r3, [r7, #28]
 800326e:	69fa      	ldr	r2, [r7, #28]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	429a      	cmp	r2, r3
 8003274:	dbe0      	blt.n	8003238 <_read+0x1c>
			}
			break;
 8003276:	e007      	b.n	8003288 <_read+0x6c>
		default:
			errno = EBADF;
 8003278:	f005 fc1c 	bl	8008ab4 <__errno>
 800327c:	4603      	mov	r3, r0
 800327e:	2209      	movs	r2, #9
 8003280:	601a      	str	r2, [r3, #0]
			return -1;
 8003282:	f04f 33ff 	mov.w	r3, #4294967295
 8003286:	e000      	b.n	800328a <_read+0x6e>
	}
	return num;
 8003288:	69bb      	ldr	r3, [r7, #24]
}
 800328a:	4618      	mov	r0, r3
 800328c:	3720      	adds	r7, #32
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	20000c3e 	.word	0x20000c3e

08003298 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8003298:	b580      	push	{r7, lr}
 800329a:	b086      	sub	sp, #24
 800329c:	af00      	add	r7, sp, #0
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	60b9      	str	r1, [r7, #8]
 80032a2:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d003      	beq.n	80032b2 <_write+0x1a>
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d014      	beq.n	80032da <_write+0x42>
 80032b0:	e027      	b.n	8003302 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 80032b2:	2300      	movs	r3, #0
 80032b4:	617b      	str	r3, [r7, #20]
 80032b6:	e00b      	b.n	80032d0 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 80032b8:	4b18      	ldr	r3, [pc, #96]	; (800331c <_write+0x84>)
 80032ba:	7818      	ldrb	r0, [r3, #0]
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	1c5a      	adds	r2, r3, #1
 80032c0:	60ba      	str	r2, [r7, #8]
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	4619      	mov	r1, r3
 80032c6:	f000 ffff 	bl	80042c8 <UART_putc>
			for (n = 0; n < len; n++)
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	3301      	adds	r3, #1
 80032ce:	617b      	str	r3, [r7, #20]
 80032d0:	697a      	ldr	r2, [r7, #20]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	dbef      	blt.n	80032b8 <_write+0x20>
#endif
			}
			break;
 80032d8:	e01b      	b.n	8003312 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 80032da:	2300      	movs	r3, #0
 80032dc:	617b      	str	r3, [r7, #20]
 80032de:	e00b      	b.n	80032f8 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 80032e0:	4b0f      	ldr	r3, [pc, #60]	; (8003320 <_write+0x88>)
 80032e2:	7818      	ldrb	r0, [r3, #0]
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	1c5a      	adds	r2, r3, #1
 80032e8:	60ba      	str	r2, [r7, #8]
 80032ea:	781b      	ldrb	r3, [r3, #0]
 80032ec:	4619      	mov	r1, r3
 80032ee:	f000 ffeb 	bl	80042c8 <UART_putc>
			for (n = 0; n < len; n++)
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	3301      	adds	r3, #1
 80032f6:	617b      	str	r3, [r7, #20]
 80032f8:	697a      	ldr	r2, [r7, #20]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	429a      	cmp	r2, r3
 80032fe:	dbef      	blt.n	80032e0 <_write+0x48>
#endif
			}
			break;
 8003300:	e007      	b.n	8003312 <_write+0x7a>
		default:
			errno = EBADF;
 8003302:	f005 fbd7 	bl	8008ab4 <__errno>
 8003306:	4603      	mov	r3, r0
 8003308:	2209      	movs	r2, #9
 800330a:	601a      	str	r2, [r3, #0]
			return -1;
 800330c:	f04f 33ff 	mov.w	r3, #4294967295
 8003310:	e000      	b.n	8003314 <_write+0x7c>
	}
	return len;
 8003312:	687b      	ldr	r3, [r7, #4]
}
 8003314:	4618      	mov	r0, r3
 8003316:	3718      	adds	r7, #24
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	20000c3c 	.word	0x20000c3c
 8003320:	20000c3d 	.word	0x20000c3d

08003324 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8003324:	b40f      	push	{r0, r1, r2, r3}
 8003326:	b580      	push	{r7, lr}
 8003328:	b0c2      	sub	sp, #264	; 0x108
 800332a:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 800332c:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8003330:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8003334:	4638      	mov	r0, r7
 8003336:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800333a:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800333e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003342:	f008 fb99 	bl	800ba78 <vsnprintf>
 8003346:	4603      	mov	r3, r0
 8003348:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 800334c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003350:	2bff      	cmp	r3, #255	; 0xff
 8003352:	d902      	bls.n	800335a <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8003354:	23ff      	movs	r3, #255	; 0xff
 8003356:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 800335a:	463b      	mov	r3, r7
 800335c:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8003360:	4619      	mov	r1, r3
 8003362:	2001      	movs	r0, #1
 8003364:	f000 fff2 	bl	800434c <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8003368:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 800336c:	4618      	mov	r0, r3
 800336e:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8003372:	46bd      	mov	sp, r7
 8003374:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003378:	b004      	add	sp, #16
 800337a:	4770      	bx	lr

0800337c <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 800337c:	b580      	push	{r7, lr}
 800337e:	b086      	sub	sp, #24
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8003386:	4b52      	ldr	r3, [pc, #328]	; (80034d0 <dump_trap_info+0x154>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a52      	ldr	r2, [pc, #328]	; (80034d4 <dump_trap_info+0x158>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d001      	beq.n	8003394 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8003390:	f7ff fe42 	bl	8003018 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003394:	f3ef 8305 	mrs	r3, IPSR
 8003398:	60fb      	str	r3, [r7, #12]
  return(result);
 800339a:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 800339c:	b2db      	uxtb	r3, r3
 800339e:	4619      	mov	r1, r3
 80033a0:	484d      	ldr	r0, [pc, #308]	; (80034d8 <dump_trap_info+0x15c>)
 80033a2:	f7ff ffbf 	bl	8003324 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	f003 0308 	and.w	r3, r3, #8
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d003      	beq.n	80033b8 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80033b0:	484a      	ldr	r0, [pc, #296]	; (80034dc <dump_trap_info+0x160>)
 80033b2:	f7ff ffb7 	bl	8003324 <dump_printf>
 80033b6:	e002      	b.n	80033be <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80033b8:	4849      	ldr	r0, [pc, #292]	; (80034e0 <dump_trap_info+0x164>)
 80033ba:	f7ff ffb3 	bl	8003324 <dump_printf>

	int offset, i;
	offset = 0;
 80033be:	2300      	movs	r3, #0
 80033c0:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80033c2:	4848      	ldr	r0, [pc, #288]	; (80034e4 <dump_trap_info+0x168>)
 80033c4:	f7ff ffae 	bl	8003324 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	687a      	ldr	r2, [r7, #4]
 80033ce:	4413      	add	r3, r2
 80033d0:	6819      	ldr	r1, [r3, #0]
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	3301      	adds	r3, #1
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	4413      	add	r3, r2
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	461a      	mov	r2, r3
 80033e0:	4841      	ldr	r0, [pc, #260]	; (80034e8 <dump_trap_info+0x16c>)
 80033e2:	f7ff ff9f 	bl	8003324 <dump_printf>
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	3302      	adds	r3, #2
 80033ea:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	687a      	ldr	r2, [r7, #4]
 80033f2:	4413      	add	r3, r2
 80033f4:	6819      	ldr	r1, [r3, #0]
 80033f6:	697b      	ldr	r3, [r7, #20]
 80033f8:	3301      	adds	r3, #1
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	687a      	ldr	r2, [r7, #4]
 80033fe:	4413      	add	r3, r2
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	461a      	mov	r2, r3
 8003404:	4839      	ldr	r0, [pc, #228]	; (80034ec <dump_trap_info+0x170>)
 8003406:	f7ff ff8d 	bl	8003324 <dump_printf>
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	3302      	adds	r3, #2
 800340e:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8003410:	697b      	ldr	r3, [r7, #20]
 8003412:	1c5a      	adds	r2, r3, #1
 8003414:	617a      	str	r2, [r7, #20]
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	4413      	add	r3, r2
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4619      	mov	r1, r3
 8003420:	4833      	ldr	r0, [pc, #204]	; (80034f0 <dump_trap_info+0x174>)
 8003422:	f7ff ff7f 	bl	8003324 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8003426:	697b      	ldr	r3, [r7, #20]
 8003428:	1c5a      	adds	r2, r3, #1
 800342a:	617a      	str	r2, [r7, #20]
 800342c:	009b      	lsls	r3, r3, #2
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	4413      	add	r3, r2
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4619      	mov	r1, r3
 8003436:	482f      	ldr	r0, [pc, #188]	; (80034f4 <dump_trap_info+0x178>)
 8003438:	f7ff ff74 	bl	8003324 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	1c5a      	adds	r2, r3, #1
 8003440:	617a      	str	r2, [r7, #20]
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	687a      	ldr	r2, [r7, #4]
 8003446:	4413      	add	r3, r2
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4619      	mov	r1, r3
 800344c:	482a      	ldr	r0, [pc, #168]	; (80034f8 <dump_trap_info+0x17c>)
 800344e:	f7ff ff69 	bl	8003324 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	1c5a      	adds	r2, r3, #1
 8003456:	617a      	str	r2, [r7, #20]
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	4413      	add	r3, r2
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4619      	mov	r1, r3
 8003462:	4826      	ldr	r0, [pc, #152]	; (80034fc <dump_trap_info+0x180>)
 8003464:	f7ff ff5e 	bl	8003324 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8003468:	4825      	ldr	r0, [pc, #148]	; (8003500 <dump_trap_info+0x184>)
 800346a:	f7ff ff5b 	bl	8003324 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800346e:	2300      	movs	r3, #0
 8003470:	613b      	str	r3, [r7, #16]
 8003472:	e019      	b.n	80034a8 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	3301      	adds	r3, #1
 8003478:	f003 0303 	and.w	r3, r3, #3
 800347c:	2b00      	cmp	r3, #0
 800347e:	d105      	bne.n	800348c <dump_trap_info+0x110>
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d002      	beq.n	800348c <dump_trap_info+0x110>
			dump_printf("\n");
 8003486:	481f      	ldr	r0, [pc, #124]	; (8003504 <dump_trap_info+0x188>)
 8003488:	f7ff ff4c 	bl	8003324 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	1c5a      	adds	r2, r3, #1
 8003490:	617a      	str	r2, [r7, #20]
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	4413      	add	r3, r2
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4619      	mov	r1, r3
 800349c:	481a      	ldr	r0, [pc, #104]	; (8003508 <dump_trap_info+0x18c>)
 800349e:	f7ff ff41 	bl	8003324 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	3301      	adds	r3, #1
 80034a6:	613b      	str	r3, [r7, #16]
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	2b1f      	cmp	r3, #31
 80034ac:	dc06      	bgt.n	80034bc <dump_trap_info+0x140>
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	4413      	add	r3, r2
 80034b6:	4a15      	ldr	r2, [pc, #84]	; (800350c <dump_trap_info+0x190>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d3db      	bcc.n	8003474 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 80034bc:	4811      	ldr	r0, [pc, #68]	; (8003504 <dump_trap_info+0x188>)
 80034be:	f7ff ff31 	bl	8003324 <dump_printf>


	dump_printf("END of Fault Handler\n");
 80034c2:	4813      	ldr	r0, [pc, #76]	; (8003510 <dump_trap_info+0x194>)
 80034c4:	f7ff ff2e 	bl	8003324 <dump_printf>
}
 80034c8:	bf00      	nop
 80034ca:	3718      	adds	r7, #24
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	20000c40 	.word	0x20000c40
 80034d4:	e5e0e5e0 	.word	0xe5e0e5e0
 80034d8:	0800fdec 	.word	0x0800fdec
 80034dc:	0800fe0c 	.word	0x0800fe0c
 80034e0:	0800fe24 	.word	0x0800fe24
 80034e4:	0800fe40 	.word	0x0800fe40
 80034e8:	0800fe54 	.word	0x0800fe54
 80034ec:	0800fe74 	.word	0x0800fe74
 80034f0:	0800fe94 	.word	0x0800fe94
 80034f4:	0800fea4 	.word	0x0800fea4
 80034f8:	0800feb8 	.word	0x0800feb8
 80034fc:	0800fecc 	.word	0x0800fecc
 8003500:	0800fee0 	.word	0x0800fee0
 8003504:	0800fef0 	.word	0x0800fef0
 8003508:	0800fef4 	.word	0x0800fef4
 800350c:	20005000 	.word	0x20005000
 8003510:	0800ff00 	.word	0x0800ff00

08003514 <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
	__asm volatile
 8003514:	f01e 0f04 	tst.w	lr, #4
 8003518:	bf0c      	ite	eq
 800351a:	f3ef 8008 	mrseq	r0, MSP
 800351e:	f3ef 8009 	mrsne	r0, PSP
 8003522:	4671      	mov	r1, lr
 8003524:	f7ff bf2a 	b.w	800337c <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8003528:	bf00      	nop
	...

0800352c <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8003530:	4802      	ldr	r0, [pc, #8]	; (800353c <NMI_Handler+0x10>)
 8003532:	f7ff fef7 	bl	8003324 <dump_printf>
}
 8003536:	bf00      	nop
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	0800ff18 	.word	0x0800ff18

08003540 <SVC_Handler>:

void SVC_Handler(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8003544:	4802      	ldr	r0, [pc, #8]	; (8003550 <SVC_Handler+0x10>)
 8003546:	f7ff feed 	bl	8003324 <dump_printf>
}
 800354a:	bf00      	nop
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	0800ff2c 	.word	0x0800ff2c

08003554 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8003558:	4802      	ldr	r0, [pc, #8]	; (8003564 <DebugMon_Handler+0x10>)
 800355a:	f7ff fee3 	bl	8003324 <dump_printf>
}
 800355e:	bf00      	nop
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	0800ff4c 	.word	0x0800ff4c

08003568 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 800356c:	4802      	ldr	r0, [pc, #8]	; (8003578 <PendSV_Handler+0x10>)
 800356e:	f7ff fed9 	bl	8003324 <dump_printf>
}
 8003572:	bf00      	nop
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	0800ff68 	.word	0x0800ff68
 800357c:	00000000 	.word	0x00000000

08003580 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8003580:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003584:	b090      	sub	sp, #64	; 0x40
 8003586:	af00      	add	r7, sp, #0
 8003588:	4603      	mov	r3, r0
 800358a:	60b9      	str	r1, [r7, #8]
 800358c:	607a      	str	r2, [r7, #4]
 800358e:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 8003590:	7bfb      	ldrb	r3, [r7, #15]
 8003592:	2b03      	cmp	r3, #3
 8003594:	d83e      	bhi.n	8003614 <TIMER_run_us+0x94>
 8003596:	a201      	add	r2, pc, #4	; (adr r2, 800359c <TIMER_run_us+0x1c>)
 8003598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800359c:	080035ad 	.word	0x080035ad
 80035a0:	080035c7 	.word	0x080035c7
 80035a4:	080035e1 	.word	0x080035e1
 80035a8:	080035fb 	.word	0x080035fb
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 80035ac:	4b94      	ldr	r3, [pc, #592]	; (8003800 <TIMER_run_us+0x280>)
 80035ae:	699b      	ldr	r3, [r3, #24]
 80035b0:	4a93      	ldr	r2, [pc, #588]	; (8003800 <TIMER_run_us+0x280>)
 80035b2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80035b6:	6193      	str	r3, [r2, #24]
 80035b8:	4b91      	ldr	r3, [pc, #580]	; (8003800 <TIMER_run_us+0x280>)
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035c0:	61fb      	str	r3, [r7, #28]
 80035c2:	69fb      	ldr	r3, [r7, #28]
			break;
 80035c4:	e027      	b.n	8003616 <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 80035c6:	4b8e      	ldr	r3, [pc, #568]	; (8003800 <TIMER_run_us+0x280>)
 80035c8:	69db      	ldr	r3, [r3, #28]
 80035ca:	4a8d      	ldr	r2, [pc, #564]	; (8003800 <TIMER_run_us+0x280>)
 80035cc:	f043 0301 	orr.w	r3, r3, #1
 80035d0:	61d3      	str	r3, [r2, #28]
 80035d2:	4b8b      	ldr	r3, [pc, #556]	; (8003800 <TIMER_run_us+0x280>)
 80035d4:	69db      	ldr	r3, [r3, #28]
 80035d6:	f003 0301 	and.w	r3, r3, #1
 80035da:	61bb      	str	r3, [r7, #24]
 80035dc:	69bb      	ldr	r3, [r7, #24]
			break;
 80035de:	e01a      	b.n	8003616 <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 80035e0:	4b87      	ldr	r3, [pc, #540]	; (8003800 <TIMER_run_us+0x280>)
 80035e2:	69db      	ldr	r3, [r3, #28]
 80035e4:	4a86      	ldr	r2, [pc, #536]	; (8003800 <TIMER_run_us+0x280>)
 80035e6:	f043 0302 	orr.w	r3, r3, #2
 80035ea:	61d3      	str	r3, [r2, #28]
 80035ec:	4b84      	ldr	r3, [pc, #528]	; (8003800 <TIMER_run_us+0x280>)
 80035ee:	69db      	ldr	r3, [r3, #28]
 80035f0:	f003 0302 	and.w	r3, r3, #2
 80035f4:	617b      	str	r3, [r7, #20]
 80035f6:	697b      	ldr	r3, [r7, #20]
			break;
 80035f8:	e00d      	b.n	8003616 <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 80035fa:	4b81      	ldr	r3, [pc, #516]	; (8003800 <TIMER_run_us+0x280>)
 80035fc:	69db      	ldr	r3, [r3, #28]
 80035fe:	4a80      	ldr	r2, [pc, #512]	; (8003800 <TIMER_run_us+0x280>)
 8003600:	f043 0304 	orr.w	r3, r3, #4
 8003604:	61d3      	str	r3, [r2, #28]
 8003606:	4b7e      	ldr	r3, [pc, #504]	; (8003800 <TIMER_run_us+0x280>)
 8003608:	69db      	ldr	r3, [r3, #28]
 800360a:	f003 0304 	and.w	r3, r3, #4
 800360e:	613b      	str	r3, [r7, #16]
 8003610:	693b      	ldr	r3, [r7, #16]
			break;
 8003612:	e000      	b.n	8003616 <TIMER_run_us+0x96>
		default:
			break;
 8003614:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 8003616:	7bfa      	ldrb	r2, [r7, #15]
 8003618:	7bfb      	ldrb	r3, [r7, #15]
 800361a:	497a      	ldr	r1, [pc, #488]	; (8003804 <TIMER_run_us+0x284>)
 800361c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003620:	4979      	ldr	r1, [pc, #484]	; (8003808 <TIMER_run_us+0x288>)
 8003622:	019b      	lsls	r3, r3, #6
 8003624:	440b      	add	r3, r1
 8003626:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8003628:	7bfb      	ldrb	r3, [r7, #15]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d10d      	bne.n	800364a <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 800362e:	f003 fc13 	bl	8006e58 <HAL_RCC_GetPCLK2Freq>
 8003632:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8003634:	4b72      	ldr	r3, [pc, #456]	; (8003800 <TIMER_run_us+0x280>)
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	0adb      	lsrs	r3, r3, #11
 800363a:	f003 0307 	and.w	r3, r3, #7
 800363e:	2b00      	cmp	r3, #0
 8003640:	d010      	beq.n	8003664 <TIMER_run_us+0xe4>
			freq *= 2;
 8003642:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003644:	005b      	lsls	r3, r3, #1
 8003646:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003648:	e00c      	b.n	8003664 <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 800364a:	f003 fbf1 	bl	8006e30 <HAL_RCC_GetPCLK1Freq>
 800364e:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8003650:	4b6b      	ldr	r3, [pc, #428]	; (8003800 <TIMER_run_us+0x280>)
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	0a1b      	lsrs	r3, r3, #8
 8003656:	f003 0307 	and.w	r3, r3, #7
 800365a:	2b00      	cmp	r3, #0
 800365c:	d002      	beq.n	8003664 <TIMER_run_us+0xe4>
			freq *= 2;
 800365e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 8003664:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003666:	461a      	mov	r2, r3
 8003668:	f04f 0300 	mov.w	r3, #0
 800366c:	a162      	add	r1, pc, #392	; (adr r1, 80037f8 <TIMER_run_us+0x278>)
 800366e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003672:	f7fd fd4d 	bl	8001110 <__aeabi_ldivmod>
 8003676:	4602      	mov	r2, r0
 8003678:	460b      	mov	r3, r1
 800367a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	461c      	mov	r4, r3
 8003682:	f04f 0500 	mov.w	r5, #0
 8003686:	4622      	mov	r2, r4
 8003688:	462b      	mov	r3, r5
 800368a:	f04f 0000 	mov.w	r0, #0
 800368e:	f04f 0100 	mov.w	r1, #0
 8003692:	0159      	lsls	r1, r3, #5
 8003694:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003698:	0150      	lsls	r0, r2, #5
 800369a:	4602      	mov	r2, r0
 800369c:	460b      	mov	r3, r1
 800369e:	1b12      	subs	r2, r2, r4
 80036a0:	eb63 0305 	sbc.w	r3, r3, r5
 80036a4:	f04f 0000 	mov.w	r0, #0
 80036a8:	f04f 0100 	mov.w	r1, #0
 80036ac:	0259      	lsls	r1, r3, #9
 80036ae:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80036b2:	0250      	lsls	r0, r2, #9
 80036b4:	4602      	mov	r2, r0
 80036b6:	460b      	mov	r3, r1
 80036b8:	1912      	adds	r2, r2, r4
 80036ba:	eb45 0303 	adc.w	r3, r5, r3
 80036be:	f04f 0000 	mov.w	r0, #0
 80036c2:	f04f 0100 	mov.w	r1, #0
 80036c6:	0199      	lsls	r1, r3, #6
 80036c8:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 80036cc:	0190      	lsls	r0, r2, #6
 80036ce:	1a80      	subs	r0, r0, r2
 80036d0:	eb61 0103 	sbc.w	r1, r1, r3
 80036d4:	eb10 0804 	adds.w	r8, r0, r4
 80036d8:	eb41 0905 	adc.w	r9, r1, r5
 80036dc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80036e0:	4640      	mov	r0, r8
 80036e2:	4649      	mov	r1, r9
 80036e4:	f7fd fd64 	bl	80011b0 <__aeabi_uldivmod>
 80036e8:	4602      	mov	r2, r0
 80036ea:	460b      	mov	r3, r1
 80036ec:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 80036f0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	bf08      	it	eq
 80036f8:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 80036fc:	d329      	bcc.n	8003752 <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 80036fe:	2301      	movs	r3, #1
 8003700:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 8003702:	e00e      	b.n	8003722 <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 8003704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 800370a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800370e:	f04f 0200 	mov.w	r2, #0
 8003712:	f04f 0300 	mov.w	r3, #0
 8003716:	0842      	lsrs	r2, r0, #1
 8003718:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 800371c:	084b      	lsrs	r3, r1, #1
 800371e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 8003722:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003726:	2b00      	cmp	r3, #0
 8003728:	bf08      	it	eq
 800372a:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 800372e:	d2e9      	bcs.n	8003704 <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8003730:	7bfb      	ldrb	r3, [r7, #15]
 8003732:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003734:	3a01      	subs	r2, #1
 8003736:	4934      	ldr	r1, [pc, #208]	; (8003808 <TIMER_run_us+0x288>)
 8003738:	019b      	lsls	r3, r3, #6
 800373a:	440b      	add	r3, r1
 800373c:	3304      	adds	r3, #4
 800373e:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8003740:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003742:	7bfb      	ldrb	r3, [r7, #15]
 8003744:	3a01      	subs	r2, #1
 8003746:	4930      	ldr	r1, [pc, #192]	; (8003808 <TIMER_run_us+0x288>)
 8003748:	019b      	lsls	r3, r3, #6
 800374a:	440b      	add	r3, r1
 800374c:	330c      	adds	r3, #12
 800374e:	601a      	str	r2, [r3, #0]
 8003750:	e00e      	b.n	8003770 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 8003752:	7bfb      	ldrb	r3, [r7, #15]
 8003754:	4a2c      	ldr	r2, [pc, #176]	; (8003808 <TIMER_run_us+0x288>)
 8003756:	019b      	lsls	r3, r3, #6
 8003758:	4413      	add	r3, r2
 800375a:	3304      	adds	r3, #4
 800375c:	2200      	movs	r2, #0
 800375e:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8003760:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003762:	7bfb      	ldrb	r3, [r7, #15]
 8003764:	3a01      	subs	r2, #1
 8003766:	4928      	ldr	r1, [pc, #160]	; (8003808 <TIMER_run_us+0x288>)
 8003768:	019b      	lsls	r3, r3, #6
 800376a:	440b      	add	r3, r1
 800376c:	330c      	adds	r3, #12
 800376e:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003770:	7bfb      	ldrb	r3, [r7, #15]
 8003772:	4a25      	ldr	r2, [pc, #148]	; (8003808 <TIMER_run_us+0x288>)
 8003774:	019b      	lsls	r3, r3, #6
 8003776:	4413      	add	r3, r2
 8003778:	3310      	adds	r3, #16
 800377a:	2200      	movs	r2, #0
 800377c:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 800377e:	7bfb      	ldrb	r3, [r7, #15]
 8003780:	4a21      	ldr	r2, [pc, #132]	; (8003808 <TIMER_run_us+0x288>)
 8003782:	019b      	lsls	r3, r3, #6
 8003784:	4413      	add	r3, r2
 8003786:	3308      	adds	r3, #8
 8003788:	2200      	movs	r2, #0
 800378a:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 800378c:	7bfb      	ldrb	r3, [r7, #15]
 800378e:	019b      	lsls	r3, r3, #6
 8003790:	4a1d      	ldr	r2, [pc, #116]	; (8003808 <TIMER_run_us+0x288>)
 8003792:	4413      	add	r3, r2
 8003794:	4618      	mov	r0, r3
 8003796:	f004 f9bf 	bl	8007b18 <HAL_TIM_Base_Init>

	if(enable_irq)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d011      	beq.n	80037c4 <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 80037a0:	7bfb      	ldrb	r3, [r7, #15]
 80037a2:	4618      	mov	r0, r3
 80037a4:	f000 fbba 	bl	8003f1c <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 80037a8:	7bfb      	ldrb	r3, [r7, #15]
 80037aa:	4a18      	ldr	r2, [pc, #96]	; (800380c <TIMER_run_us+0x28c>)
 80037ac:	56d3      	ldrsb	r3, [r2, r3]
 80037ae:	2201      	movs	r2, #1
 80037b0:	2104      	movs	r1, #4
 80037b2:	4618      	mov	r0, r3
 80037b4:	f002 fbf5 	bl	8005fa2 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 80037b8:	7bfb      	ldrb	r3, [r7, #15]
 80037ba:	4a14      	ldr	r2, [pc, #80]	; (800380c <TIMER_run_us+0x28c>)
 80037bc:	56d3      	ldrsb	r3, [r2, r3]
 80037be:	4618      	mov	r0, r3
 80037c0:	f002 fc0b 	bl	8005fda <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 80037c4:	7bfb      	ldrb	r3, [r7, #15]
 80037c6:	019b      	lsls	r3, r3, #6
 80037c8:	4a0f      	ldr	r2, [pc, #60]	; (8003808 <TIMER_run_us+0x288>)
 80037ca:	4413      	add	r3, r2
 80037cc:	4618      	mov	r0, r3
 80037ce:	f004 f9d7 	bl	8007b80 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 80037d2:	7bfb      	ldrb	r3, [r7, #15]
 80037d4:	4a0c      	ldr	r2, [pc, #48]	; (8003808 <TIMER_run_us+0x288>)
 80037d6:	019b      	lsls	r3, r3, #6
 80037d8:	4413      	add	r3, r2
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	7bfb      	ldrb	r3, [r7, #15]
 80037e0:	4909      	ldr	r1, [pc, #36]	; (8003808 <TIMER_run_us+0x288>)
 80037e2:	019b      	lsls	r3, r3, #6
 80037e4:	440b      	add	r3, r1
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f042 0201 	orr.w	r2, r2, #1
 80037ec:	601a      	str	r2, [r3, #0]
}
 80037ee:	bf00      	nop
 80037f0:	3740      	adds	r7, #64	; 0x40
 80037f2:	46bd      	mov	sp, r7
 80037f4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80037f8:	d4a51000 	.word	0xd4a51000
 80037fc:	000000e8 	.word	0x000000e8
 8003800:	40021000 	.word	0x40021000
 8003804:	20000024 	.word	0x20000024
 8003808:	20000c48 	.word	0x20000c48
 800380c:	08010230 	.word	0x08010230

08003810 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	4603      	mov	r3, r0
 8003818:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 800381a:	79fb      	ldrb	r3, [r7, #7]
 800381c:	4a05      	ldr	r2, [pc, #20]	; (8003834 <TIMER_read+0x24>)
 800381e:	019b      	lsls	r3, r3, #6
 8003820:	4413      	add	r3, r2
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003826:	b29b      	uxth	r3, r3
}
 8003828:	4618      	mov	r0, r3
 800382a:	370c      	adds	r7, #12
 800382c:	46bd      	mov	sp, r7
 800382e:	bc80      	pop	{r7}
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop
 8003834:	20000c48 	.word	0x20000c48

08003838 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	4603      	mov	r3, r0
 8003840:	460a      	mov	r2, r1
 8003842:	71fb      	strb	r3, [r7, #7]
 8003844:	4613      	mov	r3, r2
 8003846:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8003848:	88bb      	ldrh	r3, [r7, #4]
 800384a:	1e59      	subs	r1, r3, #1
 800384c:	79fb      	ldrb	r3, [r7, #7]
 800384e:	4a0a      	ldr	r2, [pc, #40]	; (8003878 <TIMER_set_period+0x40>)
 8003850:	019b      	lsls	r3, r3, #6
 8003852:	4413      	add	r3, r2
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	460a      	mov	r2, r1
 8003858:	62da      	str	r2, [r3, #44]	; 0x2c
 800385a:	88bb      	ldrh	r3, [r7, #4]
 800385c:	1e5a      	subs	r2, r3, #1
 800385e:	79fb      	ldrb	r3, [r7, #7]
 8003860:	4611      	mov	r1, r2
 8003862:	4a05      	ldr	r2, [pc, #20]	; (8003878 <TIMER_set_period+0x40>)
 8003864:	019b      	lsls	r3, r3, #6
 8003866:	4413      	add	r3, r2
 8003868:	330c      	adds	r3, #12
 800386a:	6019      	str	r1, [r3, #0]
}
 800386c:	bf00      	nop
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	bc80      	pop	{r7}
 8003874:	4770      	bx	lr
 8003876:	bf00      	nop
 8003878:	20000c48 	.word	0x20000c48

0800387c <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 800387c:	b480      	push	{r7}
 800387e:	b083      	sub	sp, #12
 8003880:	af00      	add	r7, sp, #0
 8003882:	4603      	mov	r3, r0
 8003884:	460a      	mov	r2, r1
 8003886:	71fb      	strb	r3, [r7, #7]
 8003888:	4613      	mov	r3, r2
 800388a:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 800388c:	88bb      	ldrh	r3, [r7, #4]
 800388e:	1e59      	subs	r1, r3, #1
 8003890:	79fb      	ldrb	r3, [r7, #7]
 8003892:	4a05      	ldr	r2, [pc, #20]	; (80038a8 <TIMER_set_prescaler+0x2c>)
 8003894:	019b      	lsls	r3, r3, #6
 8003896:	4413      	add	r3, r2
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	460a      	mov	r2, r1
 800389c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800389e:	bf00      	nop
 80038a0:	370c      	adds	r7, #12
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bc80      	pop	{r7}
 80038a6:	4770      	bx	lr
 80038a8:	20000c48 	.word	0x20000c48

080038ac <TIMER_enable_PWM>:

void TIMER_enable_PWM(timer_id_e timer_id, uint16_t TIM_CHANNEL_x, uint16_t duty, bool_e remap, bool_e negative_channel)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b092      	sub	sp, #72	; 0x48
 80038b0:	af02      	add	r7, sp, #8
 80038b2:	607b      	str	r3, [r7, #4]
 80038b4:	4603      	mov	r3, r0
 80038b6:	73fb      	strb	r3, [r7, #15]
 80038b8:	460b      	mov	r3, r1
 80038ba:	81bb      	strh	r3, [r7, #12]
 80038bc:	4613      	mov	r3, r2
 80038be:	817b      	strh	r3, [r7, #10]
	switch(timer_id)
 80038c0:	7bfb      	ldrb	r3, [r7, #15]
 80038c2:	2b03      	cmp	r3, #3
 80038c4:	f200 8224 	bhi.w	8003d10 <TIMER_enable_PWM+0x464>
 80038c8:	a201      	add	r2, pc, #4	; (adr r2, 80038d0 <TIMER_enable_PWM+0x24>)
 80038ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ce:	bf00      	nop
 80038d0:	080038e1 	.word	0x080038e1
 80038d4:	08003a21 	.word	0x08003a21
 80038d8:	08003b89 	.word	0x08003b89
 80038dc:	08003c81 	.word	0x08003c81
	{
		case TIMER1_ID:
			if(negative_channel)
 80038e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d050      	beq.n	8003988 <TIMER_enable_PWM+0xdc>
			{
				if(remap)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d011      	beq.n	8003910 <TIMER_enable_PWM+0x64>
					__HAL_AFIO_REMAP_TIM1_PARTIAL();
 80038ec:	4ba3      	ldr	r3, [pc, #652]	; (8003b7c <TIMER_enable_PWM+0x2d0>)
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038f4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80038f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038fc:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003900:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003904:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003908:	62fb      	str	r3, [r7, #44]	; 0x2c
 800390a:	4a9c      	ldr	r2, [pc, #624]	; (8003b7c <TIMER_enable_PWM+0x2d0>)
 800390c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800390e:	6053      	str	r3, [r2, #4]
				switch(TIM_CHANNEL_x)
 8003910:	89bb      	ldrh	r3, [r7, #12]
 8003912:	2b08      	cmp	r3, #8
 8003914:	d029      	beq.n	800396a <TIMER_enable_PWM+0xbe>
 8003916:	2b08      	cmp	r3, #8
 8003918:	dc7e      	bgt.n	8003a18 <TIMER_enable_PWM+0x16c>
 800391a:	2b00      	cmp	r3, #0
 800391c:	d002      	beq.n	8003924 <TIMER_enable_PWM+0x78>
 800391e:	2b04      	cmp	r3, #4
 8003920:	d014      	beq.n	800394c <TIMER_enable_PWM+0xa0>
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					default:	break;
 8003922:	e079      	b.n	8003a18 <TIMER_enable_PWM+0x16c>
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d001      	beq.n	800392e <TIMER_enable_PWM+0x82>
 800392a:	4895      	ldr	r0, [pc, #596]	; (8003b80 <TIMER_enable_PWM+0x2d4>)
 800392c:	e000      	b.n	8003930 <TIMER_enable_PWM+0x84>
 800392e:	4895      	ldr	r0, [pc, #596]	; (8003b84 <TIMER_enable_PWM+0x2d8>)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d001      	beq.n	800393a <TIMER_enable_PWM+0x8e>
 8003936:	2180      	movs	r1, #128	; 0x80
 8003938:	e001      	b.n	800393e <TIMER_enable_PWM+0x92>
 800393a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800393e:	2303      	movs	r3, #3
 8003940:	9300      	str	r3, [sp, #0]
 8003942:	2300      	movs	r3, #0
 8003944:	2202      	movs	r2, #2
 8003946:	f7ff f929 	bl	8002b9c <BSP_GPIO_PinCfg>
 800394a:	e068      	b.n	8003a1e <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <TIMER_enable_PWM+0xaa>
 8003952:	2101      	movs	r1, #1
 8003954:	e001      	b.n	800395a <TIMER_enable_PWM+0xae>
 8003956:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800395a:	2303      	movs	r3, #3
 800395c:	9300      	str	r3, [sp, #0]
 800395e:	2300      	movs	r3, #0
 8003960:	2202      	movs	r2, #2
 8003962:	4888      	ldr	r0, [pc, #544]	; (8003b84 <TIMER_enable_PWM+0x2d8>)
 8003964:	f7ff f91a 	bl	8002b9c <BSP_GPIO_PinCfg>
 8003968:	e059      	b.n	8003a1e <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d001      	beq.n	8003974 <TIMER_enable_PWM+0xc8>
 8003970:	2102      	movs	r1, #2
 8003972:	e001      	b.n	8003978 <TIMER_enable_PWM+0xcc>
 8003974:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003978:	2303      	movs	r3, #3
 800397a:	9300      	str	r3, [sp, #0]
 800397c:	2300      	movs	r3, #0
 800397e:	2202      	movs	r2, #2
 8003980:	4880      	ldr	r0, [pc, #512]	; (8003b84 <TIMER_enable_PWM+0x2d8>)
 8003982:	f7ff f90b 	bl	8002b9c <BSP_GPIO_PinCfg>
 8003986:	e04a      	b.n	8003a1e <TIMER_enable_PWM+0x172>
				}
			}
			else
			{
				switch(TIM_CHANNEL_x)
 8003988:	89bb      	ldrh	r3, [r7, #12]
 800398a:	2b0c      	cmp	r3, #12
 800398c:	d846      	bhi.n	8003a1c <TIMER_enable_PWM+0x170>
 800398e:	a201      	add	r2, pc, #4	; (adr r2, 8003994 <TIMER_enable_PWM+0xe8>)
 8003990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003994:	080039c9 	.word	0x080039c9
 8003998:	08003a1d 	.word	0x08003a1d
 800399c:	08003a1d 	.word	0x08003a1d
 80039a0:	08003a1d 	.word	0x08003a1d
 80039a4:	080039dd 	.word	0x080039dd
 80039a8:	08003a1d 	.word	0x08003a1d
 80039ac:	08003a1d 	.word	0x08003a1d
 80039b0:	08003a1d 	.word	0x08003a1d
 80039b4:	080039f1 	.word	0x080039f1
 80039b8:	08003a1d 	.word	0x08003a1d
 80039bc:	08003a1d 	.word	0x08003a1d
 80039c0:	08003a1d 	.word	0x08003a1d
 80039c4:	08003a05 	.word	0x08003a05
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_8,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80039c8:	2303      	movs	r3, #3
 80039ca:	9300      	str	r3, [sp, #0]
 80039cc:	2300      	movs	r3, #0
 80039ce:	2202      	movs	r2, #2
 80039d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80039d4:	486a      	ldr	r0, [pc, #424]	; (8003b80 <TIMER_enable_PWM+0x2d4>)
 80039d6:	f7ff f8e1 	bl	8002b9c <BSP_GPIO_PinCfg>
 80039da:	e020      	b.n	8003a1e <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_9,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80039dc:	2303      	movs	r3, #3
 80039de:	9300      	str	r3, [sp, #0]
 80039e0:	2300      	movs	r3, #0
 80039e2:	2202      	movs	r2, #2
 80039e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80039e8:	4865      	ldr	r0, [pc, #404]	; (8003b80 <TIMER_enable_PWM+0x2d4>)
 80039ea:	f7ff f8d7 	bl	8002b9c <BSP_GPIO_PinCfg>
 80039ee:	e016      	b.n	8003a1e <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_10, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80039f0:	2303      	movs	r3, #3
 80039f2:	9300      	str	r3, [sp, #0]
 80039f4:	2300      	movs	r3, #0
 80039f6:	2202      	movs	r2, #2
 80039f8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80039fc:	4860      	ldr	r0, [pc, #384]	; (8003b80 <TIMER_enable_PWM+0x2d4>)
 80039fe:	f7ff f8cd 	bl	8002b9c <BSP_GPIO_PinCfg>
 8003a02:	e00c      	b.n	8003a1e <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_11, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003a04:	2303      	movs	r3, #3
 8003a06:	9300      	str	r3, [sp, #0]
 8003a08:	2300      	movs	r3, #0
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003a10:	485b      	ldr	r0, [pc, #364]	; (8003b80 <TIMER_enable_PWM+0x2d4>)
 8003a12:	f7ff f8c3 	bl	8002b9c <BSP_GPIO_PinCfg>
 8003a16:	e002      	b.n	8003a1e <TIMER_enable_PWM+0x172>
					default:	break;
 8003a18:	bf00      	nop
 8003a1a:	e17a      	b.n	8003d12 <TIMER_enable_PWM+0x466>
					default:	break;
 8003a1c:	bf00      	nop
				}
			}
			break;
 8003a1e:	e178      	b.n	8003d12 <TIMER_enable_PWM+0x466>
		case TIMER2_ID:
			switch(TIM_CHANNEL_x)
 8003a20:	89bb      	ldrh	r3, [r7, #12]
 8003a22:	2b0c      	cmp	r3, #12
 8003a24:	f200 80a1 	bhi.w	8003b6a <TIMER_enable_PWM+0x2be>
 8003a28:	a201      	add	r2, pc, #4	; (adr r2, 8003a30 <TIMER_enable_PWM+0x184>)
 8003a2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a2e:	bf00      	nop
 8003a30:	08003a65 	.word	0x08003a65
 8003a34:	08003b6b 	.word	0x08003b6b
 8003a38:	08003b6b 	.word	0x08003b6b
 8003a3c:	08003b6b 	.word	0x08003b6b
 8003a40:	08003a77 	.word	0x08003a77
 8003a44:	08003b6b 	.word	0x08003b6b
 8003a48:	08003b6b 	.word	0x08003b6b
 8003a4c:	08003b6b 	.word	0x08003b6b
 8003a50:	08003ac7 	.word	0x08003ac7
 8003a54:	08003b6b 	.word	0x08003b6b
 8003a58:	08003b6b 	.word	0x08003b6b
 8003a5c:	08003b6b 	.word	0x08003b6b
 8003a60:	08003b19 	.word	0x08003b19
			{
				case TIM_CHANNEL_1:
					BSP_GPIO_PinCfg(					GPIOA, 					GPIO_PIN_0,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8003a64:	2303      	movs	r3, #3
 8003a66:	9300      	str	r3, [sp, #0]
 8003a68:	2300      	movs	r3, #0
 8003a6a:	2202      	movs	r2, #2
 8003a6c:	2101      	movs	r1, #1
 8003a6e:	4844      	ldr	r0, [pc, #272]	; (8003b80 <TIMER_enable_PWM+0x2d4>)
 8003a70:	f7ff f894 	bl	8002b9c <BSP_GPIO_PinCfg>
					break;
 8003a74:	e080      	b.n	8003b78 <TIMER_enable_PWM+0x2cc>
				case TIM_CHANNEL_2:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_3:GPIO_PIN_1, 		GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d001      	beq.n	8003a80 <TIMER_enable_PWM+0x1d4>
 8003a7c:	4841      	ldr	r0, [pc, #260]	; (8003b84 <TIMER_enable_PWM+0x2d8>)
 8003a7e:	e000      	b.n	8003a82 <TIMER_enable_PWM+0x1d6>
 8003a80:	483f      	ldr	r0, [pc, #252]	; (8003b80 <TIMER_enable_PWM+0x2d4>)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d001      	beq.n	8003a8c <TIMER_enable_PWM+0x1e0>
 8003a88:	2108      	movs	r1, #8
 8003a8a:	e000      	b.n	8003a8e <TIMER_enable_PWM+0x1e2>
 8003a8c:	2102      	movs	r1, #2
 8003a8e:	2303      	movs	r3, #3
 8003a90:	9300      	str	r3, [sp, #0]
 8003a92:	2300      	movs	r3, #0
 8003a94:	2202      	movs	r2, #2
 8003a96:	f7ff f881 	bl	8002b9c <BSP_GPIO_PinCfg>
					if (remap)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d066      	beq.n	8003b6e <TIMER_enable_PWM+0x2c2>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003aa0:	4b36      	ldr	r3, [pc, #216]	; (8003b7c <TIMER_enable_PWM+0x2d0>)
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	633b      	str	r3, [r7, #48]	; 0x30
 8003aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aa8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003aac:	633b      	str	r3, [r7, #48]	; 0x30
 8003aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ab0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003ab4:	633b      	str	r3, [r7, #48]	; 0x30
 8003ab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ab8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003abc:	633b      	str	r3, [r7, #48]	; 0x30
 8003abe:	4a2f      	ldr	r2, [pc, #188]	; (8003b7c <TIMER_enable_PWM+0x2d0>)
 8003ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ac2:	6053      	str	r3, [r2, #4]
					break;
 8003ac4:	e053      	b.n	8003b6e <TIMER_enable_PWM+0x2c2>
				case TIM_CHANNEL_3:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_10:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d001      	beq.n	8003ad0 <TIMER_enable_PWM+0x224>
 8003acc:	482d      	ldr	r0, [pc, #180]	; (8003b84 <TIMER_enable_PWM+0x2d8>)
 8003ace:	e000      	b.n	8003ad2 <TIMER_enable_PWM+0x226>
 8003ad0:	482b      	ldr	r0, [pc, #172]	; (8003b80 <TIMER_enable_PWM+0x2d4>)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d002      	beq.n	8003ade <TIMER_enable_PWM+0x232>
 8003ad8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003adc:	e000      	b.n	8003ae0 <TIMER_enable_PWM+0x234>
 8003ade:	2104      	movs	r1, #4
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	9300      	str	r3, [sp, #0]
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	f7ff f858 	bl	8002b9c <BSP_GPIO_PinCfg>
					if(remap)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d03f      	beq.n	8003b72 <TIMER_enable_PWM+0x2c6>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8003af2:	4b22      	ldr	r3, [pc, #136]	; (8003b7c <TIMER_enable_PWM+0x2d0>)
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	637b      	str	r3, [r7, #52]	; 0x34
 8003af8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003afa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003afe:	637b      	str	r3, [r7, #52]	; 0x34
 8003b00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b02:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003b06:	637b      	str	r3, [r7, #52]	; 0x34
 8003b08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b0e:	637b      	str	r3, [r7, #52]	; 0x34
 8003b10:	4a1a      	ldr	r2, [pc, #104]	; (8003b7c <TIMER_enable_PWM+0x2d0>)
 8003b12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b14:	6053      	str	r3, [r2, #4]
					break;
 8003b16:	e02c      	b.n	8003b72 <TIMER_enable_PWM+0x2c6>
				case TIM_CHANNEL_4:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_11:GPIO_PIN_3, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d001      	beq.n	8003b22 <TIMER_enable_PWM+0x276>
 8003b1e:	4819      	ldr	r0, [pc, #100]	; (8003b84 <TIMER_enable_PWM+0x2d8>)
 8003b20:	e000      	b.n	8003b24 <TIMER_enable_PWM+0x278>
 8003b22:	4817      	ldr	r0, [pc, #92]	; (8003b80 <TIMER_enable_PWM+0x2d4>)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d002      	beq.n	8003b30 <TIMER_enable_PWM+0x284>
 8003b2a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003b2e:	e000      	b.n	8003b32 <TIMER_enable_PWM+0x286>
 8003b30:	2108      	movs	r1, #8
 8003b32:	2303      	movs	r3, #3
 8003b34:	9300      	str	r3, [sp, #0]
 8003b36:	2300      	movs	r3, #0
 8003b38:	2202      	movs	r2, #2
 8003b3a:	f7ff f82f 	bl	8002b9c <BSP_GPIO_PinCfg>
					if (remap)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d018      	beq.n	8003b76 <TIMER_enable_PWM+0x2ca>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8003b44:	4b0d      	ldr	r3, [pc, #52]	; (8003b7c <TIMER_enable_PWM+0x2d0>)
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b50:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b54:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003b58:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b60:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b62:	4a06      	ldr	r2, [pc, #24]	; (8003b7c <TIMER_enable_PWM+0x2d0>)
 8003b64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b66:	6053      	str	r3, [r2, #4]
					break;
 8003b68:	e005      	b.n	8003b76 <TIMER_enable_PWM+0x2ca>
				default:	break;
 8003b6a:	bf00      	nop
 8003b6c:	e0d1      	b.n	8003d12 <TIMER_enable_PWM+0x466>
					break;
 8003b6e:	bf00      	nop
 8003b70:	e0cf      	b.n	8003d12 <TIMER_enable_PWM+0x466>
					break;
 8003b72:	bf00      	nop
 8003b74:	e0cd      	b.n	8003d12 <TIMER_enable_PWM+0x466>
					break;
 8003b76:	bf00      	nop
			}
			break;
 8003b78:	e0cb      	b.n	8003d12 <TIMER_enable_PWM+0x466>
 8003b7a:	bf00      	nop
 8003b7c:	40010000 	.word	0x40010000
 8003b80:	40010800 	.word	0x40010800
 8003b84:	40010c00 	.word	0x40010c00
		case TIMER3_ID:
			if(remap)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d011      	beq.n	8003bb2 <TIMER_enable_PWM+0x306>
				__HAL_AFIO_REMAP_TIM3_ENABLE();
 8003b8e:	4b80      	ldr	r3, [pc, #512]	; (8003d90 <TIMER_enable_PWM+0x4e4>)
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b96:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003b9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003b9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b9e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003ba2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ba4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ba6:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8003baa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bac:	4a78      	ldr	r2, [pc, #480]	; (8003d90 <TIMER_enable_PWM+0x4e4>)
 8003bae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bb0:	6053      	str	r3, [r2, #4]
			switch(TIM_CHANNEL_x)
 8003bb2:	89bb      	ldrh	r3, [r7, #12]
 8003bb4:	2b0c      	cmp	r3, #12
 8003bb6:	d861      	bhi.n	8003c7c <TIMER_enable_PWM+0x3d0>
 8003bb8:	a201      	add	r2, pc, #4	; (adr r2, 8003bc0 <TIMER_enable_PWM+0x314>)
 8003bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bbe:	bf00      	nop
 8003bc0:	08003bf5 	.word	0x08003bf5
 8003bc4:	08003c7d 	.word	0x08003c7d
 8003bc8:	08003c7d 	.word	0x08003c7d
 8003bcc:	08003c7d 	.word	0x08003c7d
 8003bd0:	08003c11 	.word	0x08003c11
 8003bd4:	08003c7d 	.word	0x08003c7d
 8003bd8:	08003c7d 	.word	0x08003c7d
 8003bdc:	08003c7d 	.word	0x08003c7d
 8003be0:	08003c2d 	.word	0x08003c2d
 8003be4:	08003c7d 	.word	0x08003c7d
 8003be8:	08003c7d 	.word	0x08003c7d
 8003bec:	08003c7d 	.word	0x08003c7d
 8003bf0:	08003c55 	.word	0x08003c55
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_6, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d001      	beq.n	8003bfe <TIMER_enable_PWM+0x352>
 8003bfa:	4866      	ldr	r0, [pc, #408]	; (8003d94 <TIMER_enable_PWM+0x4e8>)
 8003bfc:	e000      	b.n	8003c00 <TIMER_enable_PWM+0x354>
 8003bfe:	4866      	ldr	r0, [pc, #408]	; (8003d98 <TIMER_enable_PWM+0x4ec>)
 8003c00:	2303      	movs	r3, #3
 8003c02:	9300      	str	r3, [sp, #0]
 8003c04:	2300      	movs	r3, #0
 8003c06:	2202      	movs	r2, #2
 8003c08:	2140      	movs	r1, #64	; 0x40
 8003c0a:	f7fe ffc7 	bl	8002b9c <BSP_GPIO_PinCfg>
 8003c0e:	e036      	b.n	8003c7e <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d001      	beq.n	8003c1a <TIMER_enable_PWM+0x36e>
 8003c16:	485f      	ldr	r0, [pc, #380]	; (8003d94 <TIMER_enable_PWM+0x4e8>)
 8003c18:	e000      	b.n	8003c1c <TIMER_enable_PWM+0x370>
 8003c1a:	485f      	ldr	r0, [pc, #380]	; (8003d98 <TIMER_enable_PWM+0x4ec>)
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	9300      	str	r3, [sp, #0]
 8003c20:	2300      	movs	r3, #0
 8003c22:	2202      	movs	r2, #2
 8003c24:	2180      	movs	r1, #128	; 0x80
 8003c26:	f7fe ffb9 	bl	8002b9c <BSP_GPIO_PinCfg>
 8003c2a:	e028      	b.n	8003c7e <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_8:GPIO_PIN_0, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <TIMER_enable_PWM+0x38a>
 8003c32:	4858      	ldr	r0, [pc, #352]	; (8003d94 <TIMER_enable_PWM+0x4e8>)
 8003c34:	e000      	b.n	8003c38 <TIMER_enable_PWM+0x38c>
 8003c36:	4859      	ldr	r0, [pc, #356]	; (8003d9c <TIMER_enable_PWM+0x4f0>)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d002      	beq.n	8003c44 <TIMER_enable_PWM+0x398>
 8003c3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c42:	e000      	b.n	8003c46 <TIMER_enable_PWM+0x39a>
 8003c44:	2101      	movs	r1, #1
 8003c46:	2303      	movs	r3, #3
 8003c48:	9300      	str	r3, [sp, #0]
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	2202      	movs	r2, #2
 8003c4e:	f7fe ffa5 	bl	8002b9c <BSP_GPIO_PinCfg>
 8003c52:	e014      	b.n	8003c7e <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_9:GPIO_PIN_1, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d001      	beq.n	8003c5e <TIMER_enable_PWM+0x3b2>
 8003c5a:	484e      	ldr	r0, [pc, #312]	; (8003d94 <TIMER_enable_PWM+0x4e8>)
 8003c5c:	e000      	b.n	8003c60 <TIMER_enable_PWM+0x3b4>
 8003c5e:	484f      	ldr	r0, [pc, #316]	; (8003d9c <TIMER_enable_PWM+0x4f0>)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d002      	beq.n	8003c6c <TIMER_enable_PWM+0x3c0>
 8003c66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c6a:	e000      	b.n	8003c6e <TIMER_enable_PWM+0x3c2>
 8003c6c:	2102      	movs	r1, #2
 8003c6e:	2303      	movs	r3, #3
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	2300      	movs	r3, #0
 8003c74:	2202      	movs	r2, #2
 8003c76:	f7fe ff91 	bl	8002b9c <BSP_GPIO_PinCfg>
 8003c7a:	e000      	b.n	8003c7e <TIMER_enable_PWM+0x3d2>
				default:	break;
 8003c7c:	bf00      	nop
			}
			break;
 8003c7e:	e048      	b.n	8003d12 <TIMER_enable_PWM+0x466>
		case TIMER4_ID:
			switch(TIM_CHANNEL_x)
 8003c80:	89bb      	ldrh	r3, [r7, #12]
 8003c82:	2b0c      	cmp	r3, #12
 8003c84:	d842      	bhi.n	8003d0c <TIMER_enable_PWM+0x460>
 8003c86:	a201      	add	r2, pc, #4	; (adr r2, 8003c8c <TIMER_enable_PWM+0x3e0>)
 8003c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c8c:	08003cc1 	.word	0x08003cc1
 8003c90:	08003d0d 	.word	0x08003d0d
 8003c94:	08003d0d 	.word	0x08003d0d
 8003c98:	08003d0d 	.word	0x08003d0d
 8003c9c:	08003cd3 	.word	0x08003cd3
 8003ca0:	08003d0d 	.word	0x08003d0d
 8003ca4:	08003d0d 	.word	0x08003d0d
 8003ca8:	08003d0d 	.word	0x08003d0d
 8003cac:	08003ce5 	.word	0x08003ce5
 8003cb0:	08003d0d 	.word	0x08003d0d
 8003cb4:	08003d0d 	.word	0x08003d0d
 8003cb8:	08003d0d 	.word	0x08003d0d
 8003cbc:	08003cf9 	.word	0x08003cf9
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	9300      	str	r3, [sp, #0]
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	2202      	movs	r2, #2
 8003cc8:	2140      	movs	r1, #64	; 0x40
 8003cca:	4834      	ldr	r0, [pc, #208]	; (8003d9c <TIMER_enable_PWM+0x4f0>)
 8003ccc:	f7fe ff66 	bl	8002b9c <BSP_GPIO_PinCfg>
 8003cd0:	e01d      	b.n	8003d0e <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003cd2:	2303      	movs	r3, #3
 8003cd4:	9300      	str	r3, [sp, #0]
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	2202      	movs	r2, #2
 8003cda:	2180      	movs	r1, #128	; 0x80
 8003cdc:	482f      	ldr	r0, [pc, #188]	; (8003d9c <TIMER_enable_PWM+0x4f0>)
 8003cde:	f7fe ff5d 	bl	8002b9c <BSP_GPIO_PinCfg>
 8003ce2:	e014      	b.n	8003d0e <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	9300      	str	r3, [sp, #0]
 8003ce8:	2300      	movs	r3, #0
 8003cea:	2202      	movs	r2, #2
 8003cec:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003cf0:	482a      	ldr	r0, [pc, #168]	; (8003d9c <TIMER_enable_PWM+0x4f0>)
 8003cf2:	f7fe ff53 	bl	8002b9c <BSP_GPIO_PinCfg>
 8003cf6:	e00a      	b.n	8003d0e <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_9,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	9300      	str	r3, [sp, #0]
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	2202      	movs	r2, #2
 8003d00:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d04:	4825      	ldr	r0, [pc, #148]	; (8003d9c <TIMER_enable_PWM+0x4f0>)
 8003d06:	f7fe ff49 	bl	8002b9c <BSP_GPIO_PinCfg>
 8003d0a:	e000      	b.n	8003d0e <TIMER_enable_PWM+0x462>
				default:	break;
 8003d0c:	bf00      	nop
			}
			break;
 8003d0e:	e000      	b.n	8003d12 <TIMER_enable_PWM+0x466>
		default:
			break;
 8003d10:	bf00      	nop
	}

	TIM_OC_InitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
 8003d12:	2360      	movs	r3, #96	; 0x60
 8003d14:	613b      	str	r3, [r7, #16]
	TIM_OCInitStructure.Pulse = 0;
 8003d16:	2300      	movs	r3, #0
 8003d18:	617b      	str	r3, [r7, #20]
	TIM_OCInitStructure.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	61bb      	str	r3, [r7, #24]
	TIM_OCInitStructure.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	61fb      	str	r3, [r7, #28]
	TIM_OCInitStructure.OCFastMode = TIM_OCFAST_DISABLE; //disable the fast state
 8003d22:	2300      	movs	r3, #0
 8003d24:	623b      	str	r3, [r7, #32]
	TIM_OCInitStructure.OCNIdleState = 0;
 8003d26:	2300      	movs	r3, #0
 8003d28:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OCInitStructure.OCIdleState = 0;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_OC_Init(&TIMER_HandleStructure[timer_id]);
 8003d2e:	7bfb      	ldrb	r3, [r7, #15]
 8003d30:	019b      	lsls	r3, r3, #6
 8003d32:	4a1b      	ldr	r2, [pc, #108]	; (8003da0 <TIMER_enable_PWM+0x4f4>)
 8003d34:	4413      	add	r3, r2
 8003d36:	4618      	mov	r0, r3
 8003d38:	f003 ff45 	bl	8007bc6 <HAL_TIM_OC_Init>
	HAL_TIM_OC_ConfigChannel(&TIMER_HandleStructure[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 8003d3c:	7bfb      	ldrb	r3, [r7, #15]
 8003d3e:	019b      	lsls	r3, r3, #6
 8003d40:	4a17      	ldr	r2, [pc, #92]	; (8003da0 <TIMER_enable_PWM+0x4f4>)
 8003d42:	4413      	add	r3, r2
 8003d44:	89ba      	ldrh	r2, [r7, #12]
 8003d46:	f107 0110 	add.w	r1, r7, #16
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f003 ffa2 	bl	8007c94 <HAL_TIM_OC_ConfigChannel>
	if(negative_channel)
 8003d50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d009      	beq.n	8003d6a <TIMER_enable_PWM+0x4be>
		HAL_TIMEx_PWMN_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8003d56:	7bfb      	ldrb	r3, [r7, #15]
 8003d58:	019b      	lsls	r3, r3, #6
 8003d5a:	4a11      	ldr	r2, [pc, #68]	; (8003da0 <TIMER_enable_PWM+0x4f4>)
 8003d5c:	4413      	add	r3, r2
 8003d5e:	89ba      	ldrh	r2, [r7, #12]
 8003d60:	4611      	mov	r1, r2
 8003d62:	4618      	mov	r0, r3
 8003d64:	f004 fa04 	bl	8008170 <HAL_TIMEx_PWMN_Start>
 8003d68:	e008      	b.n	8003d7c <TIMER_enable_PWM+0x4d0>
	else
		HAL_TIM_PWM_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8003d6a:	7bfb      	ldrb	r3, [r7, #15]
 8003d6c:	019b      	lsls	r3, r3, #6
 8003d6e:	4a0c      	ldr	r2, [pc, #48]	; (8003da0 <TIMER_enable_PWM+0x4f4>)
 8003d70:	4413      	add	r3, r2
 8003d72:	89ba      	ldrh	r2, [r7, #12]
 8003d74:	4611      	mov	r1, r2
 8003d76:	4618      	mov	r0, r3
 8003d78:	f003 ff5a 	bl	8007c30 <HAL_TIM_PWM_Start>
	TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 8003d7c:	897a      	ldrh	r2, [r7, #10]
 8003d7e:	89b9      	ldrh	r1, [r7, #12]
 8003d80:	7bfb      	ldrb	r3, [r7, #15]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f000 f80e 	bl	8003da4 <TIMER_set_duty>
}
 8003d88:	bf00      	nop
 8003d8a:	3740      	adds	r7, #64	; 0x40
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	40010000 	.word	0x40010000
 8003d94:	40011000 	.word	0x40011000
 8003d98:	40010800 	.word	0x40010800
 8003d9c:	40010c00 	.word	0x40010c00
 8003da0:	20000c48 	.word	0x20000c48

08003da4 <TIMER_set_duty>:
 * duty : [0..1000]
 * 				1000 = 100%
 * 				0 = 0%
 */
void TIMER_set_duty(timer_id_e timer_id, uint16_t TIM_CHANNEL_x, uint16_t duty)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	4603      	mov	r3, r0
 8003dac:	71fb      	strb	r3, [r7, #7]
 8003dae:	460b      	mov	r3, r1
 8003db0:	80bb      	strh	r3, [r7, #4]
 8003db2:	4613      	mov	r3, r2
 8003db4:	807b      	strh	r3, [r7, #2]
	duty = MIN(1000,duty);	//Ecretage... Le rapport cyclique ne peut donc pas tre plus grand que 1000 !
 8003db6:	887b      	ldrh	r3, [r7, #2]
 8003db8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003dbc:	bf28      	it	cs
 8003dbe:	f44f 737a 	movcs.w	r3, #1000	; 0x3e8
 8003dc2:	807b      	strh	r3, [r7, #2]
	duty = (uint16_t)((((uint32_t)(duty))*(TIMER_HandleStructure[timer_id].Init.Period+1))/1000U);
 8003dc4:	887b      	ldrh	r3, [r7, #2]
 8003dc6:	79fa      	ldrb	r2, [r7, #7]
 8003dc8:	491c      	ldr	r1, [pc, #112]	; (8003e3c <TIMER_set_duty+0x98>)
 8003dca:	0192      	lsls	r2, r2, #6
 8003dcc:	440a      	add	r2, r1
 8003dce:	320c      	adds	r2, #12
 8003dd0:	6812      	ldr	r2, [r2, #0]
 8003dd2:	3201      	adds	r2, #1
 8003dd4:	fb02 f303 	mul.w	r3, r2, r3
 8003dd8:	4a19      	ldr	r2, [pc, #100]	; (8003e40 <TIMER_set_duty+0x9c>)
 8003dda:	fba2 2303 	umull	r2, r3, r2, r3
 8003dde:	099b      	lsrs	r3, r3, #6
 8003de0:	807b      	strh	r3, [r7, #2]

	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8003de2:	88bb      	ldrh	r3, [r7, #4]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d107      	bne.n	8003df8 <TIMER_set_duty+0x54>
 8003de8:	79fb      	ldrb	r3, [r7, #7]
 8003dea:	4a14      	ldr	r2, [pc, #80]	; (8003e3c <TIMER_set_duty+0x98>)
 8003dec:	019b      	lsls	r3, r3, #6
 8003dee:	4413      	add	r3, r2
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	887a      	ldrh	r2, [r7, #2]
 8003df4:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003df6:	e01c      	b.n	8003e32 <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8003df8:	88bb      	ldrh	r3, [r7, #4]
 8003dfa:	2b04      	cmp	r3, #4
 8003dfc:	d107      	bne.n	8003e0e <TIMER_set_duty+0x6a>
 8003dfe:	79fb      	ldrb	r3, [r7, #7]
 8003e00:	4a0e      	ldr	r2, [pc, #56]	; (8003e3c <TIMER_set_duty+0x98>)
 8003e02:	019b      	lsls	r3, r3, #6
 8003e04:	4413      	add	r3, r2
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	887b      	ldrh	r3, [r7, #2]
 8003e0a:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003e0c:	e011      	b.n	8003e32 <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8003e0e:	88bb      	ldrh	r3, [r7, #4]
 8003e10:	2b08      	cmp	r3, #8
 8003e12:	d107      	bne.n	8003e24 <TIMER_set_duty+0x80>
 8003e14:	79fb      	ldrb	r3, [r7, #7]
 8003e16:	4a09      	ldr	r2, [pc, #36]	; (8003e3c <TIMER_set_duty+0x98>)
 8003e18:	019b      	lsls	r3, r3, #6
 8003e1a:	4413      	add	r3, r2
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	887b      	ldrh	r3, [r7, #2]
 8003e20:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8003e22:	e006      	b.n	8003e32 <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8003e24:	79fb      	ldrb	r3, [r7, #7]
 8003e26:	4a05      	ldr	r2, [pc, #20]	; (8003e3c <TIMER_set_duty+0x98>)
 8003e28:	019b      	lsls	r3, r3, #6
 8003e2a:	4413      	add	r3, r2
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	887b      	ldrh	r3, [r7, #2]
 8003e30:	6413      	str	r3, [r2, #64]	; 0x40
}
 8003e32:	bf00      	nop
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bc80      	pop	{r7}
 8003e3a:	4770      	bx	lr
 8003e3c:	20000c48 	.word	0x20000c48
 8003e40:	10624dd3 	.word	0x10624dd3

08003e44 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8003e44:	b480      	push	{r7}
 8003e46:	af00      	add	r7, sp, #0

}
 8003e48:	bf00      	nop
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bc80      	pop	{r7}
 8003e4e:	4770      	bx	lr

08003e50 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8003e50:	b480      	push	{r7}
 8003e52:	af00      	add	r7, sp, #0

}
 8003e54:	bf00      	nop
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bc80      	pop	{r7}
 8003e5a:	4770      	bx	lr

08003e5c <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	af00      	add	r7, sp, #0

}
 8003e60:	bf00      	nop
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bc80      	pop	{r7}
 8003e66:	4770      	bx	lr

08003e68 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	af00      	add	r7, sp, #0

}
 8003e6c:	bf00      	nop
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bc80      	pop	{r7}
 8003e72:	4770      	bx	lr

08003e74 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8003e74:	b580      	push	{r7, lr}
 8003e76:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003e78:	4b07      	ldr	r3, [pc, #28]	; (8003e98 <TIM1_UP_IRQHandler+0x24>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d106      	bne.n	8003e94 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003e86:	4b04      	ldr	r3, [pc, #16]	; (8003e98 <TIM1_UP_IRQHandler+0x24>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f06f 0201 	mvn.w	r2, #1
 8003e8e:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003e90:	f7ff ffd8 	bl	8003e44 <TIMER1_user_handler_it>
	}
}
 8003e94:	bf00      	nop
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	20000c48 	.word	0x20000c48

08003e9c <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003ea0:	4b07      	ldr	r3, [pc, #28]	; (8003ec0 <TIM2_IRQHandler+0x24>)
 8003ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	f003 0301 	and.w	r3, r3, #1
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d106      	bne.n	8003ebc <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003eae:	4b04      	ldr	r3, [pc, #16]	; (8003ec0 <TIM2_IRQHandler+0x24>)
 8003eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb2:	f06f 0201 	mvn.w	r2, #1
 8003eb6:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003eb8:	f7ff ffca 	bl	8003e50 <TIMER2_user_handler_it>
	}
}
 8003ebc:	bf00      	nop
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	20000c48 	.word	0x20000c48

08003ec4 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003ec8:	4b08      	ldr	r3, [pc, #32]	; (8003eec <TIM3_IRQHandler+0x28>)
 8003eca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	f003 0301 	and.w	r3, r3, #1
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d107      	bne.n	8003ee8 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003ed8:	4b04      	ldr	r3, [pc, #16]	; (8003eec <TIM3_IRQHandler+0x28>)
 8003eda:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ede:	f06f 0201 	mvn.w	r2, #1
 8003ee2:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003ee4:	f7ff ffba 	bl	8003e5c <TIMER3_user_handler_it>
	}
}
 8003ee8:	bf00      	nop
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	20000c48 	.word	0x20000c48

08003ef0 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003ef4:	4b08      	ldr	r3, [pc, #32]	; (8003f18 <TIM4_IRQHandler+0x28>)
 8003ef6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	f003 0301 	and.w	r3, r3, #1
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d107      	bne.n	8003f14 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003f04:	4b04      	ldr	r3, [pc, #16]	; (8003f18 <TIM4_IRQHandler+0x28>)
 8003f06:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003f0a:	f06f 0201 	mvn.w	r2, #1
 8003f0e:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003f10:	f7ff ffaa 	bl	8003e68 <TIMER4_user_handler_it>
	}
}
 8003f14:	bf00      	nop
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	20000c48 	.word	0x20000c48

08003f1c <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8003f1c:	b480      	push	{r7}
 8003f1e:	b083      	sub	sp, #12
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	4603      	mov	r3, r0
 8003f24:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 8003f26:	79fb      	ldrb	r3, [r7, #7]
 8003f28:	2b03      	cmp	r3, #3
 8003f2a:	d825      	bhi.n	8003f78 <clear_it_status+0x5c>
 8003f2c:	a201      	add	r2, pc, #4	; (adr r2, 8003f34 <clear_it_status+0x18>)
 8003f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f32:	bf00      	nop
 8003f34:	08003f45 	.word	0x08003f45
 8003f38:	08003f51 	.word	0x08003f51
 8003f3c:	08003f5d 	.word	0x08003f5d
 8003f40:	08003f6b 	.word	0x08003f6b
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8003f44:	4b0f      	ldr	r3, [pc, #60]	; (8003f84 <clear_it_status+0x68>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f06f 0201 	mvn.w	r2, #1
 8003f4c:	611a      	str	r2, [r3, #16]
			break;
 8003f4e:	e014      	b.n	8003f7a <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8003f50:	4b0c      	ldr	r3, [pc, #48]	; (8003f84 <clear_it_status+0x68>)
 8003f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f54:	f06f 0201 	mvn.w	r2, #1
 8003f58:	611a      	str	r2, [r3, #16]
			break;
 8003f5a:	e00e      	b.n	8003f7a <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8003f5c:	4b09      	ldr	r3, [pc, #36]	; (8003f84 <clear_it_status+0x68>)
 8003f5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f62:	f06f 0201 	mvn.w	r2, #1
 8003f66:	611a      	str	r2, [r3, #16]
			break;
 8003f68:	e007      	b.n	8003f7a <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003f6a:	4b06      	ldr	r3, [pc, #24]	; (8003f84 <clear_it_status+0x68>)
 8003f6c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003f70:	f06f 0201 	mvn.w	r2, #1
 8003f74:	611a      	str	r2, [r3, #16]
			break;
 8003f76:	e000      	b.n	8003f7a <clear_it_status+0x5e>
		default:
			break;
 8003f78:	bf00      	nop

	}
}
 8003f7a:	bf00      	nop
 8003f7c:	370c      	adds	r7, #12
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bc80      	pop	{r7}
 8003f82:	4770      	bx	lr
 8003f84:	20000c48 	.word	0x20000c48

08003f88 <__NVIC_EnableIRQ>:
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	4603      	mov	r3, r0
 8003f90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	db0b      	blt.n	8003fb2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f9a:	79fb      	ldrb	r3, [r7, #7]
 8003f9c:	f003 021f 	and.w	r2, r3, #31
 8003fa0:	4906      	ldr	r1, [pc, #24]	; (8003fbc <__NVIC_EnableIRQ+0x34>)
 8003fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fa6:	095b      	lsrs	r3, r3, #5
 8003fa8:	2001      	movs	r0, #1
 8003faa:	fa00 f202 	lsl.w	r2, r0, r2
 8003fae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003fb2:	bf00      	nop
 8003fb4:	370c      	adds	r7, #12
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bc80      	pop	{r7}
 8003fba:	4770      	bx	lr
 8003fbc:	e000e100 	.word	0xe000e100

08003fc0 <__NVIC_DisableIRQ>:
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	db12      	blt.n	8003ff8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fd2:	79fb      	ldrb	r3, [r7, #7]
 8003fd4:	f003 021f 	and.w	r2, r3, #31
 8003fd8:	490a      	ldr	r1, [pc, #40]	; (8004004 <__NVIC_DisableIRQ+0x44>)
 8003fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fde:	095b      	lsrs	r3, r3, #5
 8003fe0:	2001      	movs	r0, #1
 8003fe2:	fa00 f202 	lsl.w	r2, r0, r2
 8003fe6:	3320      	adds	r3, #32
 8003fe8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003fec:	f3bf 8f4f 	dsb	sy
}
 8003ff0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003ff2:	f3bf 8f6f 	isb	sy
}
 8003ff6:	bf00      	nop
}
 8003ff8:	bf00      	nop
 8003ffa:	370c      	adds	r7, #12
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bc80      	pop	{r7}
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
 8004004:	e000e100 	.word	0xe000e100

08004008 <__NVIC_SystemReset>:
{
 8004008:	b480      	push	{r7}
 800400a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800400c:	f3bf 8f4f 	dsb	sy
}
 8004010:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004012:	4b06      	ldr	r3, [pc, #24]	; (800402c <__NVIC_SystemReset+0x24>)
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800401a:	4904      	ldr	r1, [pc, #16]	; (800402c <__NVIC_SystemReset+0x24>)
 800401c:	4b04      	ldr	r3, [pc, #16]	; (8004030 <__NVIC_SystemReset+0x28>)
 800401e:	4313      	orrs	r3, r2
 8004020:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004022:	f3bf 8f4f 	dsb	sy
}
 8004026:	bf00      	nop
    __NOP();
 8004028:	bf00      	nop
 800402a:	e7fd      	b.n	8004028 <__NVIC_SystemReset+0x20>
 800402c:	e000ed00 	.word	0xe000ed00
 8004030:	05fa0004 	.word	0x05fa0004

08004034 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
 800403a:	4603      	mov	r3, r0
 800403c:	6039      	str	r1, [r7, #0]
 800403e:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004046:	d806      	bhi.n	8004056 <UART_init+0x22>
 8004048:	4a56      	ldr	r2, [pc, #344]	; (80041a4 <UART_init+0x170>)
 800404a:	218a      	movs	r1, #138	; 0x8a
 800404c:	4856      	ldr	r0, [pc, #344]	; (80041a8 <UART_init+0x174>)
 800404e:	f004 ffb9 	bl	8008fc4 <printf>
 8004052:	f7ff ffd9 	bl	8004008 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8004056:	79fb      	ldrb	r3, [r7, #7]
 8004058:	2b02      	cmp	r3, #2
 800405a:	d906      	bls.n	800406a <UART_init+0x36>
 800405c:	4a53      	ldr	r2, [pc, #332]	; (80041ac <UART_init+0x178>)
 800405e:	218b      	movs	r1, #139	; 0x8b
 8004060:	4851      	ldr	r0, [pc, #324]	; (80041a8 <UART_init+0x174>)
 8004062:	f004 ffaf 	bl	8008fc4 <printf>
 8004066:	f7ff ffcf 	bl	8004008 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 800406a:	79fb      	ldrb	r3, [r7, #7]
 800406c:	4a50      	ldr	r2, [pc, #320]	; (80041b0 <UART_init+0x17c>)
 800406e:	2100      	movs	r1, #0
 8004070:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8004074:	79fb      	ldrb	r3, [r7, #7]
 8004076:	4a4f      	ldr	r2, [pc, #316]	; (80041b4 <UART_init+0x180>)
 8004078:	2100      	movs	r1, #0
 800407a:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 800407c:	79fb      	ldrb	r3, [r7, #7]
 800407e:	4a4e      	ldr	r2, [pc, #312]	; (80041b8 <UART_init+0x184>)
 8004080:	2100      	movs	r1, #0
 8004082:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8004086:	79fa      	ldrb	r2, [r7, #7]
 8004088:	79fb      	ldrb	r3, [r7, #7]
 800408a:	494c      	ldr	r1, [pc, #304]	; (80041bc <UART_init+0x188>)
 800408c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004090:	494b      	ldr	r1, [pc, #300]	; (80041c0 <UART_init+0x18c>)
 8004092:	019b      	lsls	r3, r3, #6
 8004094:	440b      	add	r3, r1
 8004096:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8004098:	79fb      	ldrb	r3, [r7, #7]
 800409a:	4a49      	ldr	r2, [pc, #292]	; (80041c0 <UART_init+0x18c>)
 800409c:	019b      	lsls	r3, r3, #6
 800409e:	4413      	add	r3, r2
 80040a0:	3304      	adds	r3, #4
 80040a2:	683a      	ldr	r2, [r7, #0]
 80040a4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 80040a6:	79fb      	ldrb	r3, [r7, #7]
 80040a8:	4a45      	ldr	r2, [pc, #276]	; (80041c0 <UART_init+0x18c>)
 80040aa:	019b      	lsls	r3, r3, #6
 80040ac:	4413      	add	r3, r2
 80040ae:	3308      	adds	r3, #8
 80040b0:	2200      	movs	r2, #0
 80040b2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 80040b4:	79fb      	ldrb	r3, [r7, #7]
 80040b6:	4a42      	ldr	r2, [pc, #264]	; (80041c0 <UART_init+0x18c>)
 80040b8:	019b      	lsls	r3, r3, #6
 80040ba:	4413      	add	r3, r2
 80040bc:	330c      	adds	r3, #12
 80040be:	2200      	movs	r2, #0
 80040c0:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 80040c2:	79fb      	ldrb	r3, [r7, #7]
 80040c4:	4a3e      	ldr	r2, [pc, #248]	; (80041c0 <UART_init+0x18c>)
 80040c6:	019b      	lsls	r3, r3, #6
 80040c8:	4413      	add	r3, r2
 80040ca:	3310      	adds	r3, #16
 80040cc:	2200      	movs	r2, #0
 80040ce:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 80040d0:	79fb      	ldrb	r3, [r7, #7]
 80040d2:	4a3b      	ldr	r2, [pc, #236]	; (80041c0 <UART_init+0x18c>)
 80040d4:	019b      	lsls	r3, r3, #6
 80040d6:	4413      	add	r3, r2
 80040d8:	3318      	adds	r3, #24
 80040da:	2200      	movs	r2, #0
 80040dc:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 80040de:	79fb      	ldrb	r3, [r7, #7]
 80040e0:	4a37      	ldr	r2, [pc, #220]	; (80041c0 <UART_init+0x18c>)
 80040e2:	019b      	lsls	r3, r3, #6
 80040e4:	4413      	add	r3, r2
 80040e6:	3314      	adds	r3, #20
 80040e8:	220c      	movs	r2, #12
 80040ea:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 80040ec:	79fb      	ldrb	r3, [r7, #7]
 80040ee:	4a34      	ldr	r2, [pc, #208]	; (80041c0 <UART_init+0x18c>)
 80040f0:	019b      	lsls	r3, r3, #6
 80040f2:	4413      	add	r3, r2
 80040f4:	331c      	adds	r3, #28
 80040f6:	2200      	movs	r2, #0
 80040f8:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 80040fa:	79fb      	ldrb	r3, [r7, #7]
 80040fc:	019b      	lsls	r3, r3, #6
 80040fe:	4a30      	ldr	r2, [pc, #192]	; (80041c0 <UART_init+0x18c>)
 8004100:	4413      	add	r3, r2
 8004102:	4618      	mov	r0, r3
 8004104:	f004 f882 	bl	800820c <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8004108:	79fb      	ldrb	r3, [r7, #7]
 800410a:	4a2d      	ldr	r2, [pc, #180]	; (80041c0 <UART_init+0x18c>)
 800410c:	019b      	lsls	r3, r3, #6
 800410e:	4413      	add	r3, r2
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	68da      	ldr	r2, [r3, #12]
 8004114:	79fb      	ldrb	r3, [r7, #7]
 8004116:	492a      	ldr	r1, [pc, #168]	; (80041c0 <UART_init+0x18c>)
 8004118:	019b      	lsls	r3, r3, #6
 800411a:	440b      	add	r3, r1
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004122:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8004124:	79fb      	ldrb	r3, [r7, #7]
 8004126:	4a27      	ldr	r2, [pc, #156]	; (80041c4 <UART_init+0x190>)
 8004128:	56d3      	ldrsb	r3, [r2, r3]
 800412a:	2201      	movs	r2, #1
 800412c:	2101      	movs	r1, #1
 800412e:	4618      	mov	r0, r3
 8004130:	f001 ff37 	bl	8005fa2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8004134:	79fb      	ldrb	r3, [r7, #7]
 8004136:	4a23      	ldr	r2, [pc, #140]	; (80041c4 <UART_init+0x190>)
 8004138:	56d3      	ldrsb	r3, [r2, r3]
 800413a:	4618      	mov	r0, r3
 800413c:	f001 ff4d 	bl	8005fda <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8004140:	79fb      	ldrb	r3, [r7, #7]
 8004142:	019b      	lsls	r3, r3, #6
 8004144:	4a1e      	ldr	r2, [pc, #120]	; (80041c0 <UART_init+0x18c>)
 8004146:	1898      	adds	r0, r3, r2
 8004148:	79fb      	ldrb	r3, [r7, #7]
 800414a:	79fa      	ldrb	r2, [r7, #7]
 800414c:	4919      	ldr	r1, [pc, #100]	; (80041b4 <UART_init+0x180>)
 800414e:	5c8a      	ldrb	r2, [r1, r2]
 8004150:	01db      	lsls	r3, r3, #7
 8004152:	4413      	add	r3, r2
 8004154:	4a1c      	ldr	r2, [pc, #112]	; (80041c8 <UART_init+0x194>)
 8004156:	4413      	add	r3, r2
 8004158:	2201      	movs	r2, #1
 800415a:	4619      	mov	r1, r3
 800415c:	f004 f8e7 	bl	800832e <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8004160:	4b1a      	ldr	r3, [pc, #104]	; (80041cc <UART_init+0x198>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	6898      	ldr	r0, [r3, #8]
 8004166:	2300      	movs	r3, #0
 8004168:	2202      	movs	r2, #2
 800416a:	2100      	movs	r1, #0
 800416c:	f004 ff3c 	bl	8008fe8 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8004170:	4b16      	ldr	r3, [pc, #88]	; (80041cc <UART_init+0x198>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	68d8      	ldr	r0, [r3, #12]
 8004176:	2300      	movs	r3, #0
 8004178:	2202      	movs	r2, #2
 800417a:	2100      	movs	r1, #0
 800417c:	f004 ff34 	bl	8008fe8 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8004180:	4b12      	ldr	r3, [pc, #72]	; (80041cc <UART_init+0x198>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	6858      	ldr	r0, [r3, #4]
 8004186:	2300      	movs	r3, #0
 8004188:	2202      	movs	r2, #2
 800418a:	2100      	movs	r1, #0
 800418c:	f004 ff2c 	bl	8008fe8 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8004190:	79fb      	ldrb	r3, [r7, #7]
 8004192:	4a0f      	ldr	r2, [pc, #60]	; (80041d0 <UART_init+0x19c>)
 8004194:	2101      	movs	r1, #1
 8004196:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800419a:	bf00      	nop
 800419c:	3708      	adds	r7, #8
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	0800ff90 	.word	0x0800ff90
 80041a8:	0800ffa0 	.word	0x0800ffa0
 80041ac:	0800ffdc 	.word	0x0800ffdc
 80041b0:	20000f8c 	.word	0x20000f8c
 80041b4:	20000f88 	.word	0x20000f88
 80041b8:	20000f98 	.word	0x20000f98
 80041bc:	20000034 	.word	0x20000034
 80041c0:	20000d48 	.word	0x20000d48
 80041c4:	08010234 	.word	0x08010234
 80041c8:	20000e08 	.word	0x20000e08
 80041cc:	2000005c 	.word	0x2000005c
 80041d0:	20000fa4 	.word	0x20000fa4

080041d4 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b082      	sub	sp, #8
 80041d8:	af00      	add	r7, sp, #0
 80041da:	4603      	mov	r3, r0
 80041dc:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 80041de:	79fb      	ldrb	r3, [r7, #7]
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	d906      	bls.n	80041f2 <UART_data_ready+0x1e>
 80041e4:	4a07      	ldr	r2, [pc, #28]	; (8004204 <UART_data_ready+0x30>)
 80041e6:	21c8      	movs	r1, #200	; 0xc8
 80041e8:	4807      	ldr	r0, [pc, #28]	; (8004208 <UART_data_ready+0x34>)
 80041ea:	f004 feeb 	bl	8008fc4 <printf>
 80041ee:	f7ff ff0b 	bl	8004008 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 80041f2:	79fb      	ldrb	r3, [r7, #7]
 80041f4:	4a05      	ldr	r2, [pc, #20]	; (800420c <UART_data_ready+0x38>)
 80041f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3708      	adds	r7, #8
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
 8004202:	bf00      	nop
 8004204:	0800ffdc 	.word	0x0800ffdc
 8004208:	0800ffa0 	.word	0x0800ffa0
 800420c:	20000f98 	.word	0x20000f98

08004210 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b084      	sub	sp, #16
 8004214:	af00      	add	r7, sp, #0
 8004216:	4603      	mov	r3, r0
 8004218:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 800421a:	79fb      	ldrb	r3, [r7, #7]
 800421c:	2b02      	cmp	r3, #2
 800421e:	d906      	bls.n	800422e <UART_get_next_byte+0x1e>
 8004220:	4a22      	ldr	r2, [pc, #136]	; (80042ac <UART_get_next_byte+0x9c>)
 8004222:	21d4      	movs	r1, #212	; 0xd4
 8004224:	4822      	ldr	r0, [pc, #136]	; (80042b0 <UART_get_next_byte+0xa0>)
 8004226:	f004 fecd 	bl	8008fc4 <printf>
 800422a:	f7ff feed 	bl	8004008 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 800422e:	79fb      	ldrb	r3, [r7, #7]
 8004230:	4a20      	ldr	r2, [pc, #128]	; (80042b4 <UART_get_next_byte+0xa4>)
 8004232:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d101      	bne.n	800423e <UART_get_next_byte+0x2e>
		return 0;
 800423a:	2300      	movs	r3, #0
 800423c:	e031      	b.n	80042a2 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 800423e:	79fa      	ldrb	r2, [r7, #7]
 8004240:	79fb      	ldrb	r3, [r7, #7]
 8004242:	491d      	ldr	r1, [pc, #116]	; (80042b8 <UART_get_next_byte+0xa8>)
 8004244:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004248:	491c      	ldr	r1, [pc, #112]	; (80042bc <UART_get_next_byte+0xac>)
 800424a:	01d2      	lsls	r2, r2, #7
 800424c:	440a      	add	r2, r1
 800424e:	4413      	add	r3, r2
 8004250:	781b      	ldrb	r3, [r3, #0]
 8004252:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8004254:	79fb      	ldrb	r3, [r7, #7]
 8004256:	4a18      	ldr	r2, [pc, #96]	; (80042b8 <UART_get_next_byte+0xa8>)
 8004258:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800425c:	1c5a      	adds	r2, r3, #1
 800425e:	79fb      	ldrb	r3, [r7, #7]
 8004260:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004264:	4914      	ldr	r1, [pc, #80]	; (80042b8 <UART_get_next_byte+0xa8>)
 8004266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800426a:	79fb      	ldrb	r3, [r7, #7]
 800426c:	4a14      	ldr	r2, [pc, #80]	; (80042c0 <UART_get_next_byte+0xb0>)
 800426e:	56d3      	ldrsb	r3, [r2, r3]
 8004270:	4618      	mov	r0, r3
 8004272:	f7ff fea5 	bl	8003fc0 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8004276:	79fb      	ldrb	r3, [r7, #7]
 8004278:	4a12      	ldr	r2, [pc, #72]	; (80042c4 <UART_get_next_byte+0xb4>)
 800427a:	5cd3      	ldrb	r3, [r2, r3]
 800427c:	4619      	mov	r1, r3
 800427e:	79fb      	ldrb	r3, [r7, #7]
 8004280:	4a0d      	ldr	r2, [pc, #52]	; (80042b8 <UART_get_next_byte+0xa8>)
 8004282:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004286:	4299      	cmp	r1, r3
 8004288:	d104      	bne.n	8004294 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 800428a:	79fb      	ldrb	r3, [r7, #7]
 800428c:	4a09      	ldr	r2, [pc, #36]	; (80042b4 <UART_get_next_byte+0xa4>)
 800428e:	2100      	movs	r1, #0
 8004290:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8004294:	79fb      	ldrb	r3, [r7, #7]
 8004296:	4a0a      	ldr	r2, [pc, #40]	; (80042c0 <UART_get_next_byte+0xb0>)
 8004298:	56d3      	ldrsb	r3, [r2, r3]
 800429a:	4618      	mov	r0, r3
 800429c:	f7ff fe74 	bl	8003f88 <__NVIC_EnableIRQ>
	return ret;
 80042a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3710      	adds	r7, #16
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	0800ffdc 	.word	0x0800ffdc
 80042b0:	0800ffa0 	.word	0x0800ffa0
 80042b4:	20000f98 	.word	0x20000f98
 80042b8:	20000f8c 	.word	0x20000f8c
 80042bc:	20000e08 	.word	0x20000e08
 80042c0:	08010234 	.word	0x08010234
 80042c4:	20000f88 	.word	0x20000f88

080042c8 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b084      	sub	sp, #16
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	4603      	mov	r3, r0
 80042d0:	460a      	mov	r2, r1
 80042d2:	71fb      	strb	r3, [r7, #7]
 80042d4:	4613      	mov	r3, r2
 80042d6:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 80042d8:	79fb      	ldrb	r3, [r7, #7]
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d907      	bls.n	80042ee <UART_putc+0x26>
 80042de:	4a16      	ldr	r2, [pc, #88]	; (8004338 <UART_putc+0x70>)
 80042e0:	f240 113d 	movw	r1, #317	; 0x13d
 80042e4:	4815      	ldr	r0, [pc, #84]	; (800433c <UART_putc+0x74>)
 80042e6:	f004 fe6d 	bl	8008fc4 <printf>
 80042ea:	f7ff fe8d 	bl	8004008 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 80042ee:	79fb      	ldrb	r3, [r7, #7]
 80042f0:	4a13      	ldr	r2, [pc, #76]	; (8004340 <UART_putc+0x78>)
 80042f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d019      	beq.n	800432e <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80042fa:	79fb      	ldrb	r3, [r7, #7]
 80042fc:	4a11      	ldr	r2, [pc, #68]	; (8004344 <UART_putc+0x7c>)
 80042fe:	56d3      	ldrsb	r3, [r2, r3]
 8004300:	4618      	mov	r0, r3
 8004302:	f7ff fe5d 	bl	8003fc0 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8004306:	79fb      	ldrb	r3, [r7, #7]
 8004308:	019b      	lsls	r3, r3, #6
 800430a:	4a0f      	ldr	r2, [pc, #60]	; (8004348 <UART_putc+0x80>)
 800430c:	4413      	add	r3, r2
 800430e:	1db9      	adds	r1, r7, #6
 8004310:	2201      	movs	r2, #1
 8004312:	4618      	mov	r0, r3
 8004314:	f003 ffc7 	bl	80082a6 <HAL_UART_Transmit_IT>
 8004318:	4603      	mov	r3, r0
 800431a:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 800431c:	79fb      	ldrb	r3, [r7, #7]
 800431e:	4a09      	ldr	r2, [pc, #36]	; (8004344 <UART_putc+0x7c>)
 8004320:	56d3      	ldrsb	r3, [r2, r3]
 8004322:	4618      	mov	r0, r3
 8004324:	f7ff fe30 	bl	8003f88 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8004328:	7bfb      	ldrb	r3, [r7, #15]
 800432a:	2b02      	cmp	r3, #2
 800432c:	d0e5      	beq.n	80042fa <UART_putc+0x32>
	}
}
 800432e:	bf00      	nop
 8004330:	3710      	adds	r7, #16
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	0800ffdc 	.word	0x0800ffdc
 800433c:	0800ffa0 	.word	0x0800ffa0
 8004340:	20000fa4 	.word	0x20000fa4
 8004344:	08010234 	.word	0x08010234
 8004348:	20000d48 	.word	0x20000d48

0800434c <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 800434c:	b480      	push	{r7}
 800434e:	b087      	sub	sp, #28
 8004350:	af00      	add	r7, sp, #0
 8004352:	4603      	mov	r3, r0
 8004354:	60b9      	str	r1, [r7, #8]
 8004356:	607a      	str	r2, [r7, #4]
 8004358:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 800435a:	7bfb      	ldrb	r3, [r7, #15]
 800435c:	4a13      	ldr	r2, [pc, #76]	; (80043ac <UART_impolite_force_puts_on_uart+0x60>)
 800435e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d01d      	beq.n	80043a2 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8004366:	7bfb      	ldrb	r3, [r7, #15]
 8004368:	4a11      	ldr	r2, [pc, #68]	; (80043b0 <UART_impolite_force_puts_on_uart+0x64>)
 800436a:	019b      	lsls	r3, r3, #6
 800436c:	4413      	add	r3, r2
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8004372:	2300      	movs	r3, #0
 8004374:	617b      	str	r3, [r7, #20]
 8004376:	e010      	b.n	800439a <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8004378:	bf00      	nop
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004382:	2b00      	cmp	r3, #0
 8004384:	d0f9      	beq.n	800437a <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	4413      	add	r3, r2
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	461a      	mov	r2, r3
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	3301      	adds	r3, #1
 8004398:	617b      	str	r3, [r7, #20]
 800439a:	697a      	ldr	r2, [r7, #20]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	429a      	cmp	r2, r3
 80043a0:	d3ea      	bcc.n	8004378 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 80043a2:	bf00      	nop
 80043a4:	371c      	adds	r7, #28
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bc80      	pop	{r7}
 80043aa:	4770      	bx	lr
 80043ac:	20000fa4 	.word	0x20000fa4
 80043b0:	20000d48 	.word	0x20000d48

080043b4 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 80043b8:	4802      	ldr	r0, [pc, #8]	; (80043c4 <USART1_IRQHandler+0x10>)
 80043ba:	f004 f80d 	bl	80083d8 <HAL_UART_IRQHandler>
}
 80043be:	bf00      	nop
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	20000d48 	.word	0x20000d48

080043c8 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 80043cc:	4802      	ldr	r0, [pc, #8]	; (80043d8 <USART2_IRQHandler+0x10>)
 80043ce:	f004 f803 	bl	80083d8 <HAL_UART_IRQHandler>
}
 80043d2:	bf00      	nop
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop
 80043d8:	20000d88 	.word	0x20000d88

080043dc <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 80043e0:	4802      	ldr	r0, [pc, #8]	; (80043ec <USART3_IRQHandler+0x10>)
 80043e2:	f003 fff9 	bl	80083d8 <HAL_UART_IRQHandler>
}
 80043e6:	bf00      	nop
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	20000dc8 	.word	0x20000dc8

080043f0 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a1e      	ldr	r2, [pc, #120]	; (8004478 <HAL_UART_RxCpltCallback+0x88>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d102      	bne.n	8004408 <HAL_UART_RxCpltCallback+0x18>
 8004402:	2300      	movs	r3, #0
 8004404:	73fb      	strb	r3, [r7, #15]
 8004406:	e00e      	b.n	8004426 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a1b      	ldr	r2, [pc, #108]	; (800447c <HAL_UART_RxCpltCallback+0x8c>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d102      	bne.n	8004418 <HAL_UART_RxCpltCallback+0x28>
 8004412:	2301      	movs	r3, #1
 8004414:	73fb      	strb	r3, [r7, #15]
 8004416:	e006      	b.n	8004426 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a18      	ldr	r2, [pc, #96]	; (8004480 <HAL_UART_RxCpltCallback+0x90>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d126      	bne.n	8004470 <HAL_UART_RxCpltCallback+0x80>
 8004422:	2302      	movs	r3, #2
 8004424:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 8004426:	7bfb      	ldrb	r3, [r7, #15]
 8004428:	4a16      	ldr	r2, [pc, #88]	; (8004484 <HAL_UART_RxCpltCallback+0x94>)
 800442a:	2101      	movs	r1, #1
 800442c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8004430:	7bfb      	ldrb	r3, [r7, #15]
 8004432:	4a15      	ldr	r2, [pc, #84]	; (8004488 <HAL_UART_RxCpltCallback+0x98>)
 8004434:	5cd3      	ldrb	r3, [r2, r3]
 8004436:	3301      	adds	r3, #1
 8004438:	425a      	negs	r2, r3
 800443a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800443e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004442:	bf58      	it	pl
 8004444:	4253      	negpl	r3, r2
 8004446:	7bfa      	ldrb	r2, [r7, #15]
 8004448:	b2d9      	uxtb	r1, r3
 800444a:	4b0f      	ldr	r3, [pc, #60]	; (8004488 <HAL_UART_RxCpltCallback+0x98>)
 800444c:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 800444e:	7bfb      	ldrb	r3, [r7, #15]
 8004450:	019b      	lsls	r3, r3, #6
 8004452:	4a0e      	ldr	r2, [pc, #56]	; (800448c <HAL_UART_RxCpltCallback+0x9c>)
 8004454:	1898      	adds	r0, r3, r2
 8004456:	7bfb      	ldrb	r3, [r7, #15]
 8004458:	7bfa      	ldrb	r2, [r7, #15]
 800445a:	490b      	ldr	r1, [pc, #44]	; (8004488 <HAL_UART_RxCpltCallback+0x98>)
 800445c:	5c8a      	ldrb	r2, [r1, r2]
 800445e:	01db      	lsls	r3, r3, #7
 8004460:	4413      	add	r3, r2
 8004462:	4a0b      	ldr	r2, [pc, #44]	; (8004490 <HAL_UART_RxCpltCallback+0xa0>)
 8004464:	4413      	add	r3, r2
 8004466:	2201      	movs	r2, #1
 8004468:	4619      	mov	r1, r3
 800446a:	f003 ff60 	bl	800832e <HAL_UART_Receive_IT>
 800446e:	e000      	b.n	8004472 <HAL_UART_RxCpltCallback+0x82>
	else return;
 8004470:	bf00      	nop
}
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}
 8004478:	40013800 	.word	0x40013800
 800447c:	40004400 	.word	0x40004400
 8004480:	40004800 	.word	0x40004800
 8004484:	20000f98 	.word	0x20000f98
 8004488:	20000f88 	.word	0x20000f88
 800448c:	20000d48 	.word	0x20000d48
 8004490:	20000e08 	.word	0x20000e08

08004494 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b08a      	sub	sp, #40	; 0x28
 8004498:	af02      	add	r7, sp, #8
 800449a:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a47      	ldr	r2, [pc, #284]	; (80045c0 <HAL_UART_MspInit+0x12c>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d12a      	bne.n	80044fc <HAL_UART_MspInit+0x68>
	{
		#ifdef UART1_ON_PA9_PA10
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 80044a6:	4b47      	ldr	r3, [pc, #284]	; (80045c4 <HAL_UART_MspInit+0x130>)
 80044a8:	699b      	ldr	r3, [r3, #24]
 80044aa:	4a46      	ldr	r2, [pc, #280]	; (80045c4 <HAL_UART_MspInit+0x130>)
 80044ac:	f043 0304 	orr.w	r3, r3, #4
 80044b0:	6193      	str	r3, [r2, #24]
 80044b2:	4b44      	ldr	r3, [pc, #272]	; (80045c4 <HAL_UART_MspInit+0x130>)
 80044b4:	699b      	ldr	r3, [r3, #24]
 80044b6:	f003 0304 	and.w	r3, r3, #4
 80044ba:	61fb      	str	r3, [r7, #28]
 80044bc:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 80044be:	2303      	movs	r3, #3
 80044c0:	9300      	str	r3, [sp, #0]
 80044c2:	2301      	movs	r3, #1
 80044c4:	2202      	movs	r2, #2
 80044c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80044ca:	483f      	ldr	r0, [pc, #252]	; (80045c8 <HAL_UART_MspInit+0x134>)
 80044cc:	f7fe fb66 	bl	8002b9c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80044d0:	2303      	movs	r3, #3
 80044d2:	9300      	str	r3, [sp, #0]
 80044d4:	2301      	movs	r3, #1
 80044d6:	2200      	movs	r2, #0
 80044d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80044dc:	483a      	ldr	r0, [pc, #232]	; (80045c8 <HAL_UART_MspInit+0x134>)
 80044de:	f7fe fb5d 	bl	8002b9c <BSP_GPIO_PinCfg>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART1_ENABLE();
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 80044e2:	4b38      	ldr	r3, [pc, #224]	; (80045c4 <HAL_UART_MspInit+0x130>)
 80044e4:	699b      	ldr	r3, [r3, #24]
 80044e6:	4a37      	ldr	r2, [pc, #220]	; (80045c4 <HAL_UART_MspInit+0x130>)
 80044e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044ec:	6193      	str	r3, [r2, #24]
 80044ee:	4b35      	ldr	r3, [pc, #212]	; (80045c4 <HAL_UART_MspInit+0x130>)
 80044f0:	699b      	ldr	r3, [r3, #24]
 80044f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044f6:	61bb      	str	r3, [r7, #24]
 80044f8:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 80044fa:	e05c      	b.n	80045b6 <HAL_UART_MspInit+0x122>
	else if(huart->Instance == USART2)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a32      	ldr	r2, [pc, #200]	; (80045cc <HAL_UART_MspInit+0x138>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d128      	bne.n	8004558 <HAL_UART_MspInit+0xc4>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8004506:	4b2f      	ldr	r3, [pc, #188]	; (80045c4 <HAL_UART_MspInit+0x130>)
 8004508:	699b      	ldr	r3, [r3, #24]
 800450a:	4a2e      	ldr	r2, [pc, #184]	; (80045c4 <HAL_UART_MspInit+0x130>)
 800450c:	f043 0304 	orr.w	r3, r3, #4
 8004510:	6193      	str	r3, [r2, #24]
 8004512:	4b2c      	ldr	r3, [pc, #176]	; (80045c4 <HAL_UART_MspInit+0x130>)
 8004514:	699b      	ldr	r3, [r3, #24]
 8004516:	f003 0304 	and.w	r3, r3, #4
 800451a:	617b      	str	r3, [r7, #20]
 800451c:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800451e:	2303      	movs	r3, #3
 8004520:	9300      	str	r3, [sp, #0]
 8004522:	2301      	movs	r3, #1
 8004524:	2202      	movs	r2, #2
 8004526:	2104      	movs	r1, #4
 8004528:	4827      	ldr	r0, [pc, #156]	; (80045c8 <HAL_UART_MspInit+0x134>)
 800452a:	f7fe fb37 	bl	8002b9c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800452e:	2303      	movs	r3, #3
 8004530:	9300      	str	r3, [sp, #0]
 8004532:	2301      	movs	r3, #1
 8004534:	2200      	movs	r2, #0
 8004536:	2108      	movs	r1, #8
 8004538:	4823      	ldr	r0, [pc, #140]	; (80045c8 <HAL_UART_MspInit+0x134>)
 800453a:	f7fe fb2f 	bl	8002b9c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 800453e:	4b21      	ldr	r3, [pc, #132]	; (80045c4 <HAL_UART_MspInit+0x130>)
 8004540:	69db      	ldr	r3, [r3, #28]
 8004542:	4a20      	ldr	r2, [pc, #128]	; (80045c4 <HAL_UART_MspInit+0x130>)
 8004544:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004548:	61d3      	str	r3, [r2, #28]
 800454a:	4b1e      	ldr	r3, [pc, #120]	; (80045c4 <HAL_UART_MspInit+0x130>)
 800454c:	69db      	ldr	r3, [r3, #28]
 800454e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004552:	613b      	str	r3, [r7, #16]
 8004554:	693b      	ldr	r3, [r7, #16]
}
 8004556:	e02e      	b.n	80045b6 <HAL_UART_MspInit+0x122>
	else if(huart->Instance == USART3)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a1c      	ldr	r2, [pc, #112]	; (80045d0 <HAL_UART_MspInit+0x13c>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d129      	bne.n	80045b6 <HAL_UART_MspInit+0x122>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8004562:	4b18      	ldr	r3, [pc, #96]	; (80045c4 <HAL_UART_MspInit+0x130>)
 8004564:	699b      	ldr	r3, [r3, #24]
 8004566:	4a17      	ldr	r2, [pc, #92]	; (80045c4 <HAL_UART_MspInit+0x130>)
 8004568:	f043 0308 	orr.w	r3, r3, #8
 800456c:	6193      	str	r3, [r2, #24]
 800456e:	4b15      	ldr	r3, [pc, #84]	; (80045c4 <HAL_UART_MspInit+0x130>)
 8004570:	699b      	ldr	r3, [r3, #24]
 8004572:	f003 0308 	and.w	r3, r3, #8
 8004576:	60fb      	str	r3, [r7, #12]
 8004578:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800457a:	2303      	movs	r3, #3
 800457c:	9300      	str	r3, [sp, #0]
 800457e:	2301      	movs	r3, #1
 8004580:	2202      	movs	r2, #2
 8004582:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004586:	4813      	ldr	r0, [pc, #76]	; (80045d4 <HAL_UART_MspInit+0x140>)
 8004588:	f7fe fb08 	bl	8002b9c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800458c:	2303      	movs	r3, #3
 800458e:	9300      	str	r3, [sp, #0]
 8004590:	2301      	movs	r3, #1
 8004592:	2200      	movs	r2, #0
 8004594:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004598:	480e      	ldr	r0, [pc, #56]	; (80045d4 <HAL_UART_MspInit+0x140>)
 800459a:	f7fe faff 	bl	8002b9c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 800459e:	4b09      	ldr	r3, [pc, #36]	; (80045c4 <HAL_UART_MspInit+0x130>)
 80045a0:	69db      	ldr	r3, [r3, #28]
 80045a2:	4a08      	ldr	r2, [pc, #32]	; (80045c4 <HAL_UART_MspInit+0x130>)
 80045a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045a8:	61d3      	str	r3, [r2, #28]
 80045aa:	4b06      	ldr	r3, [pc, #24]	; (80045c4 <HAL_UART_MspInit+0x130>)
 80045ac:	69db      	ldr	r3, [r3, #28]
 80045ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045b2:	60bb      	str	r3, [r7, #8]
 80045b4:	68bb      	ldr	r3, [r7, #8]
}
 80045b6:	bf00      	nop
 80045b8:	3720      	adds	r7, #32
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	40013800 	.word	0x40013800
 80045c4:	40021000 	.word	0x40021000
 80045c8:	40010800 	.word	0x40010800
 80045cc:	40004400 	.word	0x40004400
 80045d0:	40004800 	.word	0x40004800
 80045d4:	40010c00 	.word	0x40010c00

080045d8 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045e4:	2b08      	cmp	r3, #8
 80045e6:	d106      	bne.n	80045f6 <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2222      	movs	r2, #34	; 0x22
 80045f2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 80045f6:	bf00      	nop
 80045f8:	370c      	adds	r7, #12
 80045fa:	46bd      	mov	sp, r7
 80045fc:	bc80      	pop	{r7}
 80045fe:	4770      	bx	lr

08004600 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8004604:	4b03      	ldr	r3, [pc, #12]	; (8004614 <WWDG_IRQHandler+0x14>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4903      	ldr	r1, [pc, #12]	; (8004618 <WWDG_IRQHandler+0x18>)
 800460a:	4618      	mov	r0, r3
 800460c:	f7fe fe8a 	bl	8003324 <dump_printf>
	while(1);
 8004610:	e7fe      	b.n	8004610 <WWDG_IRQHandler+0x10>
 8004612:	bf00      	nop
 8004614:	20000040 	.word	0x20000040
 8004618:	0801006c 	.word	0x0801006c

0800461c <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8004620:	4b03      	ldr	r3, [pc, #12]	; (8004630 <PVD_IRQHandler+0x14>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4903      	ldr	r1, [pc, #12]	; (8004634 <PVD_IRQHandler+0x18>)
 8004626:	4618      	mov	r0, r3
 8004628:	f7fe fe7c 	bl	8003324 <dump_printf>
	while(1);
 800462c:	e7fe      	b.n	800462c <PVD_IRQHandler+0x10>
 800462e:	bf00      	nop
 8004630:	20000040 	.word	0x20000040
 8004634:	08010074 	.word	0x08010074

08004638 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 800463c:	4b03      	ldr	r3, [pc, #12]	; (800464c <TAMPER_IRQHandler+0x14>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	4903      	ldr	r1, [pc, #12]	; (8004650 <TAMPER_IRQHandler+0x18>)
 8004642:	4618      	mov	r0, r3
 8004644:	f7fe fe6e 	bl	8003324 <dump_printf>
	while(1);
 8004648:	e7fe      	b.n	8004648 <TAMPER_IRQHandler+0x10>
 800464a:	bf00      	nop
 800464c:	20000040 	.word	0x20000040
 8004650:	08010078 	.word	0x08010078

08004654 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8004658:	4b03      	ldr	r3, [pc, #12]	; (8004668 <RTC_IRQHandler+0x14>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4903      	ldr	r1, [pc, #12]	; (800466c <RTC_IRQHandler+0x18>)
 800465e:	4618      	mov	r0, r3
 8004660:	f7fe fe60 	bl	8003324 <dump_printf>
	while(1);
 8004664:	e7fe      	b.n	8004664 <RTC_IRQHandler+0x10>
 8004666:	bf00      	nop
 8004668:	20000040 	.word	0x20000040
 800466c:	08010080 	.word	0x08010080

08004670 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8004674:	4b03      	ldr	r3, [pc, #12]	; (8004684 <FLASH_IRQHandler+0x14>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4903      	ldr	r1, [pc, #12]	; (8004688 <FLASH_IRQHandler+0x18>)
 800467a:	4618      	mov	r0, r3
 800467c:	f7fe fe52 	bl	8003324 <dump_printf>
	while(1);
 8004680:	e7fe      	b.n	8004680 <FLASH_IRQHandler+0x10>
 8004682:	bf00      	nop
 8004684:	20000040 	.word	0x20000040
 8004688:	08010084 	.word	0x08010084

0800468c <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8004690:	4b03      	ldr	r3, [pc, #12]	; (80046a0 <RCC_IRQHandler+0x14>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4903      	ldr	r1, [pc, #12]	; (80046a4 <RCC_IRQHandler+0x18>)
 8004696:	4618      	mov	r0, r3
 8004698:	f7fe fe44 	bl	8003324 <dump_printf>
	while(1);
 800469c:	e7fe      	b.n	800469c <RCC_IRQHandler+0x10>
 800469e:	bf00      	nop
 80046a0:	20000040 	.word	0x20000040
 80046a4:	0801008c 	.word	0x0801008c

080046a8 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 80046ac:	4b03      	ldr	r3, [pc, #12]	; (80046bc <DMA1_Channel2_IRQHandler+0x14>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4903      	ldr	r1, [pc, #12]	; (80046c0 <DMA1_Channel2_IRQHandler+0x18>)
 80046b2:	4618      	mov	r0, r3
 80046b4:	f7fe fe36 	bl	8003324 <dump_printf>
	while(1);
 80046b8:	e7fe      	b.n	80046b8 <DMA1_Channel2_IRQHandler+0x10>
 80046ba:	bf00      	nop
 80046bc:	20000040 	.word	0x20000040
 80046c0:	080100c8 	.word	0x080100c8

080046c4 <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 80046c8:	4b03      	ldr	r3, [pc, #12]	; (80046d8 <DMA1_Channel3_IRQHandler+0x14>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4903      	ldr	r1, [pc, #12]	; (80046dc <DMA1_Channel3_IRQHandler+0x18>)
 80046ce:	4618      	mov	r0, r3
 80046d0:	f7fe fe28 	bl	8003324 <dump_printf>
	while(1);
 80046d4:	e7fe      	b.n	80046d4 <DMA1_Channel3_IRQHandler+0x10>
 80046d6:	bf00      	nop
 80046d8:	20000040 	.word	0x20000040
 80046dc:	080100d8 	.word	0x080100d8

080046e0 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 80046e4:	4b03      	ldr	r3, [pc, #12]	; (80046f4 <DMA1_Channel4_IRQHandler+0x14>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4903      	ldr	r1, [pc, #12]	; (80046f8 <DMA1_Channel4_IRQHandler+0x18>)
 80046ea:	4618      	mov	r0, r3
 80046ec:	f7fe fe1a 	bl	8003324 <dump_printf>
	while(1);
 80046f0:	e7fe      	b.n	80046f0 <DMA1_Channel4_IRQHandler+0x10>
 80046f2:	bf00      	nop
 80046f4:	20000040 	.word	0x20000040
 80046f8:	080100e8 	.word	0x080100e8

080046fc <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8004700:	4b03      	ldr	r3, [pc, #12]	; (8004710 <DMA1_Channel5_IRQHandler+0x14>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4903      	ldr	r1, [pc, #12]	; (8004714 <DMA1_Channel5_IRQHandler+0x18>)
 8004706:	4618      	mov	r0, r3
 8004708:	f7fe fe0c 	bl	8003324 <dump_printf>
	while(1);
 800470c:	e7fe      	b.n	800470c <DMA1_Channel5_IRQHandler+0x10>
 800470e:	bf00      	nop
 8004710:	20000040 	.word	0x20000040
 8004714:	080100f8 	.word	0x080100f8

08004718 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 800471c:	4b03      	ldr	r3, [pc, #12]	; (800472c <DMA1_Channel6_IRQHandler+0x14>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4903      	ldr	r1, [pc, #12]	; (8004730 <DMA1_Channel6_IRQHandler+0x18>)
 8004722:	4618      	mov	r0, r3
 8004724:	f7fe fdfe 	bl	8003324 <dump_printf>
	while(1);
 8004728:	e7fe      	b.n	8004728 <DMA1_Channel6_IRQHandler+0x10>
 800472a:	bf00      	nop
 800472c:	20000040 	.word	0x20000040
 8004730:	08010108 	.word	0x08010108

08004734 <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8004738:	4b03      	ldr	r3, [pc, #12]	; (8004748 <DMA1_Channel7_IRQHandler+0x14>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4903      	ldr	r1, [pc, #12]	; (800474c <DMA1_Channel7_IRQHandler+0x18>)
 800473e:	4618      	mov	r0, r3
 8004740:	f7fe fdf0 	bl	8003324 <dump_printf>
	while(1);
 8004744:	e7fe      	b.n	8004744 <DMA1_Channel7_IRQHandler+0x10>
 8004746:	bf00      	nop
 8004748:	20000040 	.word	0x20000040
 800474c:	08010118 	.word	0x08010118

08004750 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8004754:	4b03      	ldr	r3, [pc, #12]	; (8004764 <ADC1_2_IRQHandler+0x14>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4903      	ldr	r1, [pc, #12]	; (8004768 <ADC1_2_IRQHandler+0x18>)
 800475a:	4618      	mov	r0, r3
 800475c:	f7fe fde2 	bl	8003324 <dump_printf>
	while(1);
 8004760:	e7fe      	b.n	8004760 <ADC1_2_IRQHandler+0x10>
 8004762:	bf00      	nop
 8004764:	20000040 	.word	0x20000040
 8004768:	08010128 	.word	0x08010128

0800476c <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8004770:	4b03      	ldr	r3, [pc, #12]	; (8004780 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4903      	ldr	r1, [pc, #12]	; (8004784 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8004776:	4618      	mov	r0, r3
 8004778:	f7fe fdd4 	bl	8003324 <dump_printf>
	while(1);
 800477c:	e7fe      	b.n	800477c <USB_HP_CAN1_TX_IRQHandler+0x10>
 800477e:	bf00      	nop
 8004780:	20000040 	.word	0x20000040
 8004784:	08010130 	.word	0x08010130

08004788 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 800478c:	4b03      	ldr	r3, [pc, #12]	; (800479c <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4903      	ldr	r1, [pc, #12]	; (80047a0 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8004792:	4618      	mov	r0, r3
 8004794:	f7fe fdc6 	bl	8003324 <dump_printf>
	while(1);
 8004798:	e7fe      	b.n	8004798 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 800479a:	bf00      	nop
 800479c:	20000040 	.word	0x20000040
 80047a0:	08010140 	.word	0x08010140

080047a4 <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 80047a8:	4b03      	ldr	r3, [pc, #12]	; (80047b8 <CAN1_RX1_IRQHandler+0x14>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4903      	ldr	r1, [pc, #12]	; (80047bc <CAN1_RX1_IRQHandler+0x18>)
 80047ae:	4618      	mov	r0, r3
 80047b0:	f7fe fdb8 	bl	8003324 <dump_printf>
	while(1);
 80047b4:	e7fe      	b.n	80047b4 <CAN1_RX1_IRQHandler+0x10>
 80047b6:	bf00      	nop
 80047b8:	20000040 	.word	0x20000040
 80047bc:	08010150 	.word	0x08010150

080047c0 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 80047c4:	4b03      	ldr	r3, [pc, #12]	; (80047d4 <CAN1_SCE_IRQHandler+0x14>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4903      	ldr	r1, [pc, #12]	; (80047d8 <CAN1_SCE_IRQHandler+0x18>)
 80047ca:	4618      	mov	r0, r3
 80047cc:	f7fe fdaa 	bl	8003324 <dump_printf>
	while(1);
 80047d0:	e7fe      	b.n	80047d0 <CAN1_SCE_IRQHandler+0x10>
 80047d2:	bf00      	nop
 80047d4:	20000040 	.word	0x20000040
 80047d8:	0801015c 	.word	0x0801015c

080047dc <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 80047e0:	4b03      	ldr	r3, [pc, #12]	; (80047f0 <TIM1_BRK_IRQHandler+0x14>)
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4903      	ldr	r1, [pc, #12]	; (80047f4 <TIM1_BRK_IRQHandler+0x18>)
 80047e6:	4618      	mov	r0, r3
 80047e8:	f7fe fd9c 	bl	8003324 <dump_printf>
	while(1);
 80047ec:	e7fe      	b.n	80047ec <TIM1_BRK_IRQHandler+0x10>
 80047ee:	bf00      	nop
 80047f0:	20000040 	.word	0x20000040
 80047f4:	08010170 	.word	0x08010170

080047f8 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 80047fc:	4b03      	ldr	r3, [pc, #12]	; (800480c <TIM1_TRG_COM_IRQHandler+0x14>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4903      	ldr	r1, [pc, #12]	; (8004810 <TIM1_TRG_COM_IRQHandler+0x18>)
 8004802:	4618      	mov	r0, r3
 8004804:	f7fe fd8e 	bl	8003324 <dump_printf>
	while(1);
 8004808:	e7fe      	b.n	8004808 <TIM1_TRG_COM_IRQHandler+0x10>
 800480a:	bf00      	nop
 800480c:	20000040 	.word	0x20000040
 8004810:	08010184 	.word	0x08010184

08004814 <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8004818:	4b03      	ldr	r3, [pc, #12]	; (8004828 <TIM1_CC_IRQHandler+0x14>)
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4903      	ldr	r1, [pc, #12]	; (800482c <TIM1_CC_IRQHandler+0x18>)
 800481e:	4618      	mov	r0, r3
 8004820:	f7fe fd80 	bl	8003324 <dump_printf>
	while(1);
 8004824:	e7fe      	b.n	8004824 <TIM1_CC_IRQHandler+0x10>
 8004826:	bf00      	nop
 8004828:	20000040 	.word	0x20000040
 800482c:	08010194 	.word	0x08010194

08004830 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8004834:	4b03      	ldr	r3, [pc, #12]	; (8004844 <I2C1_EV_IRQHandler+0x14>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4903      	ldr	r1, [pc, #12]	; (8004848 <I2C1_EV_IRQHandler+0x18>)
 800483a:	4618      	mov	r0, r3
 800483c:	f7fe fd72 	bl	8003324 <dump_printf>
	while(1);
 8004840:	e7fe      	b.n	8004840 <I2C1_EV_IRQHandler+0x10>
 8004842:	bf00      	nop
 8004844:	20000040 	.word	0x20000040
 8004848:	080101b4 	.word	0x080101b4

0800484c <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8004850:	4b03      	ldr	r3, [pc, #12]	; (8004860 <I2C1_ER_IRQHandler+0x14>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4903      	ldr	r1, [pc, #12]	; (8004864 <I2C1_ER_IRQHandler+0x18>)
 8004856:	4618      	mov	r0, r3
 8004858:	f7fe fd64 	bl	8003324 <dump_printf>
	while(1);
 800485c:	e7fe      	b.n	800485c <I2C1_ER_IRQHandler+0x10>
 800485e:	bf00      	nop
 8004860:	20000040 	.word	0x20000040
 8004864:	080101bc 	.word	0x080101bc

08004868 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 800486c:	4b03      	ldr	r3, [pc, #12]	; (800487c <I2C2_EV_IRQHandler+0x14>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4903      	ldr	r1, [pc, #12]	; (8004880 <I2C2_EV_IRQHandler+0x18>)
 8004872:	4618      	mov	r0, r3
 8004874:	f7fe fd56 	bl	8003324 <dump_printf>
	while(1);
 8004878:	e7fe      	b.n	8004878 <I2C2_EV_IRQHandler+0x10>
 800487a:	bf00      	nop
 800487c:	20000040 	.word	0x20000040
 8004880:	080101c4 	.word	0x080101c4

08004884 <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8004888:	4b03      	ldr	r3, [pc, #12]	; (8004898 <I2C2_ER_IRQHandler+0x14>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4903      	ldr	r1, [pc, #12]	; (800489c <I2C2_ER_IRQHandler+0x18>)
 800488e:	4618      	mov	r0, r3
 8004890:	f7fe fd48 	bl	8003324 <dump_printf>
	while(1);
 8004894:	e7fe      	b.n	8004894 <I2C2_ER_IRQHandler+0x10>
 8004896:	bf00      	nop
 8004898:	20000040 	.word	0x20000040
 800489c:	080101cc 	.word	0x080101cc

080048a0 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 80048a4:	4b03      	ldr	r3, [pc, #12]	; (80048b4 <SPI1_IRQHandler+0x14>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4903      	ldr	r1, [pc, #12]	; (80048b8 <SPI1_IRQHandler+0x18>)
 80048aa:	4618      	mov	r0, r3
 80048ac:	f7fe fd3a 	bl	8003324 <dump_printf>
	while(1);
 80048b0:	e7fe      	b.n	80048b0 <SPI1_IRQHandler+0x10>
 80048b2:	bf00      	nop
 80048b4:	20000040 	.word	0x20000040
 80048b8:	080101d4 	.word	0x080101d4

080048bc <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 80048c0:	4b03      	ldr	r3, [pc, #12]	; (80048d0 <SPI2_IRQHandler+0x14>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	4903      	ldr	r1, [pc, #12]	; (80048d4 <SPI2_IRQHandler+0x18>)
 80048c6:	4618      	mov	r0, r3
 80048c8:	f7fe fd2c 	bl	8003324 <dump_printf>
	while(1);
 80048cc:	e7fe      	b.n	80048cc <SPI2_IRQHandler+0x10>
 80048ce:	bf00      	nop
 80048d0:	20000040 	.word	0x20000040
 80048d4:	080101dc 	.word	0x080101dc

080048d8 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 80048dc:	4b03      	ldr	r3, [pc, #12]	; (80048ec <RTC_Alarm_IRQHandler+0x14>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4903      	ldr	r1, [pc, #12]	; (80048f0 <RTC_Alarm_IRQHandler+0x18>)
 80048e2:	4618      	mov	r0, r3
 80048e4:	f7fe fd1e 	bl	8003324 <dump_printf>
	while(1);
 80048e8:	e7fe      	b.n	80048e8 <RTC_Alarm_IRQHandler+0x10>
 80048ea:	bf00      	nop
 80048ec:	20000040 	.word	0x20000040
 80048f0:	08010208 	.word	0x08010208

080048f4 <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 80048f8:	4b03      	ldr	r3, [pc, #12]	; (8004908 <USBWakeUp_IRQHandler+0x14>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4903      	ldr	r1, [pc, #12]	; (800490c <USBWakeUp_IRQHandler+0x18>)
 80048fe:	4618      	mov	r0, r3
 8004900:	f7fe fd10 	bl	8003324 <dump_printf>
}
 8004904:	bf00      	nop
 8004906:	bd80      	pop	{r7, pc}
 8004908:	20000040 	.word	0x20000040
 800490c:	08010214 	.word	0x08010214

08004910 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004910:	b480      	push	{r7}
 8004912:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004914:	4b15      	ldr	r3, [pc, #84]	; (800496c <SystemInit+0x5c>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a14      	ldr	r2, [pc, #80]	; (800496c <SystemInit+0x5c>)
 800491a:	f043 0301 	orr.w	r3, r3, #1
 800491e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8004920:	4b12      	ldr	r3, [pc, #72]	; (800496c <SystemInit+0x5c>)
 8004922:	685a      	ldr	r2, [r3, #4]
 8004924:	4911      	ldr	r1, [pc, #68]	; (800496c <SystemInit+0x5c>)
 8004926:	4b12      	ldr	r3, [pc, #72]	; (8004970 <SystemInit+0x60>)
 8004928:	4013      	ands	r3, r2
 800492a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800492c:	4b0f      	ldr	r3, [pc, #60]	; (800496c <SystemInit+0x5c>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a0e      	ldr	r2, [pc, #56]	; (800496c <SystemInit+0x5c>)
 8004932:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004936:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800493a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800493c:	4b0b      	ldr	r3, [pc, #44]	; (800496c <SystemInit+0x5c>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a0a      	ldr	r2, [pc, #40]	; (800496c <SystemInit+0x5c>)
 8004942:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004946:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8004948:	4b08      	ldr	r3, [pc, #32]	; (800496c <SystemInit+0x5c>)
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	4a07      	ldr	r2, [pc, #28]	; (800496c <SystemInit+0x5c>)
 800494e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004952:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8004954:	4b05      	ldr	r3, [pc, #20]	; (800496c <SystemInit+0x5c>)
 8004956:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800495a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800495c:	4b05      	ldr	r3, [pc, #20]	; (8004974 <SystemInit+0x64>)
 800495e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004962:	609a      	str	r2, [r3, #8]
#endif 
}
 8004964:	bf00      	nop
 8004966:	46bd      	mov	sp, r7
 8004968:	bc80      	pop	{r7}
 800496a:	4770      	bx	lr
 800496c:	40021000 	.word	0x40021000
 8004970:	f8ff0000 	.word	0xf8ff0000
 8004974:	e000ed00 	.word	0xe000ed00

08004978 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8004978:	b480      	push	{r7}
 800497a:	b085      	sub	sp, #20
 800497c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 800497e:	2300      	movs	r3, #0
 8004980:	60fb      	str	r3, [r7, #12]
 8004982:	2300      	movs	r3, #0
 8004984:	60bb      	str	r3, [r7, #8]
 8004986:	2300      	movs	r3, #0
 8004988:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800498a:	4b2f      	ldr	r3, [pc, #188]	; (8004a48 <SystemCoreClockUpdate+0xd0>)
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f003 030c 	and.w	r3, r3, #12
 8004992:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2b08      	cmp	r3, #8
 8004998:	d011      	beq.n	80049be <SystemCoreClockUpdate+0x46>
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2b08      	cmp	r3, #8
 800499e:	d83a      	bhi.n	8004a16 <SystemCoreClockUpdate+0x9e>
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d003      	beq.n	80049ae <SystemCoreClockUpdate+0x36>
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2b04      	cmp	r3, #4
 80049aa:	d004      	beq.n	80049b6 <SystemCoreClockUpdate+0x3e>
 80049ac:	e033      	b.n	8004a16 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80049ae:	4b27      	ldr	r3, [pc, #156]	; (8004a4c <SystemCoreClockUpdate+0xd4>)
 80049b0:	4a27      	ldr	r2, [pc, #156]	; (8004a50 <SystemCoreClockUpdate+0xd8>)
 80049b2:	601a      	str	r2, [r3, #0]
      break;
 80049b4:	e033      	b.n	8004a1e <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80049b6:	4b25      	ldr	r3, [pc, #148]	; (8004a4c <SystemCoreClockUpdate+0xd4>)
 80049b8:	4a25      	ldr	r2, [pc, #148]	; (8004a50 <SystemCoreClockUpdate+0xd8>)
 80049ba:	601a      	str	r2, [r3, #0]
      break;
 80049bc:	e02f      	b.n	8004a1e <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80049be:	4b22      	ldr	r3, [pc, #136]	; (8004a48 <SystemCoreClockUpdate+0xd0>)
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80049c6:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80049c8:	4b1f      	ldr	r3, [pc, #124]	; (8004a48 <SystemCoreClockUpdate+0xd0>)
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049d0:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	0c9b      	lsrs	r3, r3, #18
 80049d6:	3302      	adds	r3, #2
 80049d8:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d106      	bne.n	80049ee <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	4a1c      	ldr	r2, [pc, #112]	; (8004a54 <SystemCoreClockUpdate+0xdc>)
 80049e4:	fb02 f303 	mul.w	r3, r2, r3
 80049e8:	4a18      	ldr	r2, [pc, #96]	; (8004a4c <SystemCoreClockUpdate+0xd4>)
 80049ea:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 80049ec:	e017      	b.n	8004a1e <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 80049ee:	4b16      	ldr	r3, [pc, #88]	; (8004a48 <SystemCoreClockUpdate+0xd0>)
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d006      	beq.n	8004a08 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	4a15      	ldr	r2, [pc, #84]	; (8004a54 <SystemCoreClockUpdate+0xdc>)
 80049fe:	fb02 f303 	mul.w	r3, r2, r3
 8004a02:	4a12      	ldr	r2, [pc, #72]	; (8004a4c <SystemCoreClockUpdate+0xd4>)
 8004a04:	6013      	str	r3, [r2, #0]
      break;
 8004a06:	e00a      	b.n	8004a1e <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	4a11      	ldr	r2, [pc, #68]	; (8004a50 <SystemCoreClockUpdate+0xd8>)
 8004a0c:	fb02 f303 	mul.w	r3, r2, r3
 8004a10:	4a0e      	ldr	r2, [pc, #56]	; (8004a4c <SystemCoreClockUpdate+0xd4>)
 8004a12:	6013      	str	r3, [r2, #0]
      break;
 8004a14:	e003      	b.n	8004a1e <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8004a16:	4b0d      	ldr	r3, [pc, #52]	; (8004a4c <SystemCoreClockUpdate+0xd4>)
 8004a18:	4a0d      	ldr	r2, [pc, #52]	; (8004a50 <SystemCoreClockUpdate+0xd8>)
 8004a1a:	601a      	str	r2, [r3, #0]
      break;
 8004a1c:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8004a1e:	4b0a      	ldr	r3, [pc, #40]	; (8004a48 <SystemCoreClockUpdate+0xd0>)
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	091b      	lsrs	r3, r3, #4
 8004a24:	f003 030f 	and.w	r3, r3, #15
 8004a28:	4a0b      	ldr	r2, [pc, #44]	; (8004a58 <SystemCoreClockUpdate+0xe0>)
 8004a2a:	5cd3      	ldrb	r3, [r2, r3]
 8004a2c:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8004a2e:	4b07      	ldr	r3, [pc, #28]	; (8004a4c <SystemCoreClockUpdate+0xd4>)
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	fa22 f303 	lsr.w	r3, r2, r3
 8004a38:	4a04      	ldr	r2, [pc, #16]	; (8004a4c <SystemCoreClockUpdate+0xd4>)
 8004a3a:	6013      	str	r3, [r2, #0]
}
 8004a3c:	bf00      	nop
 8004a3e:	3714      	adds	r7, #20
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bc80      	pop	{r7}
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop
 8004a48:	40021000 	.word	0x40021000
 8004a4c:	20000044 	.word	0x20000044
 8004a50:	007a1200 	.word	0x007a1200
 8004a54:	003d0900 	.word	0x003d0900
 8004a58:	08010238 	.word	0x08010238

08004a5c <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b082      	sub	sp, #8
 8004a60:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004a62:	2300      	movs	r3, #0
 8004a64:	71fb      	strb	r3, [r7, #7]
 8004a66:	e007      	b.n	8004a78 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8004a68:	79fb      	ldrb	r3, [r7, #7]
 8004a6a:	4a0b      	ldr	r2, [pc, #44]	; (8004a98 <Systick_init+0x3c>)
 8004a6c:	2100      	movs	r1, #0
 8004a6e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004a72:	79fb      	ldrb	r3, [r7, #7]
 8004a74:	3301      	adds	r3, #1
 8004a76:	71fb      	strb	r3, [r7, #7]
 8004a78:	79fb      	ldrb	r3, [r7, #7]
 8004a7a:	2b0f      	cmp	r3, #15
 8004a7c:	d9f4      	bls.n	8004a68 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8004a7e:	2200      	movs	r2, #0
 8004a80:	2100      	movs	r1, #0
 8004a82:	f04f 30ff 	mov.w	r0, #4294967295
 8004a86:	f001 fa8c 	bl	8005fa2 <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8004a8a:	4b04      	ldr	r3, [pc, #16]	; (8004a9c <Systick_init+0x40>)
 8004a8c:	2201      	movs	r2, #1
 8004a8e:	601a      	str	r2, [r3, #0]
}
 8004a90:	bf00      	nop
 8004a92:	3708      	adds	r7, #8
 8004a94:	46bd      	mov	sp, r7
 8004a96:	bd80      	pop	{r7, pc}
 8004a98:	20000fb0 	.word	0x20000fb0
 8004a9c:	20000ff0 	.word	0x20000ff0

08004aa0 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b082      	sub	sp, #8
 8004aa4:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8004aa6:	f001 f965 	bl	8005d74 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8004aaa:	f001 fab0 	bl	800600e <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8004aae:	4b0f      	ldr	r3, [pc, #60]	; (8004aec <SysTick_Handler+0x4c>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d101      	bne.n	8004aba <SysTick_Handler+0x1a>
		Systick_init();
 8004ab6:	f7ff ffd1 	bl	8004a5c <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004aba:	2300      	movs	r3, #0
 8004abc:	71fb      	strb	r3, [r7, #7]
 8004abe:	e00d      	b.n	8004adc <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8004ac0:	79fb      	ldrb	r3, [r7, #7]
 8004ac2:	4a0b      	ldr	r2, [pc, #44]	; (8004af0 <SysTick_Handler+0x50>)
 8004ac4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d004      	beq.n	8004ad6 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8004acc:	79fb      	ldrb	r3, [r7, #7]
 8004ace:	4a08      	ldr	r2, [pc, #32]	; (8004af0 <SysTick_Handler+0x50>)
 8004ad0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ad4:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004ad6:	79fb      	ldrb	r3, [r7, #7]
 8004ad8:	3301      	adds	r3, #1
 8004ada:	71fb      	strb	r3, [r7, #7]
 8004adc:	79fb      	ldrb	r3, [r7, #7]
 8004ade:	2b0f      	cmp	r3, #15
 8004ae0:	d9ee      	bls.n	8004ac0 <SysTick_Handler+0x20>
	}
}
 8004ae2:	bf00      	nop
 8004ae4:	bf00      	nop
 8004ae6:	3708      	adds	r7, #8
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}
 8004aec:	20000ff0 	.word	0x20000ff0
 8004af0:	20000fb0 	.word	0x20000fb0

08004af4 <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b084      	sub	sp, #16
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8004afc:	4b10      	ldr	r3, [pc, #64]	; (8004b40 <Systick_add_callback_function+0x4c>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d101      	bne.n	8004b08 <Systick_add_callback_function+0x14>
		Systick_init();
 8004b04:	f7ff ffaa 	bl	8004a5c <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004b08:	2300      	movs	r3, #0
 8004b0a:	73fb      	strb	r3, [r7, #15]
 8004b0c:	e00f      	b.n	8004b2e <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 8004b0e:	7bfb      	ldrb	r3, [r7, #15]
 8004b10:	4a0c      	ldr	r2, [pc, #48]	; (8004b44 <Systick_add_callback_function+0x50>)
 8004b12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d106      	bne.n	8004b28 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8004b1a:	7bfb      	ldrb	r3, [r7, #15]
 8004b1c:	4909      	ldr	r1, [pc, #36]	; (8004b44 <Systick_add_callback_function+0x50>)
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8004b24:	2301      	movs	r3, #1
 8004b26:	e006      	b.n	8004b36 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004b28:	7bfb      	ldrb	r3, [r7, #15]
 8004b2a:	3301      	adds	r3, #1
 8004b2c:	73fb      	strb	r3, [r7, #15]
 8004b2e:	7bfb      	ldrb	r3, [r7, #15]
 8004b30:	2b0f      	cmp	r3, #15
 8004b32:	d9ec      	bls.n	8004b0e <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8004b34:	2300      	movs	r3, #0

}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3710      	adds	r7, #16
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	bf00      	nop
 8004b40:	20000ff0 	.word	0x20000ff0
 8004b44:	20000fb0 	.word	0x20000fb0

08004b48 <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b082      	sub	sp, #8
 8004b4c:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	//BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8004b4e:	2303      	movs	r3, #3
 8004b50:	9300      	str	r3, [sp, #0]
 8004b52:	2300      	movs	r3, #0
 8004b54:	2201      	movs	r2, #1
 8004b56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004b5a:	4818      	ldr	r0, [pc, #96]	; (8004bbc <ILI9341_Init+0x74>)
 8004b5c:	f7fe f81e 	bl	8002b9c <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	//BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8004b60:	2303      	movs	r3, #3
 8004b62:	9300      	str	r3, [sp, #0]
 8004b64:	2300      	movs	r3, #0
 8004b66:	2201      	movs	r2, #1
 8004b68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004b6c:	4813      	ldr	r0, [pc, #76]	; (8004bbc <ILI9341_Init+0x74>)
 8004b6e:	f7fe f815 	bl	8002b9c <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	//BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8004b72:	2303      	movs	r3, #3
 8004b74:	9300      	str	r3, [sp, #0]
 8004b76:	2301      	movs	r3, #1
 8004b78:	2201      	movs	r2, #1
 8004b7a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004b7e:	480f      	ldr	r0, [pc, #60]	; (8004bbc <ILI9341_Init+0x74>)
 8004b80:	f7fe f80c 	bl	8002b9c <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 8004b84:	2201      	movs	r2, #1
 8004b86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004b8a:	480c      	ldr	r0, [pc, #48]	; (8004bbc <ILI9341_Init+0x74>)
 8004b8c:	f001 fd63 	bl	8006656 <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 8004b90:	480b      	ldr	r0, [pc, #44]	; (8004bc0 <ILI9341_Init+0x78>)
 8004b92:	f7fe f833 	bl	8002bfc <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 8004b96:	f000 f819 	bl	8004bcc <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 8004b9a:	4b0a      	ldr	r3, [pc, #40]	; (8004bc4 <ILI9341_Init+0x7c>)
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	801a      	strh	r2, [r3, #0]
 8004ba0:	4b08      	ldr	r3, [pc, #32]	; (8004bc4 <ILI9341_Init+0x7c>)
 8004ba2:	881a      	ldrh	r2, [r3, #0]
 8004ba4:	4b08      	ldr	r3, [pc, #32]	; (8004bc8 <ILI9341_Init+0x80>)
 8004ba6:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 8004ba8:	2000      	movs	r0, #0
 8004baa:	f000 fa71 	bl	8005090 <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8004bae:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004bb2:	f000 f9f7 	bl	8004fa4 <ILI9341_Fill>
}
 8004bb6:	bf00      	nop
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}
 8004bbc:	40010800 	.word	0x40010800
 8004bc0:	40013000 	.word	0x40013000
 8004bc4:	200010de 	.word	0x200010de
 8004bc8:	200010d4 	.word	0x200010d4

08004bcc <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004bd6:	4898      	ldr	r0, [pc, #608]	; (8004e38 <ILI9341_InitLCD+0x26c>)
 8004bd8:	f001 fd3d 	bl	8006656 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8004bdc:	2014      	movs	r0, #20
 8004bde:	f001 f8e5 	bl	8005dac <HAL_Delay>
	ILI9341_RST_SET();
 8004be2:	2201      	movs	r2, #1
 8004be4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004be8:	4893      	ldr	r0, [pc, #588]	; (8004e38 <ILI9341_InitLCD+0x26c>)
 8004bea:	f001 fd34 	bl	8006656 <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	//HAL_Delay(20);
	HAL_Delay(10);
 8004bee:	200a      	movs	r0, #10
 8004bf0:	f001 f8dc 	bl	8005dac <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 8004bf4:	2001      	movs	r0, #1
 8004bf6:	f000 f921 	bl	8004e3c <ILI9341_SendCommand>
	//HAL_Delay(50);
	HAL_Delay(25);
 8004bfa:	2019      	movs	r0, #25
 8004bfc:	f001 f8d6 	bl	8005dac <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 8004c00:	20cb      	movs	r0, #203	; 0xcb
 8004c02:	f000 f91b 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 8004c06:	2039      	movs	r0, #57	; 0x39
 8004c08:	f000 f93c 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 8004c0c:	202c      	movs	r0, #44	; 0x2c
 8004c0e:	f000 f939 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004c12:	2000      	movs	r0, #0
 8004c14:	f000 f936 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x34);
 8004c18:	2034      	movs	r0, #52	; 0x34
 8004c1a:	f000 f933 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x02);
 8004c1e:	2002      	movs	r0, #2
 8004c20:	f000 f930 	bl	8004e84 <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 8004c24:	20cf      	movs	r0, #207	; 0xcf
 8004c26:	f000 f909 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004c2a:	2000      	movs	r0, #0
 8004c2c:	f000 f92a 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8004c30:	20c1      	movs	r0, #193	; 0xc1
 8004c32:	f000 f927 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x30);
 8004c36:	2030      	movs	r0, #48	; 0x30
 8004c38:	f000 f924 	bl	8004e84 <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 8004c3c:	20e8      	movs	r0, #232	; 0xe8
 8004c3e:	f000 f8fd 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 8004c42:	2085      	movs	r0, #133	; 0x85
 8004c44:	f000 f91e 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004c48:	2000      	movs	r0, #0
 8004c4a:	f000 f91b 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x78);
 8004c4e:	2078      	movs	r0, #120	; 0x78
 8004c50:	f000 f918 	bl	8004e84 <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 8004c54:	20ea      	movs	r0, #234	; 0xea
 8004c56:	f000 f8f1 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004c5a:	2000      	movs	r0, #0
 8004c5c:	f000 f912 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004c60:	2000      	movs	r0, #0
 8004c62:	f000 f90f 	bl	8004e84 <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 8004c66:	20ed      	movs	r0, #237	; 0xed
 8004c68:	f000 f8e8 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8004c6c:	2064      	movs	r0, #100	; 0x64
 8004c6e:	f000 f909 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004c72:	2003      	movs	r0, #3
 8004c74:	f000 f906 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8004c78:	2012      	movs	r0, #18
 8004c7a:	f000 f903 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8004c7e:	2081      	movs	r0, #129	; 0x81
 8004c80:	f000 f900 	bl	8004e84 <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8004c84:	20f7      	movs	r0, #247	; 0xf7
 8004c86:	f000 f8d9 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 8004c8a:	2020      	movs	r0, #32
 8004c8c:	f000 f8fa 	bl	8004e84 <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8004c90:	20c0      	movs	r0, #192	; 0xc0
 8004c92:	f000 f8d3 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8004c96:	2023      	movs	r0, #35	; 0x23
 8004c98:	f000 f8f4 	bl	8004e84 <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 8004c9c:	20c1      	movs	r0, #193	; 0xc1
 8004c9e:	f000 f8cd 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8004ca2:	2010      	movs	r0, #16
 8004ca4:	f000 f8ee 	bl	8004e84 <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 8004ca8:	20c5      	movs	r0, #197	; 0xc5
 8004caa:	f000 f8c7 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8004cae:	203e      	movs	r0, #62	; 0x3e
 8004cb0:	f000 f8e8 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8004cb4:	2028      	movs	r0, #40	; 0x28
 8004cb6:	f000 f8e5 	bl	8004e84 <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 8004cba:	20c7      	movs	r0, #199	; 0xc7
 8004cbc:	f000 f8be 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8004cc0:	2086      	movs	r0, #134	; 0x86
 8004cc2:	f000 f8df 	bl	8004e84 <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 8004cc6:	2036      	movs	r0, #54	; 0x36
 8004cc8:	f000 f8b8 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8004ccc:	2048      	movs	r0, #72	; 0x48
 8004cce:	f000 f8d9 	bl	8004e84 <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8004cd2:	203a      	movs	r0, #58	; 0x3a
 8004cd4:	f000 f8b2 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8004cd8:	2055      	movs	r0, #85	; 0x55
 8004cda:	f000 f8d3 	bl	8004e84 <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 8004cde:	20b1      	movs	r0, #177	; 0xb1
 8004ce0:	f000 f8ac 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004ce4:	2000      	movs	r0, #0
 8004ce6:	f000 f8cd 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x18);
 8004cea:	2018      	movs	r0, #24
 8004cec:	f000 f8ca 	bl	8004e84 <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 8004cf0:	20b6      	movs	r0, #182	; 0xb6
 8004cf2:	f000 f8a3 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 8004cf6:	2008      	movs	r0, #8
 8004cf8:	f000 f8c4 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x82);
 8004cfc:	2082      	movs	r0, #130	; 0x82
 8004cfe:	f000 f8c1 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x27);
 8004d02:	2027      	movs	r0, #39	; 0x27
 8004d04:	f000 f8be 	bl	8004e84 <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 8004d08:	20f2      	movs	r0, #242	; 0xf2
 8004d0a:	f000 f897 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004d0e:	2000      	movs	r0, #0
 8004d10:	f000 f8b8 	bl	8004e84 <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8004d14:	202a      	movs	r0, #42	; 0x2a
 8004d16:	f000 f891 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004d1a:	2000      	movs	r0, #0
 8004d1c:	f000 f8b2 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004d20:	2000      	movs	r0, #0
 8004d22:	f000 f8af 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004d26:	2000      	movs	r0, #0
 8004d28:	f000 f8ac 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 8004d2c:	20ef      	movs	r0, #239	; 0xef
 8004d2e:	f000 f8a9 	bl	8004e84 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8004d32:	202b      	movs	r0, #43	; 0x2b
 8004d34:	f000 f882 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004d38:	2000      	movs	r0, #0
 8004d3a:	f000 f8a3 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004d3e:	2000      	movs	r0, #0
 8004d40:	f000 f8a0 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8004d44:	2001      	movs	r0, #1
 8004d46:	f000 f89d 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 8004d4a:	203f      	movs	r0, #63	; 0x3f
 8004d4c:	f000 f89a 	bl	8004e84 <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8004d50:	2026      	movs	r0, #38	; 0x26
 8004d52:	f000 f873 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 8004d56:	2001      	movs	r0, #1
 8004d58:	f000 f894 	bl	8004e84 <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8004d5c:	20e0      	movs	r0, #224	; 0xe0
 8004d5e:	f000 f86d 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8004d62:	200f      	movs	r0, #15
 8004d64:	f000 f88e 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004d68:	2031      	movs	r0, #49	; 0x31
 8004d6a:	f000 f88b 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 8004d6e:	202b      	movs	r0, #43	; 0x2b
 8004d70:	f000 f888 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8004d74:	200c      	movs	r0, #12
 8004d76:	f000 f885 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004d7a:	200e      	movs	r0, #14
 8004d7c:	f000 f882 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8004d80:	2008      	movs	r0, #8
 8004d82:	f000 f87f 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 8004d86:	204e      	movs	r0, #78	; 0x4e
 8004d88:	f000 f87c 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 8004d8c:	20f1      	movs	r0, #241	; 0xf1
 8004d8e:	f000 f879 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8004d92:	2037      	movs	r0, #55	; 0x37
 8004d94:	f000 f876 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8004d98:	2007      	movs	r0, #7
 8004d9a:	f000 f873 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x10);
 8004d9e:	2010      	movs	r0, #16
 8004da0:	f000 f870 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004da4:	2003      	movs	r0, #3
 8004da6:	f000 f86d 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004daa:	200e      	movs	r0, #14
 8004dac:	f000 f86a 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8004db0:	2009      	movs	r0, #9
 8004db2:	f000 f867 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004db6:	2000      	movs	r0, #0
 8004db8:	f000 f864 	bl	8004e84 <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 8004dbc:	20e1      	movs	r0, #225	; 0xe1
 8004dbe:	f000 f83d 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004dc2:	2000      	movs	r0, #0
 8004dc4:	f000 f85e 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004dc8:	200e      	movs	r0, #14
 8004dca:	f000 f85b 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x14);
 8004dce:	2014      	movs	r0, #20
 8004dd0:	f000 f858 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004dd4:	2003      	movs	r0, #3
 8004dd6:	f000 f855 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x11);
 8004dda:	2011      	movs	r0, #17
 8004ddc:	f000 f852 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8004de0:	2007      	movs	r0, #7
 8004de2:	f000 f84f 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004de6:	2031      	movs	r0, #49	; 0x31
 8004de8:	f000 f84c 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8004dec:	20c1      	movs	r0, #193	; 0xc1
 8004dee:	f000 f849 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x48);
 8004df2:	2048      	movs	r0, #72	; 0x48
 8004df4:	f000 f846 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8004df8:	2008      	movs	r0, #8
 8004dfa:	f000 f843 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8004dfe:	200f      	movs	r0, #15
 8004e00:	f000 f840 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8004e04:	200c      	movs	r0, #12
 8004e06:	f000 f83d 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004e0a:	2031      	movs	r0, #49	; 0x31
 8004e0c:	f000 f83a 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x36);
 8004e10:	2036      	movs	r0, #54	; 0x36
 8004e12:	f000 f837 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8004e16:	200f      	movs	r0, #15
 8004e18:	f000 f834 	bl	8004e84 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 8004e1c:	2011      	movs	r0, #17
 8004e1e:	f000 f80d 	bl	8004e3c <ILI9341_SendCommand>

	HAL_Delay(10);
 8004e22:	200a      	movs	r0, #10
 8004e24:	f000 ffc2 	bl	8005dac <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 8004e28:	2029      	movs	r0, #41	; 0x29
 8004e2a:	f000 f807 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 8004e2e:	202c      	movs	r0, #44	; 0x2c
 8004e30:	f000 f804 	bl	8004e3c <ILI9341_SendCommand>
}
 8004e34:	bf00      	nop
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	40010800 	.word	0x40010800

08004e3c <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b082      	sub	sp, #8
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	4603      	mov	r3, r0
 8004e44:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 8004e46:	2200      	movs	r2, #0
 8004e48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e4c:	480b      	ldr	r0, [pc, #44]	; (8004e7c <ILI9341_SendCommand+0x40>)
 8004e4e:	f001 fc02 	bl	8006656 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8004e52:	2200      	movs	r2, #0
 8004e54:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004e58:	4808      	ldr	r0, [pc, #32]	; (8004e7c <ILI9341_SendCommand+0x40>)
 8004e5a:	f001 fbfc 	bl	8006656 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 8004e5e:	79fb      	ldrb	r3, [r7, #7]
 8004e60:	4619      	mov	r1, r3
 8004e62:	4807      	ldr	r0, [pc, #28]	; (8004e80 <ILI9341_SendCommand+0x44>)
 8004e64:	f7fe f818 	bl	8002e98 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8004e68:	2201      	movs	r2, #1
 8004e6a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004e6e:	4803      	ldr	r0, [pc, #12]	; (8004e7c <ILI9341_SendCommand+0x40>)
 8004e70:	f001 fbf1 	bl	8006656 <HAL_GPIO_WritePin>
}
 8004e74:	bf00      	nop
 8004e76:	3708      	adds	r7, #8
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	bd80      	pop	{r7, pc}
 8004e7c:	40010800 	.word	0x40010800
 8004e80:	40013000 	.word	0x40013000

08004e84 <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b082      	sub	sp, #8
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e94:	480b      	ldr	r0, [pc, #44]	; (8004ec4 <ILI9341_SendData+0x40>)
 8004e96:	f001 fbde 	bl	8006656 <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004ea0:	4808      	ldr	r0, [pc, #32]	; (8004ec4 <ILI9341_SendData+0x40>)
 8004ea2:	f001 fbd8 	bl	8006656 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8004ea6:	79fb      	ldrb	r3, [r7, #7]
 8004ea8:	4619      	mov	r1, r3
 8004eaa:	4807      	ldr	r0, [pc, #28]	; (8004ec8 <ILI9341_SendData+0x44>)
 8004eac:	f7fd fff4 	bl	8002e98 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004eb6:	4803      	ldr	r0, [pc, #12]	; (8004ec4 <ILI9341_SendData+0x40>)
 8004eb8:	f001 fbcd 	bl	8006656 <HAL_GPIO_WritePin>
}
 8004ebc:	bf00      	nop
 8004ebe:	3708      	adds	r7, #8
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	40010800 	.word	0x40010800
 8004ec8:	40013000 	.word	0x40013000

08004ecc <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b082      	sub	sp, #8
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	80fb      	strh	r3, [r7, #6]
 8004ed6:	460b      	mov	r3, r1
 8004ed8:	80bb      	strh	r3, [r7, #4]
 8004eda:	4613      	mov	r3, r2
 8004edc:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 8004ede:	88bb      	ldrh	r3, [r7, #4]
 8004ee0:	88fa      	ldrh	r2, [r7, #6]
 8004ee2:	88b9      	ldrh	r1, [r7, #4]
 8004ee4:	88f8      	ldrh	r0, [r7, #6]
 8004ee6:	f000 f813 	bl	8004f10 <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 8004eea:	202c      	movs	r0, #44	; 0x2c
 8004eec:	f7ff ffa6 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 8004ef0:	887b      	ldrh	r3, [r7, #2]
 8004ef2:	0a1b      	lsrs	r3, r3, #8
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7ff ffc3 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 8004efe:	887b      	ldrh	r3, [r7, #2]
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	4618      	mov	r0, r3
 8004f04:	f7ff ffbe 	bl	8004e84 <ILI9341_SendData>
}
 8004f08:	bf00      	nop
 8004f0a:	3708      	adds	r7, #8
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}

08004f10 <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8004f10:	b590      	push	{r4, r7, lr}
 8004f12:	b083      	sub	sp, #12
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	4604      	mov	r4, r0
 8004f18:	4608      	mov	r0, r1
 8004f1a:	4611      	mov	r1, r2
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	4623      	mov	r3, r4
 8004f20:	80fb      	strh	r3, [r7, #6]
 8004f22:	4603      	mov	r3, r0
 8004f24:	80bb      	strh	r3, [r7, #4]
 8004f26:	460b      	mov	r3, r1
 8004f28:	807b      	strh	r3, [r7, #2]
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8004f2e:	202a      	movs	r0, #42	; 0x2a
 8004f30:	f7ff ff84 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 8004f34:	88fb      	ldrh	r3, [r7, #6]
 8004f36:	0a1b      	lsrs	r3, r3, #8
 8004f38:	b29b      	uxth	r3, r3
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	f7ff ffa1 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 8004f42:	88fb      	ldrh	r3, [r7, #6]
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7ff ff9c 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8004f4c:	887b      	ldrh	r3, [r7, #2]
 8004f4e:	0a1b      	lsrs	r3, r3, #8
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	b2db      	uxtb	r3, r3
 8004f54:	4618      	mov	r0, r3
 8004f56:	f7ff ff95 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 8004f5a:	887b      	ldrh	r3, [r7, #2]
 8004f5c:	b2db      	uxtb	r3, r3
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f7ff ff90 	bl	8004e84 <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8004f64:	202b      	movs	r0, #43	; 0x2b
 8004f66:	f7ff ff69 	bl	8004e3c <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 8004f6a:	88bb      	ldrh	r3, [r7, #4]
 8004f6c:	0a1b      	lsrs	r3, r3, #8
 8004f6e:	b29b      	uxth	r3, r3
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	4618      	mov	r0, r3
 8004f74:	f7ff ff86 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8004f78:	88bb      	ldrh	r3, [r7, #4]
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f7ff ff81 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 8004f82:	883b      	ldrh	r3, [r7, #0]
 8004f84:	0a1b      	lsrs	r3, r3, #8
 8004f86:	b29b      	uxth	r3, r3
 8004f88:	b2db      	uxtb	r3, r3
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f7ff ff7a 	bl	8004e84 <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8004f90:	883b      	ldrh	r3, [r7, #0]
 8004f92:	b2db      	uxtb	r3, r3
 8004f94:	4618      	mov	r0, r3
 8004f96:	f7ff ff75 	bl	8004e84 <ILI9341_SendData>
}
 8004f9a:	bf00      	nop
 8004f9c:	370c      	adds	r7, #12
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd90      	pop	{r4, r7, pc}
	...

08004fa4 <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af02      	add	r7, sp, #8
 8004faa:	4603      	mov	r3, r0
 8004fac:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 8004fae:	4b08      	ldr	r3, [pc, #32]	; (8004fd0 <ILI9341_Fill+0x2c>)
 8004fb0:	881b      	ldrh	r3, [r3, #0]
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	b29a      	uxth	r2, r3
 8004fb6:	4b06      	ldr	r3, [pc, #24]	; (8004fd0 <ILI9341_Fill+0x2c>)
 8004fb8:	8859      	ldrh	r1, [r3, #2]
 8004fba:	88fb      	ldrh	r3, [r7, #6]
 8004fbc:	9300      	str	r3, [sp, #0]
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	2100      	movs	r1, #0
 8004fc2:	2000      	movs	r0, #0
 8004fc4:	f000 f806 	bl	8004fd4 <ILI9341_INT_Fill>
}
 8004fc8:	bf00      	nop
 8004fca:	3708      	adds	r7, #8
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	200010d8 	.word	0x200010d8

08004fd4 <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8004fd4:	b590      	push	{r4, r7, lr}
 8004fd6:	b087      	sub	sp, #28
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	4604      	mov	r4, r0
 8004fdc:	4608      	mov	r0, r1
 8004fde:	4611      	mov	r1, r2
 8004fe0:	461a      	mov	r2, r3
 8004fe2:	4623      	mov	r3, r4
 8004fe4:	80fb      	strh	r3, [r7, #6]
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	80bb      	strh	r3, [r7, #4]
 8004fea:	460b      	mov	r3, r1
 8004fec:	807b      	strh	r3, [r7, #2]
 8004fee:	4613      	mov	r3, r2
 8004ff0:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 8004ff2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004ff4:	0a1b      	lsrs	r3, r3, #8
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 8004ffc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004ffe:	b2db      	uxtb	r3, r3
 8005000:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 8005002:	883b      	ldrh	r3, [r7, #0]
 8005004:	887a      	ldrh	r2, [r7, #2]
 8005006:	88b9      	ldrh	r1, [r7, #4]
 8005008:	88f8      	ldrh	r0, [r7, #6]
 800500a:	f7ff ff81 	bl	8004f10 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 800500e:	202c      	movs	r0, #44	; 0x2c
 8005010:	f7ff ff14 	bl	8004e3c <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 8005014:	887a      	ldrh	r2, [r7, #2]
 8005016:	88fb      	ldrh	r3, [r7, #6]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	3301      	adds	r3, #1
 800501c:	8839      	ldrh	r1, [r7, #0]
 800501e:	88ba      	ldrh	r2, [r7, #4]
 8005020:	1a8a      	subs	r2, r1, r2
 8005022:	3201      	adds	r2, #1
 8005024:	fb02 f303 	mul.w	r3, r2, r3
 8005028:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 800502a:	2200      	movs	r2, #0
 800502c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005030:	4815      	ldr	r0, [pc, #84]	; (8005088 <ILI9341_INT_Fill+0xb4>)
 8005032:	f001 fb10 	bl	8006656 <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 8005036:	2201      	movs	r2, #1
 8005038:	f44f 7180 	mov.w	r1, #256	; 0x100
 800503c:	4812      	ldr	r0, [pc, #72]	; (8005088 <ILI9341_INT_Fill+0xb4>)
 800503e:	f001 fb0a 	bl	8006656 <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 8005042:	2101      	movs	r1, #1
 8005044:	4811      	ldr	r0, [pc, #68]	; (800508c <ILI9341_INT_Fill+0xb8>)
 8005046:	f7fd ff95 	bl	8002f74 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 800504a:	2300      	movs	r3, #0
 800504c:	617b      	str	r3, [r7, #20]
 800504e:	e009      	b.n	8005064 <ILI9341_INT_Fill+0x90>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8005050:	f107 030c 	add.w	r3, r7, #12
 8005054:	2201      	movs	r2, #1
 8005056:	4619      	mov	r1, r3
 8005058:	480c      	ldr	r0, [pc, #48]	; (800508c <ILI9341_INT_Fill+0xb8>)
 800505a:	f7fd ff53 	bl	8002f04 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	3301      	adds	r3, #1
 8005062:	617b      	str	r3, [r7, #20]
 8005064:	697a      	ldr	r2, [r7, #20]
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	429a      	cmp	r2, r3
 800506a:	d3f1      	bcc.n	8005050 <ILI9341_INT_Fill+0x7c>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 800506c:	2201      	movs	r2, #1
 800506e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005072:	4805      	ldr	r0, [pc, #20]	; (8005088 <ILI9341_INT_Fill+0xb4>)
 8005074:	f001 faef 	bl	8006656 <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 8005078:	2100      	movs	r1, #0
 800507a:	4804      	ldr	r0, [pc, #16]	; (800508c <ILI9341_INT_Fill+0xb8>)
 800507c:	f7fd ff7a 	bl	8002f74 <TM_SPI_SetDataSize>
}
 8005080:	bf00      	nop
 8005082:	371c      	adds	r7, #28
 8005084:	46bd      	mov	sp, r7
 8005086:	bd90      	pop	{r4, r7, pc}
 8005088:	40010800 	.word	0x40010800
 800508c:	40013000 	.word	0x40013000

08005090 <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 8005090:	b580      	push	{r7, lr}
 8005092:	b082      	sub	sp, #8
 8005094:	af00      	add	r7, sp, #0
 8005096:	4603      	mov	r3, r0
 8005098:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 800509a:	2036      	movs	r0, #54	; 0x36
 800509c:	f7ff fece 	bl	8004e3c <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 80050a0:	79fb      	ldrb	r3, [r7, #7]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d103      	bne.n	80050ae <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 80050a6:	2058      	movs	r0, #88	; 0x58
 80050a8:	f7ff feec 	bl	8004e84 <ILI9341_SendData>
 80050ac:	e013      	b.n	80050d6 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 80050ae:	79fb      	ldrb	r3, [r7, #7]
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d103      	bne.n	80050bc <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 80050b4:	2088      	movs	r0, #136	; 0x88
 80050b6:	f7ff fee5 	bl	8004e84 <ILI9341_SendData>
 80050ba:	e00c      	b.n	80050d6 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 80050bc:	79fb      	ldrb	r3, [r7, #7]
 80050be:	2b02      	cmp	r3, #2
 80050c0:	d103      	bne.n	80050ca <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 80050c2:	2028      	movs	r0, #40	; 0x28
 80050c4:	f7ff fede 	bl	8004e84 <ILI9341_SendData>
 80050c8:	e005      	b.n	80050d6 <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 80050ca:	79fb      	ldrb	r3, [r7, #7]
 80050cc:	2b03      	cmp	r3, #3
 80050ce:	d102      	bne.n	80050d6 <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 80050d0:	20e8      	movs	r0, #232	; 0xe8
 80050d2:	f7ff fed7 	bl	8004e84 <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 80050d6:	4a0e      	ldr	r2, [pc, #56]	; (8005110 <ILI9341_Rotate+0x80>)
 80050d8:	79fb      	ldrb	r3, [r7, #7]
 80050da:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 80050dc:	79fb      	ldrb	r3, [r7, #7]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d002      	beq.n	80050e8 <ILI9341_Rotate+0x58>
 80050e2:	79fb      	ldrb	r3, [r7, #7]
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d107      	bne.n	80050f8 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 80050e8:	4b09      	ldr	r3, [pc, #36]	; (8005110 <ILI9341_Rotate+0x80>)
 80050ea:	22f0      	movs	r2, #240	; 0xf0
 80050ec:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 80050ee:	4b08      	ldr	r3, [pc, #32]	; (8005110 <ILI9341_Rotate+0x80>)
 80050f0:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80050f4:	805a      	strh	r2, [r3, #2]
 80050f6:	e007      	b.n	8005108 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 80050f8:	4b05      	ldr	r3, [pc, #20]	; (8005110 <ILI9341_Rotate+0x80>)
 80050fa:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80050fe:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 8005100:	4b03      	ldr	r3, [pc, #12]	; (8005110 <ILI9341_Rotate+0x80>)
 8005102:	22f0      	movs	r2, #240	; 0xf0
 8005104:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 8005106:	bf00      	nop
 8005108:	bf00      	nop
 800510a:	3708      	adds	r7, #8
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	200010d8 	.word	0x200010d8

08005114 <ILI9341_Puts>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for string
 * @param  background: Color for string background
 * @retval None
 */
void ILI9341_Puts(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8005114:	b580      	push	{r7, lr}
 8005116:	b088      	sub	sp, #32
 8005118:	af02      	add	r7, sp, #8
 800511a:	60ba      	str	r2, [r7, #8]
 800511c:	607b      	str	r3, [r7, #4]
 800511e:	4603      	mov	r3, r0
 8005120:	81fb      	strh	r3, [r7, #14]
 8005122:	460b      	mov	r3, r1
 8005124:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 8005126:	89fb      	ldrh	r3, [r7, #14]
 8005128:	82fb      	strh	r3, [r7, #22]
	
	/* Set X and Y coordinates */
	ILI9341_x = x;
 800512a:	4a31      	ldr	r2, [pc, #196]	; (80051f0 <ILI9341_Puts+0xdc>)
 800512c:	89fb      	ldrh	r3, [r7, #14]
 800512e:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8005130:	4a30      	ldr	r2, [pc, #192]	; (80051f4 <ILI9341_Puts+0xe0>)
 8005132:	89bb      	ldrh	r3, [r7, #12]
 8005134:	8013      	strh	r3, [r2, #0]
	
	while (*str) {
 8005136:	e051      	b.n	80051dc <ILI9341_Puts+0xc8>
		/* New line */
		if (*str == '\n') {
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	2b0a      	cmp	r3, #10
 800513e:	d11d      	bne.n	800517c <ILI9341_Puts+0x68>
			ILI9341_y += font->FontHeight + 1;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	785b      	ldrb	r3, [r3, #1]
 8005144:	b29a      	uxth	r2, r3
 8005146:	4b2b      	ldr	r3, [pc, #172]	; (80051f4 <ILI9341_Puts+0xe0>)
 8005148:	881b      	ldrh	r3, [r3, #0]
 800514a:	4413      	add	r3, r2
 800514c:	b29b      	uxth	r3, r3
 800514e:	3301      	adds	r3, #1
 8005150:	b29a      	uxth	r2, r3
 8005152:	4b28      	ldr	r3, [pc, #160]	; (80051f4 <ILI9341_Puts+0xe0>)
 8005154:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	3301      	adds	r3, #1
 800515a:	781b      	ldrb	r3, [r3, #0]
 800515c:	2b0d      	cmp	r3, #13
 800515e:	d106      	bne.n	800516e <ILI9341_Puts+0x5a>
				ILI9341_x = 0;
 8005160:	4b23      	ldr	r3, [pc, #140]	; (80051f0 <ILI9341_Puts+0xdc>)
 8005162:	2200      	movs	r2, #0
 8005164:	801a      	strh	r2, [r3, #0]
				str++;
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	3301      	adds	r3, #1
 800516a:	60bb      	str	r3, [r7, #8]
 800516c:	e002      	b.n	8005174 <ILI9341_Puts+0x60>
			} else {
				ILI9341_x = startX;
 800516e:	4a20      	ldr	r2, [pc, #128]	; (80051f0 <ILI9341_Puts+0xdc>)
 8005170:	8afb      	ldrh	r3, [r7, #22]
 8005172:	8013      	strh	r3, [r2, #0]
			}
			str++;
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	3301      	adds	r3, #1
 8005178:	60bb      	str	r3, [r7, #8]
			continue;
 800517a:	e02f      	b.n	80051dc <ILI9341_Puts+0xc8>
		} else if (*str == '\r') {
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	781b      	ldrb	r3, [r3, #0]
 8005180:	2b0d      	cmp	r3, #13
 8005182:	d103      	bne.n	800518c <ILI9341_Puts+0x78>
			str++;
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	3301      	adds	r3, #1
 8005188:	60bb      	str	r3, [r7, #8]
			continue;
 800518a:	e027      	b.n	80051dc <ILI9341_Puts+0xc8>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth)
 800518c:	4b18      	ldr	r3, [pc, #96]	; (80051f0 <ILI9341_Puts+0xdc>)
 800518e:	881b      	ldrh	r3, [r3, #0]
 8005190:	461a      	mov	r2, r3
 8005192:	4b19      	ldr	r3, [pc, #100]	; (80051f8 <ILI9341_Puts+0xe4>)
 8005194:	881b      	ldrh	r3, [r3, #0]
 8005196:	4619      	mov	r1, r3
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	781b      	ldrb	r3, [r3, #0]
 800519c:	1acb      	subs	r3, r1, r3
 800519e:	429a      	cmp	r2, r3
 80051a0:	dd0d      	ble.n	80051be <ILI9341_Puts+0xaa>
		{  
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight + 1;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	785b      	ldrb	r3, [r3, #1]
 80051a6:	b29a      	uxth	r2, r3
 80051a8:	4b12      	ldr	r3, [pc, #72]	; (80051f4 <ILI9341_Puts+0xe0>)
 80051aa:	881b      	ldrh	r3, [r3, #0]
 80051ac:	4413      	add	r3, r2
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	3301      	adds	r3, #1
 80051b2:	b29a      	uxth	r2, r3
 80051b4:	4b0f      	ldr	r3, [pc, #60]	; (80051f4 <ILI9341_Puts+0xe0>)
 80051b6:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 80051b8:	4a0d      	ldr	r2, [pc, #52]	; (80051f0 <ILI9341_Puts+0xdc>)
 80051ba:	8afb      	ldrh	r3, [r7, #22]
 80051bc:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_Putc(ILI9341_x, ILI9341_y, *str++, font, foreground, background);
 80051be:	4b0c      	ldr	r3, [pc, #48]	; (80051f0 <ILI9341_Puts+0xdc>)
 80051c0:	8818      	ldrh	r0, [r3, #0]
 80051c2:	4b0c      	ldr	r3, [pc, #48]	; (80051f4 <ILI9341_Puts+0xe0>)
 80051c4:	8819      	ldrh	r1, [r3, #0]
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	1c5a      	adds	r2, r3, #1
 80051ca:	60ba      	str	r2, [r7, #8]
 80051cc:	781a      	ldrb	r2, [r3, #0]
 80051ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80051d0:	9301      	str	r3, [sp, #4]
 80051d2:	8c3b      	ldrh	r3, [r7, #32]
 80051d4:	9300      	str	r3, [sp, #0]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f000 f834 	bl	8005244 <ILI9341_Putc>
	while (*str) {
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d1a9      	bne.n	8005138 <ILI9341_Puts+0x24>
	}
}
 80051e4:	bf00      	nop
 80051e6:	bf00      	nop
 80051e8:	3718      	adds	r7, #24
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	200010d4 	.word	0x200010d4
 80051f4:	200010de 	.word	0x200010de
 80051f8:	200010d8 	.word	0x200010d8

080051fc <ILI9341_GetStringSize>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  *width: Pointer to variable to store width
 * @param  *height: Pointer to variable to store height
 * @retval None
 */
void ILI9341_GetStringSize(char *str, FontDef_t *font, uint16_t *width, uint16_t *height) {
 80051fc:	b480      	push	{r7}
 80051fe:	b087      	sub	sp, #28
 8005200:	af00      	add	r7, sp, #0
 8005202:	60f8      	str	r0, [r7, #12]
 8005204:	60b9      	str	r1, [r7, #8]
 8005206:	607a      	str	r2, [r7, #4]
 8005208:	603b      	str	r3, [r7, #0]
	uint16_t w = 0;
 800520a:	2300      	movs	r3, #0
 800520c:	82fb      	strh	r3, [r7, #22]
	*height = font->FontHeight;
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	785b      	ldrb	r3, [r3, #1]
 8005212:	b29a      	uxth	r2, r3
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	801a      	strh	r2, [r3, #0]
	while (*str++) {
 8005218:	e005      	b.n	8005226 <ILI9341_GetStringSize+0x2a>
		w += font->FontWidth;
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	781b      	ldrb	r3, [r3, #0]
 800521e:	b29a      	uxth	r2, r3
 8005220:	8afb      	ldrh	r3, [r7, #22]
 8005222:	4413      	add	r3, r2
 8005224:	82fb      	strh	r3, [r7, #22]
	while (*str++) {
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	1c5a      	adds	r2, r3, #1
 800522a:	60fa      	str	r2, [r7, #12]
 800522c:	781b      	ldrb	r3, [r3, #0]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d1f3      	bne.n	800521a <ILI9341_GetStringSize+0x1e>
	}
	*width = w;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	8afa      	ldrh	r2, [r7, #22]
 8005236:	801a      	strh	r2, [r3, #0]
}
 8005238:	bf00      	nop
 800523a:	371c      	adds	r7, #28
 800523c:	46bd      	mov	sp, r7
 800523e:	bc80      	pop	{r7}
 8005240:	4770      	bx	lr
	...

08005244 <ILI9341_Putc>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for char
 * @param  background: Color for char background
 * @retval None
 */
void ILI9341_Putc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background) {
 8005244:	b590      	push	{r4, r7, lr}
 8005246:	b08d      	sub	sp, #52	; 0x34
 8005248:	af02      	add	r7, sp, #8
 800524a:	607b      	str	r3, [r7, #4]
 800524c:	4603      	mov	r3, r0
 800524e:	81fb      	strh	r3, [r7, #14]
 8005250:	460b      	mov	r3, r1
 8005252:	81bb      	strh	r3, [r7, #12]
 8005254:	4613      	mov	r3, r2
 8005256:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 8005258:	4a4f      	ldr	r2, [pc, #316]	; (8005398 <ILI9341_Putc+0x154>)
 800525a:	89fb      	ldrh	r3, [r7, #14]
 800525c:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 800525e:	4a4f      	ldr	r2, [pc, #316]	; (800539c <ILI9341_Putc+0x158>)
 8005260:	89bb      	ldrh	r3, [r7, #12]
 8005262:	8013      	strh	r3, [r2, #0]
	
	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 8005264:	4b4c      	ldr	r3, [pc, #304]	; (8005398 <ILI9341_Putc+0x154>)
 8005266:	881b      	ldrh	r3, [r3, #0]
 8005268:	461a      	mov	r2, r3
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	4413      	add	r3, r2
 8005270:	4a4b      	ldr	r2, [pc, #300]	; (80053a0 <ILI9341_Putc+0x15c>)
 8005272:	8812      	ldrh	r2, [r2, #0]
 8005274:	4293      	cmp	r3, r2
 8005276:	dd0b      	ble.n	8005290 <ILI9341_Putc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	785b      	ldrb	r3, [r3, #1]
 800527c:	b29a      	uxth	r2, r3
 800527e:	4b47      	ldr	r3, [pc, #284]	; (800539c <ILI9341_Putc+0x158>)
 8005280:	881b      	ldrh	r3, [r3, #0]
 8005282:	4413      	add	r3, r2
 8005284:	b29a      	uxth	r2, r3
 8005286:	4b45      	ldr	r3, [pc, #276]	; (800539c <ILI9341_Putc+0x158>)
 8005288:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 800528a:	4b43      	ldr	r3, [pc, #268]	; (8005398 <ILI9341_Putc+0x154>)
 800528c:	2200      	movs	r2, #0
 800528e:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + font->FontWidth, ILI9341_y + font->FontHeight, background);
 8005290:	4b41      	ldr	r3, [pc, #260]	; (8005398 <ILI9341_Putc+0x154>)
 8005292:	8818      	ldrh	r0, [r3, #0]
 8005294:	4b41      	ldr	r3, [pc, #260]	; (800539c <ILI9341_Putc+0x158>)
 8005296:	8819      	ldrh	r1, [r3, #0]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	781b      	ldrb	r3, [r3, #0]
 800529c:	b29a      	uxth	r2, r3
 800529e:	4b3e      	ldr	r3, [pc, #248]	; (8005398 <ILI9341_Putc+0x154>)
 80052a0:	881b      	ldrh	r3, [r3, #0]
 80052a2:	4413      	add	r3, r2
 80052a4:	b29c      	uxth	r4, r3
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	785b      	ldrb	r3, [r3, #1]
 80052aa:	b29a      	uxth	r2, r3
 80052ac:	4b3b      	ldr	r3, [pc, #236]	; (800539c <ILI9341_Putc+0x158>)
 80052ae:	881b      	ldrh	r3, [r3, #0]
 80052b0:	4413      	add	r3, r2
 80052b2:	b29a      	uxth	r2, r3
 80052b4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80052b6:	9300      	str	r3, [sp, #0]
 80052b8:	4613      	mov	r3, r2
 80052ba:	4622      	mov	r2, r4
 80052bc:	f7ff fe8a 	bl	8004fd4 <ILI9341_INT_Fill>
	

	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 80052c0:	2300      	movs	r3, #0
 80052c2:	627b      	str	r3, [r7, #36]	; 0x24
 80052c4:	e054      	b.n	8005370 <ILI9341_Putc+0x12c>


		if(font->datasize == 1)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	7a1b      	ldrb	r3, [r3, #8]
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d111      	bne.n	80052f2 <ILI9341_Putc+0xae>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	685b      	ldr	r3, [r3, #4]
 80052d2:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 80052d4:	7afb      	ldrb	r3, [r7, #11]
 80052d6:	3b20      	subs	r3, #32
 80052d8:	687a      	ldr	r2, [r7, #4]
 80052da:	7852      	ldrb	r2, [r2, #1]
 80052dc:	fb02 f303 	mul.w	r3, r2, r3
 80052e0:	461a      	mov	r2, r3
 80052e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e4:	4413      	add	r3, r2
 80052e6:	697a      	ldr	r2, [r7, #20]
 80052e8:	4413      	add	r3, r2
 80052ea:	781b      	ldrb	r3, [r3, #0]
 80052ec:	021b      	lsls	r3, r3, #8
 80052ee:	623b      	str	r3, [r7, #32]
 80052f0:	e017      	b.n	8005322 <ILI9341_Putc+0xde>
		}
		else if(font->datasize == 2)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	7a1b      	ldrb	r3, [r3, #8]
 80052f6:	2b02      	cmp	r3, #2
 80052f8:	d111      	bne.n	800531e <ILI9341_Putc+0xda>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 8005300:	7afb      	ldrb	r3, [r7, #11]
 8005302:	3b20      	subs	r3, #32
 8005304:	687a      	ldr	r2, [r7, #4]
 8005306:	7852      	ldrb	r2, [r2, #1]
 8005308:	fb02 f303 	mul.w	r3, r2, r3
 800530c:	461a      	mov	r2, r3
 800530e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005310:	4413      	add	r3, r2
 8005312:	005b      	lsls	r3, r3, #1
 8005314:	69ba      	ldr	r2, [r7, #24]
 8005316:	4413      	add	r3, r2
 8005318:	881b      	ldrh	r3, [r3, #0]
 800531a:	623b      	str	r3, [r7, #32]
 800531c:	e001      	b.n	8005322 <ILI9341_Putc+0xde>
		}
		else
			b = 0;	//should never happen
 800531e:	2300      	movs	r3, #0
 8005320:	623b      	str	r3, [r7, #32]
		for (j = 0; j < font->FontWidth; j++) {
 8005322:	2300      	movs	r3, #0
 8005324:	61fb      	str	r3, [r7, #28]
 8005326:	e01a      	b.n	800535e <ILI9341_Putc+0x11a>
			if ((b << j) & 0x8000) {
 8005328:	6a3a      	ldr	r2, [r7, #32]
 800532a:	69fb      	ldr	r3, [r7, #28]
 800532c:	fa02 f303 	lsl.w	r3, r2, r3
 8005330:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005334:	2b00      	cmp	r3, #0
 8005336:	d00f      	beq.n	8005358 <ILI9341_Putc+0x114>
				ILI9341_DrawPixel(ILI9341_x + j, (ILI9341_y + i), foreground);
 8005338:	69fb      	ldr	r3, [r7, #28]
 800533a:	b29a      	uxth	r2, r3
 800533c:	4b16      	ldr	r3, [pc, #88]	; (8005398 <ILI9341_Putc+0x154>)
 800533e:	881b      	ldrh	r3, [r3, #0]
 8005340:	4413      	add	r3, r2
 8005342:	b298      	uxth	r0, r3
 8005344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005346:	b29a      	uxth	r2, r3
 8005348:	4b14      	ldr	r3, [pc, #80]	; (800539c <ILI9341_Putc+0x158>)
 800534a:	881b      	ldrh	r3, [r3, #0]
 800534c:	4413      	add	r3, r2
 800534e:	b29b      	uxth	r3, r3
 8005350:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8005352:	4619      	mov	r1, r3
 8005354:	f7ff fdba 	bl	8004ecc <ILI9341_DrawPixel>
		for (j = 0; j < font->FontWidth; j++) {
 8005358:	69fb      	ldr	r3, [r7, #28]
 800535a:	3301      	adds	r3, #1
 800535c:	61fb      	str	r3, [r7, #28]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	781b      	ldrb	r3, [r3, #0]
 8005362:	461a      	mov	r2, r3
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	4293      	cmp	r3, r2
 8005368:	d3de      	bcc.n	8005328 <ILI9341_Putc+0xe4>
	for (i = 0; i < font->FontHeight; i++) {
 800536a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536c:	3301      	adds	r3, #1
 800536e:	627b      	str	r3, [r7, #36]	; 0x24
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	785b      	ldrb	r3, [r3, #1]
 8005374:	461a      	mov	r2, r3
 8005376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005378:	4293      	cmp	r3, r2
 800537a:	d3a4      	bcc.n	80052c6 <ILI9341_Putc+0x82>
			}
		}
	}
	
	/* Set new pointer */
	ILI9341_x += font->FontWidth;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	781b      	ldrb	r3, [r3, #0]
 8005380:	b29a      	uxth	r2, r3
 8005382:	4b05      	ldr	r3, [pc, #20]	; (8005398 <ILI9341_Putc+0x154>)
 8005384:	881b      	ldrh	r3, [r3, #0]
 8005386:	4413      	add	r3, r2
 8005388:	b29a      	uxth	r2, r3
 800538a:	4b03      	ldr	r3, [pc, #12]	; (8005398 <ILI9341_Putc+0x154>)
 800538c:	801a      	strh	r2, [r3, #0]
}
 800538e:	bf00      	nop
 8005390:	372c      	adds	r7, #44	; 0x2c
 8005392:	46bd      	mov	sp, r7
 8005394:	bd90      	pop	{r4, r7, pc}
 8005396:	bf00      	nop
 8005398:	200010d4 	.word	0x200010d4
 800539c:	200010de 	.word	0x200010de
 80053a0:	200010d8 	.word	0x200010d8

080053a4 <ILI9341_DrawLine>:
 * @param  y1: Y coordinate of ending point
 * @param  color: Line color
 * @retval None
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 80053a4:	b590      	push	{r4, r7, lr}
 80053a6:	b08d      	sub	sp, #52	; 0x34
 80053a8:	af02      	add	r7, sp, #8
 80053aa:	4604      	mov	r4, r0
 80053ac:	4608      	mov	r0, r1
 80053ae:	4611      	mov	r1, r2
 80053b0:	461a      	mov	r2, r3
 80053b2:	4623      	mov	r3, r4
 80053b4:	80fb      	strh	r3, [r7, #6]
 80053b6:	4603      	mov	r3, r0
 80053b8:	80bb      	strh	r3, [r7, #4]
 80053ba:	460b      	mov	r3, r1
 80053bc:	807b      	strh	r3, [r7, #2]
 80053be:	4613      	mov	r3, r2
 80053c0:	803b      	strh	r3, [r7, #0]
    //WindowMax();
    int   dx = 0, dy = 0;
 80053c2:	2300      	movs	r3, #0
 80053c4:	61bb      	str	r3, [r7, #24]
 80053c6:	2300      	movs	r3, #0
 80053c8:	617b      	str	r3, [r7, #20]
    int   dx_sym = 0, dy_sym = 0;
 80053ca:	2300      	movs	r3, #0
 80053cc:	627b      	str	r3, [r7, #36]	; 0x24
 80053ce:	2300      	movs	r3, #0
 80053d0:	623b      	str	r3, [r7, #32]
    int   dx_x2 = 0, dy_x2 = 0;
 80053d2:	2300      	movs	r3, #0
 80053d4:	613b      	str	r3, [r7, #16]
 80053d6:	2300      	movs	r3, #0
 80053d8:	60fb      	str	r3, [r7, #12]
    int   di = 0;
 80053da:	2300      	movs	r3, #0
 80053dc:	61fb      	str	r3, [r7, #28]


    dx = x1-x0;
 80053de:	887a      	ldrh	r2, [r7, #2]
 80053e0:	88fb      	ldrh	r3, [r7, #6]
 80053e2:	1ad3      	subs	r3, r2, r3
 80053e4:	61bb      	str	r3, [r7, #24]
    dy = y1-y0;
 80053e6:	883a      	ldrh	r2, [r7, #0]
 80053e8:	88bb      	ldrh	r3, [r7, #4]
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	617b      	str	r3, [r7, #20]

    if (dx == 0) {        /* vertical line */
 80053ee:	69bb      	ldr	r3, [r7, #24]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d117      	bne.n	8005424 <ILI9341_DrawLine+0x80>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 80053f4:	883a      	ldrh	r2, [r7, #0]
 80053f6:	88bb      	ldrh	r3, [r7, #4]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d909      	bls.n	8005410 <ILI9341_DrawLine+0x6c>
 80053fc:	883c      	ldrh	r4, [r7, #0]
 80053fe:	88fa      	ldrh	r2, [r7, #6]
 8005400:	88b9      	ldrh	r1, [r7, #4]
 8005402:	88f8      	ldrh	r0, [r7, #6]
 8005404:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005406:	9300      	str	r3, [sp, #0]
 8005408:	4623      	mov	r3, r4
 800540a:	f7ff fde3 	bl	8004fd4 <ILI9341_INT_Fill>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
 800540e:	e0a6      	b.n	800555e <ILI9341_DrawLine+0x1ba>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 8005410:	88bc      	ldrh	r4, [r7, #4]
 8005412:	88fa      	ldrh	r2, [r7, #6]
 8005414:	8839      	ldrh	r1, [r7, #0]
 8005416:	88f8      	ldrh	r0, [r7, #6]
 8005418:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800541a:	9300      	str	r3, [sp, #0]
 800541c:	4623      	mov	r3, r4
 800541e:	f7ff fdd9 	bl	8004fd4 <ILI9341_INT_Fill>
        return;
 8005422:	e09c      	b.n	800555e <ILI9341_DrawLine+0x1ba>
    }

    if (dx > 0) {
 8005424:	69bb      	ldr	r3, [r7, #24]
 8005426:	2b00      	cmp	r3, #0
 8005428:	dd02      	ble.n	8005430 <ILI9341_DrawLine+0x8c>
        dx_sym = 1;
 800542a:	2301      	movs	r3, #1
 800542c:	627b      	str	r3, [r7, #36]	; 0x24
 800542e:	e002      	b.n	8005436 <ILI9341_DrawLine+0x92>
    } else {
        dx_sym = -1;
 8005430:	f04f 33ff 	mov.w	r3, #4294967295
 8005434:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if (dy == 0) {        /* horizontal line */
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d117      	bne.n	800546c <ILI9341_DrawLine+0xc8>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 800543c:	887a      	ldrh	r2, [r7, #2]
 800543e:	88fb      	ldrh	r3, [r7, #6]
 8005440:	429a      	cmp	r2, r3
 8005442:	d909      	bls.n	8005458 <ILI9341_DrawLine+0xb4>
 8005444:	88bc      	ldrh	r4, [r7, #4]
 8005446:	887a      	ldrh	r2, [r7, #2]
 8005448:	88b9      	ldrh	r1, [r7, #4]
 800544a:	88f8      	ldrh	r0, [r7, #6]
 800544c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800544e:	9300      	str	r3, [sp, #0]
 8005450:	4623      	mov	r3, r4
 8005452:	f7ff fdbf 	bl	8004fd4 <ILI9341_INT_Fill>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
 8005456:	e082      	b.n	800555e <ILI9341_DrawLine+0x1ba>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 8005458:	88bc      	ldrh	r4, [r7, #4]
 800545a:	88fa      	ldrh	r2, [r7, #6]
 800545c:	88b9      	ldrh	r1, [r7, #4]
 800545e:	8878      	ldrh	r0, [r7, #2]
 8005460:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005462:	9300      	str	r3, [sp, #0]
 8005464:	4623      	mov	r3, r4
 8005466:	f7ff fdb5 	bl	8004fd4 <ILI9341_INT_Fill>
        return;
 800546a:	e078      	b.n	800555e <ILI9341_DrawLine+0x1ba>
    }

    if (dy > 0) {
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	2b00      	cmp	r3, #0
 8005470:	dd02      	ble.n	8005478 <ILI9341_DrawLine+0xd4>
        dy_sym = 1;
 8005472:	2301      	movs	r3, #1
 8005474:	623b      	str	r3, [r7, #32]
 8005476:	e002      	b.n	800547e <ILI9341_DrawLine+0xda>
    } else {
        dy_sym = -1;
 8005478:	f04f 33ff 	mov.w	r3, #4294967295
 800547c:	623b      	str	r3, [r7, #32]
    }

    dx = dx_sym*dx;
 800547e:	69bb      	ldr	r3, [r7, #24]
 8005480:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005482:	fb02 f303 	mul.w	r3, r2, r3
 8005486:	61bb      	str	r3, [r7, #24]
    dy = dy_sym*dy;
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	6a3a      	ldr	r2, [r7, #32]
 800548c:	fb02 f303 	mul.w	r3, r2, r3
 8005490:	617b      	str	r3, [r7, #20]

    dx_x2 = dx*2;
 8005492:	69bb      	ldr	r3, [r7, #24]
 8005494:	005b      	lsls	r3, r3, #1
 8005496:	613b      	str	r3, [r7, #16]
    dy_x2 = dy*2;
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	005b      	lsls	r3, r3, #1
 800549c:	60fb      	str	r3, [r7, #12]

    if (dx >= dy) {
 800549e:	69ba      	ldr	r2, [r7, #24]
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	429a      	cmp	r2, r3
 80054a4:	db2d      	blt.n	8005502 <ILI9341_DrawLine+0x15e>
        di = dy_x2 - dx;
 80054a6:	68fa      	ldr	r2, [r7, #12]
 80054a8:	69bb      	ldr	r3, [r7, #24]
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	61fb      	str	r3, [r7, #28]
        while (x0 != x1) {
 80054ae:	e01d      	b.n	80054ec <ILI9341_DrawLine+0x148>

        	ILI9341_DrawPixel(x0, y0, color);
 80054b0:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80054b2:	88b9      	ldrh	r1, [r7, #4]
 80054b4:	88fb      	ldrh	r3, [r7, #6]
 80054b6:	4618      	mov	r0, r3
 80054b8:	f7ff fd08 	bl	8004ecc <ILI9341_DrawPixel>
            x0 += dx_sym;
 80054bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054be:	b29a      	uxth	r2, r3
 80054c0:	88fb      	ldrh	r3, [r7, #6]
 80054c2:	4413      	add	r3, r2
 80054c4:	80fb      	strh	r3, [r7, #6]
            if (di<0) {
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	da04      	bge.n	80054d6 <ILI9341_DrawLine+0x132>
                di += dy_x2;
 80054cc:	69fa      	ldr	r2, [r7, #28]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	4413      	add	r3, r2
 80054d2:	61fb      	str	r3, [r7, #28]
 80054d4:	e00a      	b.n	80054ec <ILI9341_DrawLine+0x148>
            } else {
                di += dy_x2 - dx_x2;
 80054d6:	68fa      	ldr	r2, [r7, #12]
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	69fa      	ldr	r2, [r7, #28]
 80054de:	4413      	add	r3, r2
 80054e0:	61fb      	str	r3, [r7, #28]
                y0 += dy_sym;
 80054e2:	6a3b      	ldr	r3, [r7, #32]
 80054e4:	b29a      	uxth	r2, r3
 80054e6:	88bb      	ldrh	r3, [r7, #4]
 80054e8:	4413      	add	r3, r2
 80054ea:	80bb      	strh	r3, [r7, #4]
        while (x0 != x1) {
 80054ec:	88fa      	ldrh	r2, [r7, #6]
 80054ee:	887b      	ldrh	r3, [r7, #2]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d1dd      	bne.n	80054b0 <ILI9341_DrawLine+0x10c>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 80054f4:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80054f6:	88b9      	ldrh	r1, [r7, #4]
 80054f8:	88fb      	ldrh	r3, [r7, #6]
 80054fa:	4618      	mov	r0, r3
 80054fc:	f7ff fce6 	bl	8004ecc <ILI9341_DrawPixel>
                x0 += dx_sym;
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
 8005500:	e02c      	b.n	800555c <ILI9341_DrawLine+0x1b8>
        di = dx_x2 - dy;
 8005502:	693a      	ldr	r2, [r7, #16]
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	1ad3      	subs	r3, r2, r3
 8005508:	61fb      	str	r3, [r7, #28]
        while (y0 != y1) {
 800550a:	e01d      	b.n	8005548 <ILI9341_DrawLine+0x1a4>
        	ILI9341_DrawPixel(x0, y0, color);
 800550c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800550e:	88b9      	ldrh	r1, [r7, #4]
 8005510:	88fb      	ldrh	r3, [r7, #6]
 8005512:	4618      	mov	r0, r3
 8005514:	f7ff fcda 	bl	8004ecc <ILI9341_DrawPixel>
            y0 += dy_sym;
 8005518:	6a3b      	ldr	r3, [r7, #32]
 800551a:	b29a      	uxth	r2, r3
 800551c:	88bb      	ldrh	r3, [r7, #4]
 800551e:	4413      	add	r3, r2
 8005520:	80bb      	strh	r3, [r7, #4]
            if (di < 0) {
 8005522:	69fb      	ldr	r3, [r7, #28]
 8005524:	2b00      	cmp	r3, #0
 8005526:	da04      	bge.n	8005532 <ILI9341_DrawLine+0x18e>
                di += dx_x2;
 8005528:	69fa      	ldr	r2, [r7, #28]
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	4413      	add	r3, r2
 800552e:	61fb      	str	r3, [r7, #28]
 8005530:	e00a      	b.n	8005548 <ILI9341_DrawLine+0x1a4>
                di += dx_x2 - dy_x2;
 8005532:	693a      	ldr	r2, [r7, #16]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	1ad3      	subs	r3, r2, r3
 8005538:	69fa      	ldr	r2, [r7, #28]
 800553a:	4413      	add	r3, r2
 800553c:	61fb      	str	r3, [r7, #28]
                x0 += dx_sym;
 800553e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005540:	b29a      	uxth	r2, r3
 8005542:	88fb      	ldrh	r3, [r7, #6]
 8005544:	4413      	add	r3, r2
 8005546:	80fb      	strh	r3, [r7, #6]
        while (y0 != y1) {
 8005548:	88ba      	ldrh	r2, [r7, #4]
 800554a:	883b      	ldrh	r3, [r7, #0]
 800554c:	429a      	cmp	r2, r3
 800554e:	d1dd      	bne.n	800550c <ILI9341_DrawLine+0x168>
        ILI9341_DrawPixel(x0, y0, color);
 8005550:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8005552:	88b9      	ldrh	r1, [r7, #4]
 8005554:	88fb      	ldrh	r3, [r7, #6]
 8005556:	4618      	mov	r0, r3
 8005558:	f7ff fcb8 	bl	8004ecc <ILI9341_DrawPixel>
    return;
 800555c:	bf00      	nop
}
 800555e:	372c      	adds	r7, #44	; 0x2c
 8005560:	46bd      	mov	sp, r7
 8005562:	bd90      	pop	{r4, r7, pc}

08005564 <ILI9341_DrawFilledRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawFilledRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8005564:	b590      	push	{r4, r7, lr}
 8005566:	b087      	sub	sp, #28
 8005568:	af02      	add	r7, sp, #8
 800556a:	4604      	mov	r4, r0
 800556c:	4608      	mov	r0, r1
 800556e:	4611      	mov	r1, r2
 8005570:	461a      	mov	r2, r3
 8005572:	4623      	mov	r3, r4
 8005574:	80fb      	strh	r3, [r7, #6]
 8005576:	4603      	mov	r3, r0
 8005578:	80bb      	strh	r3, [r7, #4]
 800557a:	460b      	mov	r3, r1
 800557c:	807b      	strh	r3, [r7, #2]
 800557e:	4613      	mov	r3, r2
 8005580:	803b      	strh	r3, [r7, #0]
	uint16_t tmp;
	
	/* Check correction */
	if (x0 > x1) {
 8005582:	88fa      	ldrh	r2, [r7, #6]
 8005584:	887b      	ldrh	r3, [r7, #2]
 8005586:	429a      	cmp	r2, r3
 8005588:	d905      	bls.n	8005596 <ILI9341_DrawFilledRectangle+0x32>
		tmp = x0;
 800558a:	88fb      	ldrh	r3, [r7, #6]
 800558c:	81fb      	strh	r3, [r7, #14]
		x0 = x1;
 800558e:	887b      	ldrh	r3, [r7, #2]
 8005590:	80fb      	strh	r3, [r7, #6]
		x1 = tmp;
 8005592:	89fb      	ldrh	r3, [r7, #14]
 8005594:	807b      	strh	r3, [r7, #2]
	}
	if (y0 > y1) {
 8005596:	88ba      	ldrh	r2, [r7, #4]
 8005598:	883b      	ldrh	r3, [r7, #0]
 800559a:	429a      	cmp	r2, r3
 800559c:	d905      	bls.n	80055aa <ILI9341_DrawFilledRectangle+0x46>
		tmp = y0;
 800559e:	88bb      	ldrh	r3, [r7, #4]
 80055a0:	81fb      	strh	r3, [r7, #14]
		y0 = y1;
 80055a2:	883b      	ldrh	r3, [r7, #0]
 80055a4:	80bb      	strh	r3, [r7, #4]
		y1 = tmp;
 80055a6:	89fb      	ldrh	r3, [r7, #14]
 80055a8:	803b      	strh	r3, [r7, #0]
	}
	
	/* Fill rectangle */
	ILI9341_INT_Fill(x0, y0, x1, y1, color);
 80055aa:	883c      	ldrh	r4, [r7, #0]
 80055ac:	887a      	ldrh	r2, [r7, #2]
 80055ae:	88b9      	ldrh	r1, [r7, #4]
 80055b0:	88f8      	ldrh	r0, [r7, #6]
 80055b2:	8c3b      	ldrh	r3, [r7, #32]
 80055b4:	9300      	str	r3, [sp, #0]
 80055b6:	4623      	mov	r3, r4
 80055b8:	f7ff fd0c 	bl	8004fd4 <ILI9341_INT_Fill>
	
	/* CS HIGH back */
	ILI9341_CS_SET();
 80055bc:	2201      	movs	r2, #1
 80055be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80055c2:	4803      	ldr	r0, [pc, #12]	; (80055d0 <ILI9341_DrawFilledRectangle+0x6c>)
 80055c4:	f001 f847 	bl	8006656 <HAL_GPIO_WritePin>
}
 80055c8:	bf00      	nop
 80055ca:	3714      	adds	r7, #20
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd90      	pop	{r4, r7, pc}
 80055d0:	40010800 	.word	0x40010800

080055d4 <ILI9341_DrawFilledCircle>:
 * @param  y0: Y coordinate of center circle point
 * @param  r: Circle radius
 * @param  color: Circle color
 * @retval None
 */
void ILI9341_DrawFilledCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 80055d4:	b590      	push	{r4, r7, lr}
 80055d6:	b089      	sub	sp, #36	; 0x24
 80055d8:	af02      	add	r7, sp, #8
 80055da:	4604      	mov	r4, r0
 80055dc:	4608      	mov	r0, r1
 80055de:	4611      	mov	r1, r2
 80055e0:	461a      	mov	r2, r3
 80055e2:	4623      	mov	r3, r4
 80055e4:	80fb      	strh	r3, [r7, #6]
 80055e6:	4603      	mov	r3, r0
 80055e8:	80bb      	strh	r3, [r7, #4]
 80055ea:	460b      	mov	r3, r1
 80055ec:	807b      	strh	r3, [r7, #2]
 80055ee:	4613      	mov	r3, r2
 80055f0:	803b      	strh	r3, [r7, #0]
	int16_t f = 1 - r;
 80055f2:	887b      	ldrh	r3, [r7, #2]
 80055f4:	f1c3 0301 	rsb	r3, r3, #1
 80055f8:	b29b      	uxth	r3, r3
 80055fa:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 80055fc:	2301      	movs	r3, #1
 80055fe:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 8005600:	887b      	ldrh	r3, [r7, #2]
 8005602:	461a      	mov	r2, r3
 8005604:	03d2      	lsls	r2, r2, #15
 8005606:	1ad3      	subs	r3, r2, r3
 8005608:	005b      	lsls	r3, r3, #1
 800560a:	b29b      	uxth	r3, r3
 800560c:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 800560e:	2300      	movs	r3, #0
 8005610:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 8005612:	887b      	ldrh	r3, [r7, #2]
 8005614:	81fb      	strh	r3, [r7, #14]

    ILI9341_DrawPixel(x0, y0 + r, color);
 8005616:	88f8      	ldrh	r0, [r7, #6]
 8005618:	88ba      	ldrh	r2, [r7, #4]
 800561a:	887b      	ldrh	r3, [r7, #2]
 800561c:	4413      	add	r3, r2
 800561e:	b29b      	uxth	r3, r3
 8005620:	883a      	ldrh	r2, [r7, #0]
 8005622:	4619      	mov	r1, r3
 8005624:	f7ff fc52 	bl	8004ecc <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0, y0 - r, color);
 8005628:	88f8      	ldrh	r0, [r7, #6]
 800562a:	88ba      	ldrh	r2, [r7, #4]
 800562c:	887b      	ldrh	r3, [r7, #2]
 800562e:	1ad3      	subs	r3, r2, r3
 8005630:	b29b      	uxth	r3, r3
 8005632:	883a      	ldrh	r2, [r7, #0]
 8005634:	4619      	mov	r1, r3
 8005636:	f7ff fc49 	bl	8004ecc <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 + r, y0, color);
 800563a:	88fa      	ldrh	r2, [r7, #6]
 800563c:	887b      	ldrh	r3, [r7, #2]
 800563e:	4413      	add	r3, r2
 8005640:	b29b      	uxth	r3, r3
 8005642:	88b9      	ldrh	r1, [r7, #4]
 8005644:	883a      	ldrh	r2, [r7, #0]
 8005646:	4618      	mov	r0, r3
 8005648:	f7ff fc40 	bl	8004ecc <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 - r, y0, color);
 800564c:	88fa      	ldrh	r2, [r7, #6]
 800564e:	887b      	ldrh	r3, [r7, #2]
 8005650:	1ad3      	subs	r3, r2, r3
 8005652:	b29b      	uxth	r3, r3
 8005654:	88b9      	ldrh	r1, [r7, #4]
 8005656:	883a      	ldrh	r2, [r7, #0]
 8005658:	4618      	mov	r0, r3
 800565a:	f7ff fc37 	bl	8004ecc <ILI9341_DrawPixel>
    ILI9341_DrawLine(x0 - r, y0, x0 + r, y0, color);
 800565e:	88fa      	ldrh	r2, [r7, #6]
 8005660:	887b      	ldrh	r3, [r7, #2]
 8005662:	1ad3      	subs	r3, r2, r3
 8005664:	b298      	uxth	r0, r3
 8005666:	88b9      	ldrh	r1, [r7, #4]
 8005668:	88fa      	ldrh	r2, [r7, #6]
 800566a:	887b      	ldrh	r3, [r7, #2]
 800566c:	4413      	add	r3, r2
 800566e:	b29a      	uxth	r2, r3
 8005670:	88bc      	ldrh	r4, [r7, #4]
 8005672:	883b      	ldrh	r3, [r7, #0]
 8005674:	9300      	str	r3, [sp, #0]
 8005676:	4623      	mov	r3, r4
 8005678:	f7ff fe94 	bl	80053a4 <ILI9341_DrawLine>

    while (x < y) {
 800567c:	e079      	b.n	8005772 <ILI9341_DrawFilledCircle+0x19e>
        if (f >= 0) {
 800567e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8005682:	2b00      	cmp	r3, #0
 8005684:	db0e      	blt.n	80056a4 <ILI9341_DrawFilledCircle+0xd0>
            y--;
 8005686:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800568a:	b29b      	uxth	r3, r3
 800568c:	3b01      	subs	r3, #1
 800568e:	b29b      	uxth	r3, r3
 8005690:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8005692:	8a7b      	ldrh	r3, [r7, #18]
 8005694:	3302      	adds	r3, #2
 8005696:	b29b      	uxth	r3, r3
 8005698:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 800569a:	8afa      	ldrh	r2, [r7, #22]
 800569c:	8a7b      	ldrh	r3, [r7, #18]
 800569e:	4413      	add	r3, r2
 80056a0:	b29b      	uxth	r3, r3
 80056a2:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 80056a4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	3301      	adds	r3, #1
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 80056b0:	8abb      	ldrh	r3, [r7, #20]
 80056b2:	3302      	adds	r3, #2
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 80056b8:	8afa      	ldrh	r2, [r7, #22]
 80056ba:	8abb      	ldrh	r3, [r7, #20]
 80056bc:	4413      	add	r3, r2
 80056be:	b29b      	uxth	r3, r3
 80056c0:	82fb      	strh	r3, [r7, #22]

        ILI9341_DrawLine(x0 - x, y0 + y, x0 + x, y0 + y, color);
 80056c2:	88fa      	ldrh	r2, [r7, #6]
 80056c4:	8a3b      	ldrh	r3, [r7, #16]
 80056c6:	1ad3      	subs	r3, r2, r3
 80056c8:	b298      	uxth	r0, r3
 80056ca:	88ba      	ldrh	r2, [r7, #4]
 80056cc:	89fb      	ldrh	r3, [r7, #14]
 80056ce:	4413      	add	r3, r2
 80056d0:	b299      	uxth	r1, r3
 80056d2:	88fa      	ldrh	r2, [r7, #6]
 80056d4:	8a3b      	ldrh	r3, [r7, #16]
 80056d6:	4413      	add	r3, r2
 80056d8:	b29c      	uxth	r4, r3
 80056da:	88ba      	ldrh	r2, [r7, #4]
 80056dc:	89fb      	ldrh	r3, [r7, #14]
 80056de:	4413      	add	r3, r2
 80056e0:	b29a      	uxth	r2, r3
 80056e2:	883b      	ldrh	r3, [r7, #0]
 80056e4:	9300      	str	r3, [sp, #0]
 80056e6:	4613      	mov	r3, r2
 80056e8:	4622      	mov	r2, r4
 80056ea:	f7ff fe5b 	bl	80053a4 <ILI9341_DrawLine>
        ILI9341_DrawLine(x0 + x, y0 - y, x0 - x, y0 - y, color);
 80056ee:	88fa      	ldrh	r2, [r7, #6]
 80056f0:	8a3b      	ldrh	r3, [r7, #16]
 80056f2:	4413      	add	r3, r2
 80056f4:	b298      	uxth	r0, r3
 80056f6:	88ba      	ldrh	r2, [r7, #4]
 80056f8:	89fb      	ldrh	r3, [r7, #14]
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	b299      	uxth	r1, r3
 80056fe:	88fa      	ldrh	r2, [r7, #6]
 8005700:	8a3b      	ldrh	r3, [r7, #16]
 8005702:	1ad3      	subs	r3, r2, r3
 8005704:	b29c      	uxth	r4, r3
 8005706:	88ba      	ldrh	r2, [r7, #4]
 8005708:	89fb      	ldrh	r3, [r7, #14]
 800570a:	1ad3      	subs	r3, r2, r3
 800570c:	b29a      	uxth	r2, r3
 800570e:	883b      	ldrh	r3, [r7, #0]
 8005710:	9300      	str	r3, [sp, #0]
 8005712:	4613      	mov	r3, r2
 8005714:	4622      	mov	r2, r4
 8005716:	f7ff fe45 	bl	80053a4 <ILI9341_DrawLine>

        ILI9341_DrawLine(x0 + y, y0 + x, x0 - y, y0 + x, color);
 800571a:	88fa      	ldrh	r2, [r7, #6]
 800571c:	89fb      	ldrh	r3, [r7, #14]
 800571e:	4413      	add	r3, r2
 8005720:	b298      	uxth	r0, r3
 8005722:	88ba      	ldrh	r2, [r7, #4]
 8005724:	8a3b      	ldrh	r3, [r7, #16]
 8005726:	4413      	add	r3, r2
 8005728:	b299      	uxth	r1, r3
 800572a:	88fa      	ldrh	r2, [r7, #6]
 800572c:	89fb      	ldrh	r3, [r7, #14]
 800572e:	1ad3      	subs	r3, r2, r3
 8005730:	b29c      	uxth	r4, r3
 8005732:	88ba      	ldrh	r2, [r7, #4]
 8005734:	8a3b      	ldrh	r3, [r7, #16]
 8005736:	4413      	add	r3, r2
 8005738:	b29a      	uxth	r2, r3
 800573a:	883b      	ldrh	r3, [r7, #0]
 800573c:	9300      	str	r3, [sp, #0]
 800573e:	4613      	mov	r3, r2
 8005740:	4622      	mov	r2, r4
 8005742:	f7ff fe2f 	bl	80053a4 <ILI9341_DrawLine>
        ILI9341_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, color);
 8005746:	88fa      	ldrh	r2, [r7, #6]
 8005748:	89fb      	ldrh	r3, [r7, #14]
 800574a:	4413      	add	r3, r2
 800574c:	b298      	uxth	r0, r3
 800574e:	88ba      	ldrh	r2, [r7, #4]
 8005750:	8a3b      	ldrh	r3, [r7, #16]
 8005752:	1ad3      	subs	r3, r2, r3
 8005754:	b299      	uxth	r1, r3
 8005756:	88fa      	ldrh	r2, [r7, #6]
 8005758:	89fb      	ldrh	r3, [r7, #14]
 800575a:	1ad3      	subs	r3, r2, r3
 800575c:	b29c      	uxth	r4, r3
 800575e:	88ba      	ldrh	r2, [r7, #4]
 8005760:	8a3b      	ldrh	r3, [r7, #16]
 8005762:	1ad3      	subs	r3, r2, r3
 8005764:	b29a      	uxth	r2, r3
 8005766:	883b      	ldrh	r3, [r7, #0]
 8005768:	9300      	str	r3, [sp, #0]
 800576a:	4613      	mov	r3, r2
 800576c:	4622      	mov	r2, r4
 800576e:	f7ff fe19 	bl	80053a4 <ILI9341_DrawLine>
    while (x < y) {
 8005772:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8005776:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800577a:	429a      	cmp	r2, r3
 800577c:	f6ff af7f 	blt.w	800567e <ILI9341_DrawFilledCircle+0xaa>
    }
}
 8005780:	bf00      	nop
 8005782:	bf00      	nop
 8005784:	371c      	adds	r7, #28
 8005786:	46bd      	mov	sp, r7
 8005788:	bd90      	pop	{r4, r7, pc}
	...

0800578c <ILI9341_getOptions>:
/**
 * @brief  Returns ILI9341 options
 * @retval ILI9341_Opts : options
 */

ILI931_Options_t ILI9341_getOptions(void){
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
	return ILI9341_Opts;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	4a05      	ldr	r2, [pc, #20]	; (80057ac <ILI9341_getOptions+0x20>)
 8005798:	6811      	ldr	r1, [r2, #0]
 800579a:	6019      	str	r1, [r3, #0]
 800579c:	8892      	ldrh	r2, [r2, #4]
 800579e:	809a      	strh	r2, [r3, #4]
}
 80057a0:	6878      	ldr	r0, [r7, #4]
 80057a2:	370c      	adds	r7, #12
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bc80      	pop	{r7}
 80057a8:	4770      	bx	lr
 80057aa:	bf00      	nop
 80057ac:	200010d8 	.word	0x200010d8

080057b0 <XPT2046_init>:


/**
 * @brief init function for XPT2046 lib
 */
void XPT2046_init(void){
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b082      	sub	sp, #8
 80057b4:	af02      	add	r7, sp, #8

	// Initialise SPI
	SPI_Init(XPT2046_SPI);
 80057b6:	4810      	ldr	r0, [pc, #64]	; (80057f8 <XPT2046_init+0x48>)
 80057b8:	f7fd fa20 	bl	8002bfc <SPI_Init>
	BSP_GPIO_PinCfg(PIN_CS_TOUCH,GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 80057bc:	2303      	movs	r3, #3
 80057be:	9300      	str	r3, [sp, #0]
 80057c0:	2300      	movs	r3, #0
 80057c2:	2201      	movs	r2, #1
 80057c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80057c8:	480c      	ldr	r0, [pc, #48]	; (80057fc <XPT2046_init+0x4c>)
 80057ca:	f7fd f9e7 	bl	8002b9c <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(PIN_IRQ_TOUCH,GPIO_MODE_INPUT,GPIO_PULLDOWN,GPIO_SPEED_FREQ_HIGH);
 80057ce:	2303      	movs	r3, #3
 80057d0:	9300      	str	r3, [sp, #0]
 80057d2:	2302      	movs	r3, #2
 80057d4:	2200      	movs	r2, #0
 80057d6:	2108      	movs	r1, #8
 80057d8:	4809      	ldr	r0, [pc, #36]	; (8005800 <XPT2046_init+0x50>)
 80057da:	f7fd f9df 	bl	8002b9c <BSP_GPIO_PinCfg>
	XPT2046_CS_SET();
 80057de:	2201      	movs	r2, #1
 80057e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80057e4:	4805      	ldr	r0, [pc, #20]	; (80057fc <XPT2046_init+0x4c>)
 80057e6:	f000 ff36 	bl	8006656 <HAL_GPIO_WritePin>

	XPT2046_getReading(CONTROL_BYTE_START
 80057ea:	20d0      	movs	r0, #208	; 0xd0
 80057ec:	f000 f9b8 	bl	8005b60 <XPT2046_getReading>
					   | CONTROL_BYTE_CHANNEL_SELECT_X
					   | CONTROL_BYTE_MODE_12_BIT
					   | CONTROL_BYTE_SD_DIFFERENTIAL
					   | CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);
}
 80057f0:	bf00      	nop
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
 80057f6:	bf00      	nop
 80057f8:	40013000 	.word	0x40013000
 80057fc:	40010800 	.word	0x40010800
 8005800:	40010c00 	.word	0x40010c00

08005804 <XPT2046_getCoordinates>:
 * @param *pX : pointer to get the X coordinate
 * @param *pY : pointer to get the Y coordinate
 * @param coordinateMode : either XPT2046_COORDINATE_RAW or XPT2046_COORDINATE_SCREEN_RELATIVE
 * @return a boolean that shows whether or not the screen has been touched (and the coordinate returned is valid)
 */
bool_e XPT2046_getCoordinates(Sint16 * pX, Sint16 * pY, XPT2046_coordinateMode_e coordinateMode){
 8005804:	b580      	push	{r7, lr}
 8005806:	b08e      	sub	sp, #56	; 0x38
 8005808:	af00      	add	r7, sp, #0
 800580a:	60f8      	str	r0, [r7, #12]
 800580c:	60b9      	str	r1, [r7, #8]
 800580e:	4613      	mov	r3, r2
 8005810:	71fb      	strb	r3, [r7, #7]
	Uint8 i, j;
	Sint16 allX[7] , allY[7];
	bool_e ret;
	for (i=0; i < 7 ; i++){
 8005812:	2300      	movs	r3, #0
 8005814:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8005818:	e020      	b.n	800585c <XPT2046_getCoordinates+0x58>

		allY[i] = (Sint16)XPT2046_getReading(CONTROL_BYTE_START
 800581a:	2090      	movs	r0, #144	; 0x90
 800581c:	f000 f9a0 	bl	8005b60 <XPT2046_getReading>
 8005820:	4603      	mov	r3, r0
 8005822:	461a      	mov	r2, r3
 8005824:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005828:	b212      	sxth	r2, r2
 800582a:	005b      	lsls	r3, r3, #1
 800582c:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8005830:	440b      	add	r3, r1
 8005832:	f823 2c28 	strh.w	r2, [r3, #-40]
										| CONTROL_BYTE_CHANNEL_SELECT_Y
										| CONTROL_BYTE_MODE_12_BIT
										| CONTROL_BYTE_SD_DIFFERENTIAL
										| CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);

		allX[i] = (Sint16)XPT2046_getReading(CONTROL_BYTE_START
 8005836:	20d0      	movs	r0, #208	; 0xd0
 8005838:	f000 f992 	bl	8005b60 <XPT2046_getReading>
 800583c:	4603      	mov	r3, r0
 800583e:	461a      	mov	r2, r3
 8005840:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005844:	b212      	sxth	r2, r2
 8005846:	005b      	lsls	r3, r3, #1
 8005848:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800584c:	440b      	add	r3, r1
 800584e:	f823 2c18 	strh.w	r2, [r3, #-24]
	for (i=0; i < 7 ; i++){
 8005852:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005856:	3301      	adds	r3, #1
 8005858:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800585c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005860:	2b06      	cmp	r3, #6
 8005862:	d9da      	bls.n	800581a <XPT2046_getCoordinates+0x16>
										| CONTROL_BYTE_MODE_12_BIT
										| CONTROL_BYTE_SD_DIFFERENTIAL
										| CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);
	}

	for (i=0; i < 4 ; i++){
 8005864:	2300      	movs	r3, #0
 8005866:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800586a:	e070      	b.n	800594e <XPT2046_getCoordinates+0x14a>
		for (j=i; j < 7 ; j++) {
 800586c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005870:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8005874:	e062      	b.n	800593c <XPT2046_getCoordinates+0x138>
			Sint16 temp = allX[i];
 8005876:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800587a:	005b      	lsls	r3, r3, #1
 800587c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005880:	4413      	add	r3, r2
 8005882:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005886:	85fb      	strh	r3, [r7, #46]	; 0x2e
			if(temp > allX[j]){
 8005888:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800588c:	005b      	lsls	r3, r3, #1
 800588e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005892:	4413      	add	r3, r2
 8005894:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 8005898:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 800589c:	429a      	cmp	r2, r3
 800589e:	dd19      	ble.n	80058d4 <XPT2046_getCoordinates+0xd0>
				allX[i] = allX[j];
 80058a0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80058a4:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80058a8:	005b      	lsls	r3, r3, #1
 80058aa:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80058ae:	440b      	add	r3, r1
 80058b0:	f933 1c18 	ldrsh.w	r1, [r3, #-24]
 80058b4:	0053      	lsls	r3, r2, #1
 80058b6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80058ba:	4413      	add	r3, r2
 80058bc:	460a      	mov	r2, r1
 80058be:	f823 2c18 	strh.w	r2, [r3, #-24]
				allX[j] = temp;
 80058c2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80058c6:	005b      	lsls	r3, r3, #1
 80058c8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80058cc:	4413      	add	r3, r2
 80058ce:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80058d0:	f823 2c18 	strh.w	r2, [r3, #-24]
			}
			temp = allY[i];
 80058d4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80058d8:	005b      	lsls	r3, r3, #1
 80058da:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80058de:	4413      	add	r3, r2
 80058e0:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 80058e4:	85fb      	strh	r3, [r7, #46]	; 0x2e
			if(temp > allY[j]){
 80058e6:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80058ea:	005b      	lsls	r3, r3, #1
 80058ec:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80058f0:	4413      	add	r3, r2
 80058f2:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 80058f6:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 80058fa:	429a      	cmp	r2, r3
 80058fc:	dd19      	ble.n	8005932 <XPT2046_getCoordinates+0x12e>
				allY[i] = allY[j];
 80058fe:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005902:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8005906:	005b      	lsls	r3, r3, #1
 8005908:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800590c:	440b      	add	r3, r1
 800590e:	f933 1c28 	ldrsh.w	r1, [r3, #-40]
 8005912:	0053      	lsls	r3, r2, #1
 8005914:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005918:	4413      	add	r3, r2
 800591a:	460a      	mov	r2, r1
 800591c:	f823 2c28 	strh.w	r2, [r3, #-40]
				allY[j] = temp;
 8005920:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005924:	005b      	lsls	r3, r3, #1
 8005926:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800592a:	4413      	add	r3, r2
 800592c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800592e:	f823 2c28 	strh.w	r2, [r3, #-40]
		for (j=i; j < 7 ; j++) {
 8005932:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005936:	3301      	adds	r3, #1
 8005938:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800593c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005940:	2b06      	cmp	r3, #6
 8005942:	d998      	bls.n	8005876 <XPT2046_getCoordinates+0x72>
	for (i=0; i < 4 ; i++){
 8005944:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005948:	3301      	adds	r3, #1
 800594a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800594e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005952:	2b03      	cmp	r3, #3
 8005954:	d98a      	bls.n	800586c <XPT2046_getCoordinates+0x68>
			}
		}
	}

#ifdef XPT2046_USE_PIN_IRQ_TO_CHECK_TOUCH
	if(!HAL_GPIO_ReadPin(PIN_IRQ_TOUCH))
 8005956:	2108      	movs	r1, #8
 8005958:	4812      	ldr	r0, [pc, #72]	; (80059a4 <XPT2046_getCoordinates+0x1a0>)
 800595a:	f000 fe65 	bl	8006628 <HAL_GPIO_ReadPin>
 800595e:	4603      	mov	r3, r0
 8005960:	2b00      	cmp	r3, #0
 8005962:	d102      	bne.n	800596a <XPT2046_getCoordinates+0x166>
		ret = TRUE;
 8005964:	2301      	movs	r3, #1
 8005966:	633b      	str	r3, [r7, #48]	; 0x30
 8005968:	e001      	b.n	800596e <XPT2046_getCoordinates+0x16a>
	else
		ret =  FALSE;
 800596a:	2300      	movs	r3, #0
 800596c:	633b      	str	r3, [r7, #48]	; 0x30
		ret =  FALSE;
	else
		ret =  TRUE;
#endif

	if(coordinateMode == XPT2046_COORDINATE_SCREEN_RELATIVE)
 800596e:	79fb      	ldrb	r3, [r7, #7]
 8005970:	2b01      	cmp	r3, #1
 8005972:	d109      	bne.n	8005988 <XPT2046_getCoordinates+0x184>
		XPT2046_convertCoordinateScreenMode(&(allX[3]), &(allY[3]));
 8005974:	f107 0310 	add.w	r3, r7, #16
 8005978:	1d9a      	adds	r2, r3, #6
 800597a:	f107 0320 	add.w	r3, r7, #32
 800597e:	3306      	adds	r3, #6
 8005980:	4611      	mov	r1, r2
 8005982:	4618      	mov	r0, r3
 8005984:	f000 f91c 	bl	8005bc0 <XPT2046_convertCoordinateScreenMode>

	*pX = allX[3];
 8005988:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	801a      	strh	r2, [r3, #0]
	*pY = allY[3];
 8005990:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	801a      	strh	r2, [r3, #0]

	return ret;
 8005998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800599a:	4618      	mov	r0, r3
 800599c:	3738      	adds	r7, #56	; 0x38
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}
 80059a2:	bf00      	nop
 80059a4:	40010c00 	.word	0x40010c00

080059a8 <XPT2046_getMedianCoordinates>:
 * @param *pX : pointer to get the X coordinate
 * @param *pY : pointer to get the Y coordinate
 * @param coordinateMode : either XPT2046_COORDINATE_RAW or XPT2046_COORDINATE_SCREEN_RELATIVE
 * @return a boolean that shows whether or not the screen has been touched (and the coordinate returned is valid)
 */
bool_e XPT2046_getMedianCoordinates(Sint16 * pX, Sint16 * pY, XPT2046_coordinateMode_e coordinateMode){
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b092      	sub	sp, #72	; 0x48
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	60f8      	str	r0, [r7, #12]
 80059b0:	60b9      	str	r1, [r7, #8]
 80059b2:	4613      	mov	r3, r2
 80059b4:	71fb      	strb	r3, [r7, #7]
	Uint8 n = 0, i, j;
 80059b6:	2300      	movs	r3, #0
 80059b8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	}point_t;
	point_t tab[NB_POINTS_FOR_MEDIAN];
	point_t current;
	Sint16 index;

	index = 0;
 80059bc:	2300      	movs	r3, #0
 80059be:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	XPT2046_getCoordinates(&tab[0].x , &tab[0].y, coordinateMode);	//on place le premier point dans la premire case du tableau.
 80059c2:	79fa      	ldrb	r2, [r7, #7]
 80059c4:	f107 0320 	add.w	r3, r7, #32
 80059c8:	1c99      	adds	r1, r3, #2
 80059ca:	f107 0320 	add.w	r3, r7, #32
 80059ce:	4618      	mov	r0, r3
 80059d0:	f7ff ff18 	bl	8005804 <XPT2046_getCoordinates>


	for(n=1; n<NB_POINTS_FOR_MEDIAN; n++)
 80059d4:	2301      	movs	r3, #1
 80059d6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80059da:	e061      	b.n	8005aa0 <XPT2046_getMedianCoordinates+0xf8>
	{
		if(XPT2046_getCoordinates(&current.x , &current.y, coordinateMode))	//rcup d'un point
 80059dc:	79fa      	ldrb	r2, [r7, #7]
 80059de:	f107 031c 	add.w	r3, r7, #28
 80059e2:	1c99      	adds	r1, r3, #2
 80059e4:	f107 031c 	add.w	r3, r7, #28
 80059e8:	4618      	mov	r0, r3
 80059ea:	f7ff ff0b 	bl	8005804 <XPT2046_getCoordinates>
 80059ee:	4603      	mov	r3, r0
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d04e      	beq.n	8005a92 <XPT2046_getMedianCoordinates+0xea>
		{
			for(i=0; i<index; i++)		//parcours des valeurs plus faibles
 80059f4:	2300      	movs	r3, #0
 80059f6:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80059fa:	e010      	b.n	8005a1e <XPT2046_getMedianCoordinates+0x76>
			{
				if(current.x < tab[i].x)
 80059fc:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8005a00:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005a04:	009b      	lsls	r3, r3, #2
 8005a06:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8005a0a:	440b      	add	r3, r1
 8005a0c:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 8005a10:	429a      	cmp	r2, r3
 8005a12:	db0b      	blt.n	8005a2c <XPT2046_getMedianCoordinates+0x84>
			for(i=0; i<index; i++)		//parcours des valeurs plus faibles
 8005a14:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005a18:	3301      	adds	r3, #1
 8005a1a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8005a1e:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8005a22:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8005a26:	429a      	cmp	r2, r3
 8005a28:	dbe8      	blt.n	80059fc <XPT2046_getMedianCoordinates+0x54>
 8005a2a:	e000      	b.n	8005a2e <XPT2046_getMedianCoordinates+0x86>
					break;
 8005a2c:	bf00      	nop
			}
			for(j=(uint8_t)index; j>i; j--)	//dplacement des valeurs plus grandes de 1 case
 8005a2e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8005a32:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8005a36:	e015      	b.n	8005a64 <XPT2046_getMedianCoordinates+0xbc>
			{
				tab[j] = tab[j-1];
 8005a38:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8005a3c:	1e5a      	subs	r2, r3, #1
 8005a3e:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8005a42:	009b      	lsls	r3, r3, #2
 8005a44:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8005a48:	440b      	add	r3, r1
 8005a4a:	0092      	lsls	r2, r2, #2
 8005a4c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8005a50:	440a      	add	r2, r1
 8005a52:	f852 2c28 	ldr.w	r2, [r2, #-40]
 8005a56:	f843 2c28 	str.w	r2, [r3, #-40]
			for(j=(uint8_t)index; j>i; j--)	//dplacement des valeurs plus grandes de 1 case
 8005a5a:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8005a64:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8005a68:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d8e3      	bhi.n	8005a38 <XPT2046_getMedianCoordinates+0x90>
			}
			tab[i] = current;	//criture de la nouvelle valeur  sa position
 8005a70:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005a74:	009b      	lsls	r3, r3, #2
 8005a76:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8005a7a:	4413      	add	r3, r2
 8005a7c:	69fa      	ldr	r2, [r7, #28]
 8005a7e:	f843 2c28 	str.w	r2, [r3, #-40]

			index++;
 8005a82:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	3301      	adds	r3, #1
 8005a8a:	b29b      	uxth	r3, r3
 8005a8c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8005a90:	e001      	b.n	8005a96 <XPT2046_getMedianCoordinates+0xee>
		}
		else
			return FALSE;
 8005a92:	2300      	movs	r3, #0
 8005a94:	e05f      	b.n	8005b56 <XPT2046_getMedianCoordinates+0x1ae>
	for(n=1; n<NB_POINTS_FOR_MEDIAN; n++)
 8005a96:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005a9a:	3301      	adds	r3, #1
 8005a9c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8005aa0:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005aa4:	2b07      	cmp	r3, #7
 8005aa6:	d999      	bls.n	80059dc <XPT2046_getMedianCoordinates+0x34>
	}

	*pX = tab[index/2].x;
 8005aa8:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8005aac:	0fda      	lsrs	r2, r3, #31
 8005aae:	4413      	add	r3, r2
 8005ab0:	105b      	asrs	r3, r3, #1
 8005ab2:	b21b      	sxth	r3, r3
 8005ab4:	009b      	lsls	r3, r3, #2
 8005ab6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8005aba:	4413      	add	r3, r2
 8005abc:	f933 2c28 	ldrsh.w	r2, [r3, #-40]
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	801a      	strh	r2, [r3, #0]
	*pY = tab[index/2].y;
 8005ac4:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8005ac8:	0fda      	lsrs	r2, r3, #31
 8005aca:	4413      	add	r3, r2
 8005acc:	105b      	asrs	r3, r3, #1
 8005ace:	b21b      	sxth	r3, r3
 8005ad0:	009b      	lsls	r3, r3, #2
 8005ad2:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8005ad6:	4413      	add	r3, r2
 8005ad8:	f933 2c26 	ldrsh.w	r2, [r3, #-38]
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	801a      	strh	r2, [r3, #0]
	ILI931_Options_t screenOption = ILI9341_getOptions();
 8005ae0:	f107 0314 	add.w	r3, r7, #20
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f7ff fe51 	bl	800578c <ILI9341_getOptions>
	if(screenOption.orientation == ILI9341_Orientation_Portrait_1 || screenOption.orientation == ILI9341_Orientation_Portrait_2)
 8005aea:	7e3b      	ldrb	r3, [r7, #24]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d002      	beq.n	8005af6 <XPT2046_getMedianCoordinates+0x14e>
 8005af0:	7e3b      	ldrb	r3, [r7, #24]
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d116      	bne.n	8005b24 <XPT2046_getMedianCoordinates+0x17c>
	{
		if(*pX > 0 && *pX < 239 && *pY > 0 && *pY < 319)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	dd28      	ble.n	8005b52 <XPT2046_getMedianCoordinates+0x1aa>
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b06:	2bee      	cmp	r3, #238	; 0xee
 8005b08:	dc23      	bgt.n	8005b52 <XPT2046_getMedianCoordinates+0x1aa>
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	dd1e      	ble.n	8005b52 <XPT2046_getMedianCoordinates+0x1aa>
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b1a:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 8005b1e:	dc18      	bgt.n	8005b52 <XPT2046_getMedianCoordinates+0x1aa>
			return TRUE;
 8005b20:	2301      	movs	r3, #1
 8005b22:	e018      	b.n	8005b56 <XPT2046_getMedianCoordinates+0x1ae>
	}
	else
	{
		if(*pX > 0 && *pX < 319 && *pY > 0 && *pY < 239)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	dd12      	ble.n	8005b54 <XPT2046_getMedianCoordinates+0x1ac>
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b34:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 8005b38:	dc0c      	bgt.n	8005b54 <XPT2046_getMedianCoordinates+0x1ac>
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	dd07      	ble.n	8005b54 <XPT2046_getMedianCoordinates+0x1ac>
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b4a:	2bee      	cmp	r3, #238	; 0xee
 8005b4c:	dc02      	bgt.n	8005b54 <XPT2046_getMedianCoordinates+0x1ac>
			return TRUE;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e001      	b.n	8005b56 <XPT2046_getMedianCoordinates+0x1ae>
		if(*pX > 0 && *pX < 239 && *pY > 0 && *pY < 319)
 8005b52:	bf00      	nop
	}
	return FALSE;
 8005b54:	2300      	movs	r3, #0
}
 8005b56:	4618      	mov	r0, r3
 8005b58:	3748      	adds	r7, #72	; 0x48
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}
	...

08005b60 <XPT2046_getReading>:
/*
 * @brief private function used to read the SPI
 * @param controlByte controlByte used to read
 * @return data read from screen touch
 */
static Uint16 XPT2046_getReading(controlByte_t controlByte){
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b084      	sub	sp, #16
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	4603      	mov	r3, r0
 8005b68:	71fb      	strb	r3, [r7, #7]

	Uint16 ret;

	XPT2046_CS_RESET();
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005b70:	4811      	ldr	r0, [pc, #68]	; (8005bb8 <XPT2046_getReading+0x58>)
 8005b72:	f000 fd70 	bl	8006656 <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(XPT2046_SPI,controlByte);
 8005b76:	79fb      	ldrb	r3, [r7, #7]
 8005b78:	4619      	mov	r1, r3
 8005b7a:	4810      	ldr	r0, [pc, #64]	; (8005bbc <XPT2046_getReading+0x5c>)
 8005b7c:	f7fd f98c 	bl	8002e98 <SPI_WriteNoRegister>

	ret = (Uint16)((Uint16)(SPI_ReadNoRegister(XPT2046_SPI)) << 5);
 8005b80:	480e      	ldr	r0, [pc, #56]	; (8005bbc <XPT2046_getReading+0x5c>)
 8005b82:	f7fd f951 	bl	8002e28 <SPI_ReadNoRegister>
 8005b86:	4603      	mov	r3, r0
 8005b88:	b29b      	uxth	r3, r3
 8005b8a:	015b      	lsls	r3, r3, #5
 8005b8c:	81fb      	strh	r3, [r7, #14]
	ret |= (Uint16)(SPI_ReadNoRegister(XPT2046_SPI) >> (Uint16)(3));
 8005b8e:	480b      	ldr	r0, [pc, #44]	; (8005bbc <XPT2046_getReading+0x5c>)
 8005b90:	f7fd f94a 	bl	8002e28 <SPI_ReadNoRegister>
 8005b94:	4603      	mov	r3, r0
 8005b96:	08db      	lsrs	r3, r3, #3
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	b29a      	uxth	r2, r3
 8005b9c:	89fb      	ldrh	r3, [r7, #14]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	81fb      	strh	r3, [r7, #14]

	XPT2046_CS_SET();
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005ba8:	4803      	ldr	r0, [pc, #12]	; (8005bb8 <XPT2046_getReading+0x58>)
 8005baa:	f000 fd54 	bl	8006656 <HAL_GPIO_WritePin>

	return ret;
 8005bae:	89fb      	ldrh	r3, [r7, #14]
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3710      	adds	r7, #16
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	40010800 	.word	0x40010800
 8005bbc:	40013000 	.word	0x40013000

08005bc0 <XPT2046_convertCoordinateScreenMode>:
/*
 * @brief private function used to convert coordinates from Raw to ScreenMode
 * @param *pX X coordinate of the data
 * @param *pY Y coordinate of the data
 */
static void XPT2046_convertCoordinateScreenMode(Sint16 * pX, Sint16 * pY){
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b086      	sub	sp, #24
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	6039      	str	r1, [r7, #0]
	ILI931_Options_t screenOption = ILI9341_getOptions();
 8005bca:	f107 0308 	add.w	r3, r7, #8
 8005bce:	4618      	mov	r0, r3
 8005bd0:	f7ff fddc 	bl	800578c <ILI9341_getOptions>
	Sint32 tempX, tempY;
	tempX = (Sint32)*pX;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005bda:	617b      	str	r3, [r7, #20]
	tempY = (Sint32)*pY;
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005be2:	613b      	str	r3, [r7, #16]

	switch(screenOption.orientation){
 8005be4:	7b3b      	ldrb	r3, [r7, #12]
 8005be6:	2b03      	cmp	r3, #3
 8005be8:	d87a      	bhi.n	8005ce0 <XPT2046_convertCoordinateScreenMode+0x120>
 8005bea:	a201      	add	r2, pc, #4	; (adr r2, 8005bf0 <XPT2046_convertCoordinateScreenMode+0x30>)
 8005bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bf0:	08005c01 	.word	0x08005c01
 8005bf4:	08005c3b 	.word	0x08005c3b
 8005bf8:	08005c71 	.word	0x08005c71
 8005bfc:	08005ca9 	.word	0x08005ca9
	case ILI9341_Orientation_Portrait_1 :
		*pX = (Sint16)((4096 - tempX) * (Sint32)screenOption.width / 4096);
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005c06:	893a      	ldrh	r2, [r7, #8]
 8005c08:	fb02 f303 	mul.w	r3, r2, r3
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	da01      	bge.n	8005c14 <XPT2046_convertCoordinateScreenMode+0x54>
 8005c10:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005c14:	131b      	asrs	r3, r3, #12
 8005c16:	b21a      	sxth	r2, r3
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)((4096 - tempY) * (Sint32)screenOption.height / 4096);
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005c22:	897a      	ldrh	r2, [r7, #10]
 8005c24:	fb02 f303 	mul.w	r3, r2, r3
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	da01      	bge.n	8005c30 <XPT2046_convertCoordinateScreenMode+0x70>
 8005c2c:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005c30:	131b      	asrs	r3, r3, #12
 8005c32:	b21a      	sxth	r2, r3
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	801a      	strh	r2, [r3, #0]
		break;
 8005c38:	e052      	b.n	8005ce0 <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Portrait_2 :
		*pX = (Sint16)(tempX * (Sint32)screenOption.width / 4096);
 8005c3a:	893b      	ldrh	r3, [r7, #8]
 8005c3c:	461a      	mov	r2, r3
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	fb03 f302 	mul.w	r3, r3, r2
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	da01      	bge.n	8005c4c <XPT2046_convertCoordinateScreenMode+0x8c>
 8005c48:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005c4c:	131b      	asrs	r3, r3, #12
 8005c4e:	b21a      	sxth	r2, r3
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)(tempY * (Sint32)screenOption.height / 4096);
 8005c54:	897b      	ldrh	r3, [r7, #10]
 8005c56:	461a      	mov	r2, r3
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	fb03 f302 	mul.w	r3, r3, r2
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	da01      	bge.n	8005c66 <XPT2046_convertCoordinateScreenMode+0xa6>
 8005c62:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005c66:	131b      	asrs	r3, r3, #12
 8005c68:	b21a      	sxth	r2, r3
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	801a      	strh	r2, [r3, #0]
		break;
 8005c6e:	e037      	b.n	8005ce0 <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Landscape_1 :
		*pX = (Sint16)((4096 - tempY) * (Sint32)screenOption.width / 4096);
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005c76:	893a      	ldrh	r2, [r7, #8]
 8005c78:	fb02 f303 	mul.w	r3, r2, r3
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	da01      	bge.n	8005c84 <XPT2046_convertCoordinateScreenMode+0xc4>
 8005c80:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005c84:	131b      	asrs	r3, r3, #12
 8005c86:	b21a      	sxth	r2, r3
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)(tempX * (Sint32)screenOption.height / 4096);
 8005c8c:	897b      	ldrh	r3, [r7, #10]
 8005c8e:	461a      	mov	r2, r3
 8005c90:	697b      	ldr	r3, [r7, #20]
 8005c92:	fb03 f302 	mul.w	r3, r3, r2
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	da01      	bge.n	8005c9e <XPT2046_convertCoordinateScreenMode+0xde>
 8005c9a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005c9e:	131b      	asrs	r3, r3, #12
 8005ca0:	b21a      	sxth	r2, r3
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	801a      	strh	r2, [r3, #0]
		break;
 8005ca6:	e01b      	b.n	8005ce0 <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Landscape_2 :
		*pX = (Sint16)((tempY) * (Sint32)screenOption.width / 4096);
 8005ca8:	893b      	ldrh	r3, [r7, #8]
 8005caa:	461a      	mov	r2, r3
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	fb03 f302 	mul.w	r3, r3, r2
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	da01      	bge.n	8005cba <XPT2046_convertCoordinateScreenMode+0xfa>
 8005cb6:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005cba:	131b      	asrs	r3, r3, #12
 8005cbc:	b21a      	sxth	r2, r3
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)((4096 - tempX) * (Sint32)screenOption.height / 4096);
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005cc8:	897a      	ldrh	r2, [r7, #10]
 8005cca:	fb02 f303 	mul.w	r3, r2, r3
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	da01      	bge.n	8005cd6 <XPT2046_convertCoordinateScreenMode+0x116>
 8005cd2:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005cd6:	131b      	asrs	r3, r3, #12
 8005cd8:	b21a      	sxth	r2, r3
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	801a      	strh	r2, [r3, #0]
		break;
 8005cde:	bf00      	nop
	}
}
 8005ce0:	bf00      	nop
 8005ce2:	3718      	adds	r7, #24
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005cec:	4b08      	ldr	r3, [pc, #32]	; (8005d10 <HAL_Init+0x28>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a07      	ldr	r2, [pc, #28]	; (8005d10 <HAL_Init+0x28>)
 8005cf2:	f043 0310 	orr.w	r3, r3, #16
 8005cf6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005cf8:	2003      	movs	r0, #3
 8005cfa:	f000 f947 	bl	8005f8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005cfe:	200f      	movs	r0, #15
 8005d00:	f000 f808 	bl	8005d14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005d04:	f7fd f99e 	bl	8003044 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	bf00      	nop
 8005d10:	40022000 	.word	0x40022000

08005d14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b082      	sub	sp, #8
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005d1c:	4b12      	ldr	r3, [pc, #72]	; (8005d68 <HAL_InitTick+0x54>)
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	4b12      	ldr	r3, [pc, #72]	; (8005d6c <HAL_InitTick+0x58>)
 8005d22:	781b      	ldrb	r3, [r3, #0]
 8005d24:	4619      	mov	r1, r3
 8005d26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005d2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8005d2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d32:	4618      	mov	r0, r3
 8005d34:	f000 f95f 	bl	8005ff6 <HAL_SYSTICK_Config>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d001      	beq.n	8005d42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e00e      	b.n	8005d60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2b0f      	cmp	r3, #15
 8005d46:	d80a      	bhi.n	8005d5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005d48:	2200      	movs	r2, #0
 8005d4a:	6879      	ldr	r1, [r7, #4]
 8005d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d50:	f000 f927 	bl	8005fa2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005d54:	4a06      	ldr	r2, [pc, #24]	; (8005d70 <HAL_InitTick+0x5c>)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	e000      	b.n	8005d60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
}
 8005d60:	4618      	mov	r0, r3
 8005d62:	3708      	adds	r7, #8
 8005d64:	46bd      	mov	sp, r7
 8005d66:	bd80      	pop	{r7, pc}
 8005d68:	20000044 	.word	0x20000044
 8005d6c:	20000058 	.word	0x20000058
 8005d70:	20000054 	.word	0x20000054

08005d74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005d74:	b480      	push	{r7}
 8005d76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005d78:	4b05      	ldr	r3, [pc, #20]	; (8005d90 <HAL_IncTick+0x1c>)
 8005d7a:	781b      	ldrb	r3, [r3, #0]
 8005d7c:	461a      	mov	r2, r3
 8005d7e:	4b05      	ldr	r3, [pc, #20]	; (8005d94 <HAL_IncTick+0x20>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4413      	add	r3, r2
 8005d84:	4a03      	ldr	r2, [pc, #12]	; (8005d94 <HAL_IncTick+0x20>)
 8005d86:	6013      	str	r3, [r2, #0]
}
 8005d88:	bf00      	nop
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bc80      	pop	{r7}
 8005d8e:	4770      	bx	lr
 8005d90:	20000058 	.word	0x20000058
 8005d94:	200010e0 	.word	0x200010e0

08005d98 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	af00      	add	r7, sp, #0
  return uwTick;
 8005d9c:	4b02      	ldr	r3, [pc, #8]	; (8005da8 <HAL_GetTick+0x10>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bc80      	pop	{r7}
 8005da6:	4770      	bx	lr
 8005da8:	200010e0 	.word	0x200010e0

08005dac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b084      	sub	sp, #16
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005db4:	f7ff fff0 	bl	8005d98 <HAL_GetTick>
 8005db8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dc4:	d005      	beq.n	8005dd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005dc6:	4b0a      	ldr	r3, [pc, #40]	; (8005df0 <HAL_Delay+0x44>)
 8005dc8:	781b      	ldrb	r3, [r3, #0]
 8005dca:	461a      	mov	r2, r3
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	4413      	add	r3, r2
 8005dd0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005dd2:	bf00      	nop
 8005dd4:	f7ff ffe0 	bl	8005d98 <HAL_GetTick>
 8005dd8:	4602      	mov	r2, r0
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	1ad3      	subs	r3, r2, r3
 8005dde:	68fa      	ldr	r2, [r7, #12]
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d8f7      	bhi.n	8005dd4 <HAL_Delay+0x28>
  {
  }
}
 8005de4:	bf00      	nop
 8005de6:	bf00      	nop
 8005de8:	3710      	adds	r7, #16
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	20000058 	.word	0x20000058

08005df4 <__NVIC_SetPriorityGrouping>:
{
 8005df4:	b480      	push	{r7}
 8005df6:	b085      	sub	sp, #20
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	f003 0307 	and.w	r3, r3, #7
 8005e02:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e04:	4b0c      	ldr	r3, [pc, #48]	; (8005e38 <__NVIC_SetPriorityGrouping+0x44>)
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005e0a:	68ba      	ldr	r2, [r7, #8]
 8005e0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005e10:	4013      	ands	r3, r2
 8005e12:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005e1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005e20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005e26:	4a04      	ldr	r2, [pc, #16]	; (8005e38 <__NVIC_SetPriorityGrouping+0x44>)
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	60d3      	str	r3, [r2, #12]
}
 8005e2c:	bf00      	nop
 8005e2e:	3714      	adds	r7, #20
 8005e30:	46bd      	mov	sp, r7
 8005e32:	bc80      	pop	{r7}
 8005e34:	4770      	bx	lr
 8005e36:	bf00      	nop
 8005e38:	e000ed00 	.word	0xe000ed00

08005e3c <__NVIC_GetPriorityGrouping>:
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005e40:	4b04      	ldr	r3, [pc, #16]	; (8005e54 <__NVIC_GetPriorityGrouping+0x18>)
 8005e42:	68db      	ldr	r3, [r3, #12]
 8005e44:	0a1b      	lsrs	r3, r3, #8
 8005e46:	f003 0307 	and.w	r3, r3, #7
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bc80      	pop	{r7}
 8005e50:	4770      	bx	lr
 8005e52:	bf00      	nop
 8005e54:	e000ed00 	.word	0xe000ed00

08005e58 <__NVIC_EnableIRQ>:
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b083      	sub	sp, #12
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	4603      	mov	r3, r0
 8005e60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	db0b      	blt.n	8005e82 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e6a:	79fb      	ldrb	r3, [r7, #7]
 8005e6c:	f003 021f 	and.w	r2, r3, #31
 8005e70:	4906      	ldr	r1, [pc, #24]	; (8005e8c <__NVIC_EnableIRQ+0x34>)
 8005e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e76:	095b      	lsrs	r3, r3, #5
 8005e78:	2001      	movs	r0, #1
 8005e7a:	fa00 f202 	lsl.w	r2, r0, r2
 8005e7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005e82:	bf00      	nop
 8005e84:	370c      	adds	r7, #12
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bc80      	pop	{r7}
 8005e8a:	4770      	bx	lr
 8005e8c:	e000e100 	.word	0xe000e100

08005e90 <__NVIC_SetPriority>:
{
 8005e90:	b480      	push	{r7}
 8005e92:	b083      	sub	sp, #12
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	4603      	mov	r3, r0
 8005e98:	6039      	str	r1, [r7, #0]
 8005e9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	db0a      	blt.n	8005eba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	b2da      	uxtb	r2, r3
 8005ea8:	490c      	ldr	r1, [pc, #48]	; (8005edc <__NVIC_SetPriority+0x4c>)
 8005eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005eae:	0112      	lsls	r2, r2, #4
 8005eb0:	b2d2      	uxtb	r2, r2
 8005eb2:	440b      	add	r3, r1
 8005eb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005eb8:	e00a      	b.n	8005ed0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	b2da      	uxtb	r2, r3
 8005ebe:	4908      	ldr	r1, [pc, #32]	; (8005ee0 <__NVIC_SetPriority+0x50>)
 8005ec0:	79fb      	ldrb	r3, [r7, #7]
 8005ec2:	f003 030f 	and.w	r3, r3, #15
 8005ec6:	3b04      	subs	r3, #4
 8005ec8:	0112      	lsls	r2, r2, #4
 8005eca:	b2d2      	uxtb	r2, r2
 8005ecc:	440b      	add	r3, r1
 8005ece:	761a      	strb	r2, [r3, #24]
}
 8005ed0:	bf00      	nop
 8005ed2:	370c      	adds	r7, #12
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bc80      	pop	{r7}
 8005ed8:	4770      	bx	lr
 8005eda:	bf00      	nop
 8005edc:	e000e100 	.word	0xe000e100
 8005ee0:	e000ed00 	.word	0xe000ed00

08005ee4 <NVIC_EncodePriority>:
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b089      	sub	sp, #36	; 0x24
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f003 0307 	and.w	r3, r3, #7
 8005ef6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	f1c3 0307 	rsb	r3, r3, #7
 8005efe:	2b04      	cmp	r3, #4
 8005f00:	bf28      	it	cs
 8005f02:	2304      	movcs	r3, #4
 8005f04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005f06:	69fb      	ldr	r3, [r7, #28]
 8005f08:	3304      	adds	r3, #4
 8005f0a:	2b06      	cmp	r3, #6
 8005f0c:	d902      	bls.n	8005f14 <NVIC_EncodePriority+0x30>
 8005f0e:	69fb      	ldr	r3, [r7, #28]
 8005f10:	3b03      	subs	r3, #3
 8005f12:	e000      	b.n	8005f16 <NVIC_EncodePriority+0x32>
 8005f14:	2300      	movs	r3, #0
 8005f16:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f18:	f04f 32ff 	mov.w	r2, #4294967295
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f22:	43da      	mvns	r2, r3
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	401a      	ands	r2, r3
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005f2c:	f04f 31ff 	mov.w	r1, #4294967295
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	fa01 f303 	lsl.w	r3, r1, r3
 8005f36:	43d9      	mvns	r1, r3
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f3c:	4313      	orrs	r3, r2
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	3724      	adds	r7, #36	; 0x24
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bc80      	pop	{r7}
 8005f46:	4770      	bx	lr

08005f48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b082      	sub	sp, #8
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	3b01      	subs	r3, #1
 8005f54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005f58:	d301      	bcc.n	8005f5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e00f      	b.n	8005f7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005f5e:	4a0a      	ldr	r2, [pc, #40]	; (8005f88 <SysTick_Config+0x40>)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	3b01      	subs	r3, #1
 8005f64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005f66:	210f      	movs	r1, #15
 8005f68:	f04f 30ff 	mov.w	r0, #4294967295
 8005f6c:	f7ff ff90 	bl	8005e90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005f70:	4b05      	ldr	r3, [pc, #20]	; (8005f88 <SysTick_Config+0x40>)
 8005f72:	2200      	movs	r2, #0
 8005f74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f76:	4b04      	ldr	r3, [pc, #16]	; (8005f88 <SysTick_Config+0x40>)
 8005f78:	2207      	movs	r2, #7
 8005f7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3708      	adds	r7, #8
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	e000e010 	.word	0xe000e010

08005f8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b082      	sub	sp, #8
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005f94:	6878      	ldr	r0, [r7, #4]
 8005f96:	f7ff ff2d 	bl	8005df4 <__NVIC_SetPriorityGrouping>
}
 8005f9a:	bf00      	nop
 8005f9c:	3708      	adds	r7, #8
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}

08005fa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005fa2:	b580      	push	{r7, lr}
 8005fa4:	b086      	sub	sp, #24
 8005fa6:	af00      	add	r7, sp, #0
 8005fa8:	4603      	mov	r3, r0
 8005faa:	60b9      	str	r1, [r7, #8]
 8005fac:	607a      	str	r2, [r7, #4]
 8005fae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005fb4:	f7ff ff42 	bl	8005e3c <__NVIC_GetPriorityGrouping>
 8005fb8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005fba:	687a      	ldr	r2, [r7, #4]
 8005fbc:	68b9      	ldr	r1, [r7, #8]
 8005fbe:	6978      	ldr	r0, [r7, #20]
 8005fc0:	f7ff ff90 	bl	8005ee4 <NVIC_EncodePriority>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fca:	4611      	mov	r1, r2
 8005fcc:	4618      	mov	r0, r3
 8005fce:	f7ff ff5f 	bl	8005e90 <__NVIC_SetPriority>
}
 8005fd2:	bf00      	nop
 8005fd4:	3718      	adds	r7, #24
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bd80      	pop	{r7, pc}

08005fda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005fda:	b580      	push	{r7, lr}
 8005fdc:	b082      	sub	sp, #8
 8005fde:	af00      	add	r7, sp, #0
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f7ff ff35 	bl	8005e58 <__NVIC_EnableIRQ>
}
 8005fee:	bf00      	nop
 8005ff0:	3708      	adds	r7, #8
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	bd80      	pop	{r7, pc}

08005ff6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005ff6:	b580      	push	{r7, lr}
 8005ff8:	b082      	sub	sp, #8
 8005ffa:	af00      	add	r7, sp, #0
 8005ffc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f7ff ffa2 	bl	8005f48 <SysTick_Config>
 8006004:	4603      	mov	r3, r0
}
 8006006:	4618      	mov	r0, r3
 8006008:	3708      	adds	r7, #8
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}

0800600e <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800600e:	b580      	push	{r7, lr}
 8006010:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8006012:	f000 f802 	bl	800601a <HAL_SYSTICK_Callback>
}
 8006016:	bf00      	nop
 8006018:	bd80      	pop	{r7, pc}

0800601a <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800601a:	b480      	push	{r7}
 800601c:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800601e:	bf00      	nop
 8006020:	46bd      	mov	sp, r7
 8006022:	bc80      	pop	{r7}
 8006024:	4770      	bx	lr
	...

08006028 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006030:	2300      	movs	r3, #0
 8006032:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800603a:	2b02      	cmp	r3, #2
 800603c:	d005      	beq.n	800604a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2204      	movs	r2, #4
 8006042:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	73fb      	strb	r3, [r7, #15]
 8006048:	e051      	b.n	80060ee <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	681a      	ldr	r2, [r3, #0]
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f022 020e 	bic.w	r2, r2, #14
 8006058:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f022 0201 	bic.w	r2, r2, #1
 8006068:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a22      	ldr	r2, [pc, #136]	; (80060f8 <HAL_DMA_Abort_IT+0xd0>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d029      	beq.n	80060c8 <HAL_DMA_Abort_IT+0xa0>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a20      	ldr	r2, [pc, #128]	; (80060fc <HAL_DMA_Abort_IT+0xd4>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d022      	beq.n	80060c4 <HAL_DMA_Abort_IT+0x9c>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a1f      	ldr	r2, [pc, #124]	; (8006100 <HAL_DMA_Abort_IT+0xd8>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d01a      	beq.n	80060be <HAL_DMA_Abort_IT+0x96>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a1d      	ldr	r2, [pc, #116]	; (8006104 <HAL_DMA_Abort_IT+0xdc>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d012      	beq.n	80060b8 <HAL_DMA_Abort_IT+0x90>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a1c      	ldr	r2, [pc, #112]	; (8006108 <HAL_DMA_Abort_IT+0xe0>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d00a      	beq.n	80060b2 <HAL_DMA_Abort_IT+0x8a>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a1a      	ldr	r2, [pc, #104]	; (800610c <HAL_DMA_Abort_IT+0xe4>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d102      	bne.n	80060ac <HAL_DMA_Abort_IT+0x84>
 80060a6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80060aa:	e00e      	b.n	80060ca <HAL_DMA_Abort_IT+0xa2>
 80060ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80060b0:	e00b      	b.n	80060ca <HAL_DMA_Abort_IT+0xa2>
 80060b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80060b6:	e008      	b.n	80060ca <HAL_DMA_Abort_IT+0xa2>
 80060b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80060bc:	e005      	b.n	80060ca <HAL_DMA_Abort_IT+0xa2>
 80060be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80060c2:	e002      	b.n	80060ca <HAL_DMA_Abort_IT+0xa2>
 80060c4:	2310      	movs	r3, #16
 80060c6:	e000      	b.n	80060ca <HAL_DMA_Abort_IT+0xa2>
 80060c8:	2301      	movs	r3, #1
 80060ca:	4a11      	ldr	r2, [pc, #68]	; (8006110 <HAL_DMA_Abort_IT+0xe8>)
 80060cc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2201      	movs	r2, #1
 80060d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d003      	beq.n	80060ee <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80060ea:	6878      	ldr	r0, [r7, #4]
 80060ec:	4798      	blx	r3
    } 
  }
  return status;
 80060ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3710      	adds	r7, #16
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}
 80060f8:	40020008 	.word	0x40020008
 80060fc:	4002001c 	.word	0x4002001c
 8006100:	40020030 	.word	0x40020030
 8006104:	40020044 	.word	0x40020044
 8006108:	40020058 	.word	0x40020058
 800610c:	4002006c 	.word	0x4002006c
 8006110:	40020000 	.word	0x40020000

08006114 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b084      	sub	sp, #16
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006130:	2204      	movs	r2, #4
 8006132:	409a      	lsls	r2, r3
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	4013      	ands	r3, r2
 8006138:	2b00      	cmp	r3, #0
 800613a:	d04f      	beq.n	80061dc <HAL_DMA_IRQHandler+0xc8>
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	f003 0304 	and.w	r3, r3, #4
 8006142:	2b00      	cmp	r3, #0
 8006144:	d04a      	beq.n	80061dc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f003 0320 	and.w	r3, r3, #32
 8006150:	2b00      	cmp	r3, #0
 8006152:	d107      	bne.n	8006164 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f022 0204 	bic.w	r2, r2, #4
 8006162:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4a66      	ldr	r2, [pc, #408]	; (8006304 <HAL_DMA_IRQHandler+0x1f0>)
 800616a:	4293      	cmp	r3, r2
 800616c:	d029      	beq.n	80061c2 <HAL_DMA_IRQHandler+0xae>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	4a65      	ldr	r2, [pc, #404]	; (8006308 <HAL_DMA_IRQHandler+0x1f4>)
 8006174:	4293      	cmp	r3, r2
 8006176:	d022      	beq.n	80061be <HAL_DMA_IRQHandler+0xaa>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	4a63      	ldr	r2, [pc, #396]	; (800630c <HAL_DMA_IRQHandler+0x1f8>)
 800617e:	4293      	cmp	r3, r2
 8006180:	d01a      	beq.n	80061b8 <HAL_DMA_IRQHandler+0xa4>
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	4a62      	ldr	r2, [pc, #392]	; (8006310 <HAL_DMA_IRQHandler+0x1fc>)
 8006188:	4293      	cmp	r3, r2
 800618a:	d012      	beq.n	80061b2 <HAL_DMA_IRQHandler+0x9e>
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a60      	ldr	r2, [pc, #384]	; (8006314 <HAL_DMA_IRQHandler+0x200>)
 8006192:	4293      	cmp	r3, r2
 8006194:	d00a      	beq.n	80061ac <HAL_DMA_IRQHandler+0x98>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	4a5f      	ldr	r2, [pc, #380]	; (8006318 <HAL_DMA_IRQHandler+0x204>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d102      	bne.n	80061a6 <HAL_DMA_IRQHandler+0x92>
 80061a0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80061a4:	e00e      	b.n	80061c4 <HAL_DMA_IRQHandler+0xb0>
 80061a6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80061aa:	e00b      	b.n	80061c4 <HAL_DMA_IRQHandler+0xb0>
 80061ac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80061b0:	e008      	b.n	80061c4 <HAL_DMA_IRQHandler+0xb0>
 80061b2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80061b6:	e005      	b.n	80061c4 <HAL_DMA_IRQHandler+0xb0>
 80061b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80061bc:	e002      	b.n	80061c4 <HAL_DMA_IRQHandler+0xb0>
 80061be:	2340      	movs	r3, #64	; 0x40
 80061c0:	e000      	b.n	80061c4 <HAL_DMA_IRQHandler+0xb0>
 80061c2:	2304      	movs	r3, #4
 80061c4:	4a55      	ldr	r2, [pc, #340]	; (800631c <HAL_DMA_IRQHandler+0x208>)
 80061c6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	f000 8094 	beq.w	80062fa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80061da:	e08e      	b.n	80062fa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061e0:	2202      	movs	r2, #2
 80061e2:	409a      	lsls	r2, r3
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	4013      	ands	r3, r2
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d056      	beq.n	800629a <HAL_DMA_IRQHandler+0x186>
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	f003 0302 	and.w	r3, r3, #2
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d051      	beq.n	800629a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f003 0320 	and.w	r3, r3, #32
 8006200:	2b00      	cmp	r3, #0
 8006202:	d10b      	bne.n	800621c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f022 020a 	bic.w	r2, r2, #10
 8006212:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a38      	ldr	r2, [pc, #224]	; (8006304 <HAL_DMA_IRQHandler+0x1f0>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d029      	beq.n	800627a <HAL_DMA_IRQHandler+0x166>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a37      	ldr	r2, [pc, #220]	; (8006308 <HAL_DMA_IRQHandler+0x1f4>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d022      	beq.n	8006276 <HAL_DMA_IRQHandler+0x162>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a35      	ldr	r2, [pc, #212]	; (800630c <HAL_DMA_IRQHandler+0x1f8>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d01a      	beq.n	8006270 <HAL_DMA_IRQHandler+0x15c>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4a34      	ldr	r2, [pc, #208]	; (8006310 <HAL_DMA_IRQHandler+0x1fc>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d012      	beq.n	800626a <HAL_DMA_IRQHandler+0x156>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a32      	ldr	r2, [pc, #200]	; (8006314 <HAL_DMA_IRQHandler+0x200>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d00a      	beq.n	8006264 <HAL_DMA_IRQHandler+0x150>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a31      	ldr	r2, [pc, #196]	; (8006318 <HAL_DMA_IRQHandler+0x204>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d102      	bne.n	800625e <HAL_DMA_IRQHandler+0x14a>
 8006258:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800625c:	e00e      	b.n	800627c <HAL_DMA_IRQHandler+0x168>
 800625e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006262:	e00b      	b.n	800627c <HAL_DMA_IRQHandler+0x168>
 8006264:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006268:	e008      	b.n	800627c <HAL_DMA_IRQHandler+0x168>
 800626a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800626e:	e005      	b.n	800627c <HAL_DMA_IRQHandler+0x168>
 8006270:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006274:	e002      	b.n	800627c <HAL_DMA_IRQHandler+0x168>
 8006276:	2320      	movs	r3, #32
 8006278:	e000      	b.n	800627c <HAL_DMA_IRQHandler+0x168>
 800627a:	2302      	movs	r3, #2
 800627c:	4a27      	ldr	r2, [pc, #156]	; (800631c <HAL_DMA_IRQHandler+0x208>)
 800627e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800628c:	2b00      	cmp	r3, #0
 800628e:	d034      	beq.n	80062fa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006294:	6878      	ldr	r0, [r7, #4]
 8006296:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8006298:	e02f      	b.n	80062fa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800629e:	2208      	movs	r2, #8
 80062a0:	409a      	lsls	r2, r3
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	4013      	ands	r3, r2
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d028      	beq.n	80062fc <HAL_DMA_IRQHandler+0x1e8>
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	f003 0308 	and.w	r3, r3, #8
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d023      	beq.n	80062fc <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681a      	ldr	r2, [r3, #0]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f022 020e 	bic.w	r2, r2, #14
 80062c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062cc:	2101      	movs	r1, #1
 80062ce:	fa01 f202 	lsl.w	r2, r1, r2
 80062d2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2201      	movs	r2, #1
 80062d8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2201      	movs	r2, #1
 80062de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2200      	movs	r2, #0
 80062e6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d004      	beq.n	80062fc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	4798      	blx	r3
    }
  }
  return;
 80062fa:	bf00      	nop
 80062fc:	bf00      	nop
}
 80062fe:	3710      	adds	r7, #16
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}
 8006304:	40020008 	.word	0x40020008
 8006308:	4002001c 	.word	0x4002001c
 800630c:	40020030 	.word	0x40020030
 8006310:	40020044 	.word	0x40020044
 8006314:	40020058 	.word	0x40020058
 8006318:	4002006c 	.word	0x4002006c
 800631c:	40020000 	.word	0x40020000

08006320 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006320:	b480      	push	{r7}
 8006322:	b08b      	sub	sp, #44	; 0x2c
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
 8006328:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800632a:	2300      	movs	r3, #0
 800632c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800632e:	2300      	movs	r3, #0
 8006330:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006332:	e169      	b.n	8006608 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006334:	2201      	movs	r2, #1
 8006336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006338:	fa02 f303 	lsl.w	r3, r2, r3
 800633c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	69fa      	ldr	r2, [r7, #28]
 8006344:	4013      	ands	r3, r2
 8006346:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006348:	69ba      	ldr	r2, [r7, #24]
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	429a      	cmp	r2, r3
 800634e:	f040 8158 	bne.w	8006602 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	4a9a      	ldr	r2, [pc, #616]	; (80065c0 <HAL_GPIO_Init+0x2a0>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d05e      	beq.n	800641a <HAL_GPIO_Init+0xfa>
 800635c:	4a98      	ldr	r2, [pc, #608]	; (80065c0 <HAL_GPIO_Init+0x2a0>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d875      	bhi.n	800644e <HAL_GPIO_Init+0x12e>
 8006362:	4a98      	ldr	r2, [pc, #608]	; (80065c4 <HAL_GPIO_Init+0x2a4>)
 8006364:	4293      	cmp	r3, r2
 8006366:	d058      	beq.n	800641a <HAL_GPIO_Init+0xfa>
 8006368:	4a96      	ldr	r2, [pc, #600]	; (80065c4 <HAL_GPIO_Init+0x2a4>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d86f      	bhi.n	800644e <HAL_GPIO_Init+0x12e>
 800636e:	4a96      	ldr	r2, [pc, #600]	; (80065c8 <HAL_GPIO_Init+0x2a8>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d052      	beq.n	800641a <HAL_GPIO_Init+0xfa>
 8006374:	4a94      	ldr	r2, [pc, #592]	; (80065c8 <HAL_GPIO_Init+0x2a8>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d869      	bhi.n	800644e <HAL_GPIO_Init+0x12e>
 800637a:	4a94      	ldr	r2, [pc, #592]	; (80065cc <HAL_GPIO_Init+0x2ac>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d04c      	beq.n	800641a <HAL_GPIO_Init+0xfa>
 8006380:	4a92      	ldr	r2, [pc, #584]	; (80065cc <HAL_GPIO_Init+0x2ac>)
 8006382:	4293      	cmp	r3, r2
 8006384:	d863      	bhi.n	800644e <HAL_GPIO_Init+0x12e>
 8006386:	4a92      	ldr	r2, [pc, #584]	; (80065d0 <HAL_GPIO_Init+0x2b0>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d046      	beq.n	800641a <HAL_GPIO_Init+0xfa>
 800638c:	4a90      	ldr	r2, [pc, #576]	; (80065d0 <HAL_GPIO_Init+0x2b0>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d85d      	bhi.n	800644e <HAL_GPIO_Init+0x12e>
 8006392:	2b12      	cmp	r3, #18
 8006394:	d82a      	bhi.n	80063ec <HAL_GPIO_Init+0xcc>
 8006396:	2b12      	cmp	r3, #18
 8006398:	d859      	bhi.n	800644e <HAL_GPIO_Init+0x12e>
 800639a:	a201      	add	r2, pc, #4	; (adr r2, 80063a0 <HAL_GPIO_Init+0x80>)
 800639c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063a0:	0800641b 	.word	0x0800641b
 80063a4:	080063f5 	.word	0x080063f5
 80063a8:	08006407 	.word	0x08006407
 80063ac:	08006449 	.word	0x08006449
 80063b0:	0800644f 	.word	0x0800644f
 80063b4:	0800644f 	.word	0x0800644f
 80063b8:	0800644f 	.word	0x0800644f
 80063bc:	0800644f 	.word	0x0800644f
 80063c0:	0800644f 	.word	0x0800644f
 80063c4:	0800644f 	.word	0x0800644f
 80063c8:	0800644f 	.word	0x0800644f
 80063cc:	0800644f 	.word	0x0800644f
 80063d0:	0800644f 	.word	0x0800644f
 80063d4:	0800644f 	.word	0x0800644f
 80063d8:	0800644f 	.word	0x0800644f
 80063dc:	0800644f 	.word	0x0800644f
 80063e0:	0800644f 	.word	0x0800644f
 80063e4:	080063fd 	.word	0x080063fd
 80063e8:	08006411 	.word	0x08006411
 80063ec:	4a79      	ldr	r2, [pc, #484]	; (80065d4 <HAL_GPIO_Init+0x2b4>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d013      	beq.n	800641a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80063f2:	e02c      	b.n	800644e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	68db      	ldr	r3, [r3, #12]
 80063f8:	623b      	str	r3, [r7, #32]
          break;
 80063fa:	e029      	b.n	8006450 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	3304      	adds	r3, #4
 8006402:	623b      	str	r3, [r7, #32]
          break;
 8006404:	e024      	b.n	8006450 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	68db      	ldr	r3, [r3, #12]
 800640a:	3308      	adds	r3, #8
 800640c:	623b      	str	r3, [r7, #32]
          break;
 800640e:	e01f      	b.n	8006450 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	330c      	adds	r3, #12
 8006416:	623b      	str	r3, [r7, #32]
          break;
 8006418:	e01a      	b.n	8006450 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	689b      	ldr	r3, [r3, #8]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d102      	bne.n	8006428 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006422:	2304      	movs	r3, #4
 8006424:	623b      	str	r3, [r7, #32]
          break;
 8006426:	e013      	b.n	8006450 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	2b01      	cmp	r3, #1
 800642e:	d105      	bne.n	800643c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006430:	2308      	movs	r3, #8
 8006432:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	69fa      	ldr	r2, [r7, #28]
 8006438:	611a      	str	r2, [r3, #16]
          break;
 800643a:	e009      	b.n	8006450 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800643c:	2308      	movs	r3, #8
 800643e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	69fa      	ldr	r2, [r7, #28]
 8006444:	615a      	str	r2, [r3, #20]
          break;
 8006446:	e003      	b.n	8006450 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006448:	2300      	movs	r3, #0
 800644a:	623b      	str	r3, [r7, #32]
          break;
 800644c:	e000      	b.n	8006450 <HAL_GPIO_Init+0x130>
          break;
 800644e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006450:	69bb      	ldr	r3, [r7, #24]
 8006452:	2bff      	cmp	r3, #255	; 0xff
 8006454:	d801      	bhi.n	800645a <HAL_GPIO_Init+0x13a>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	e001      	b.n	800645e <HAL_GPIO_Init+0x13e>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	3304      	adds	r3, #4
 800645e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006460:	69bb      	ldr	r3, [r7, #24]
 8006462:	2bff      	cmp	r3, #255	; 0xff
 8006464:	d802      	bhi.n	800646c <HAL_GPIO_Init+0x14c>
 8006466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006468:	009b      	lsls	r3, r3, #2
 800646a:	e002      	b.n	8006472 <HAL_GPIO_Init+0x152>
 800646c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646e:	3b08      	subs	r3, #8
 8006470:	009b      	lsls	r3, r3, #2
 8006472:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	210f      	movs	r1, #15
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	fa01 f303 	lsl.w	r3, r1, r3
 8006480:	43db      	mvns	r3, r3
 8006482:	401a      	ands	r2, r3
 8006484:	6a39      	ldr	r1, [r7, #32]
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	fa01 f303 	lsl.w	r3, r1, r3
 800648c:	431a      	orrs	r2, r3
 800648e:	697b      	ldr	r3, [r7, #20]
 8006490:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800649a:	2b00      	cmp	r3, #0
 800649c:	f000 80b1 	beq.w	8006602 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80064a0:	4b4d      	ldr	r3, [pc, #308]	; (80065d8 <HAL_GPIO_Init+0x2b8>)
 80064a2:	699b      	ldr	r3, [r3, #24]
 80064a4:	4a4c      	ldr	r2, [pc, #304]	; (80065d8 <HAL_GPIO_Init+0x2b8>)
 80064a6:	f043 0301 	orr.w	r3, r3, #1
 80064aa:	6193      	str	r3, [r2, #24]
 80064ac:	4b4a      	ldr	r3, [pc, #296]	; (80065d8 <HAL_GPIO_Init+0x2b8>)
 80064ae:	699b      	ldr	r3, [r3, #24]
 80064b0:	f003 0301 	and.w	r3, r3, #1
 80064b4:	60bb      	str	r3, [r7, #8]
 80064b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80064b8:	4a48      	ldr	r2, [pc, #288]	; (80065dc <HAL_GPIO_Init+0x2bc>)
 80064ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064bc:	089b      	lsrs	r3, r3, #2
 80064be:	3302      	adds	r3, #2
 80064c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80064c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064c8:	f003 0303 	and.w	r3, r3, #3
 80064cc:	009b      	lsls	r3, r3, #2
 80064ce:	220f      	movs	r2, #15
 80064d0:	fa02 f303 	lsl.w	r3, r2, r3
 80064d4:	43db      	mvns	r3, r3
 80064d6:	68fa      	ldr	r2, [r7, #12]
 80064d8:	4013      	ands	r3, r2
 80064da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	4a40      	ldr	r2, [pc, #256]	; (80065e0 <HAL_GPIO_Init+0x2c0>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d013      	beq.n	800650c <HAL_GPIO_Init+0x1ec>
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	4a3f      	ldr	r2, [pc, #252]	; (80065e4 <HAL_GPIO_Init+0x2c4>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d00d      	beq.n	8006508 <HAL_GPIO_Init+0x1e8>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	4a3e      	ldr	r2, [pc, #248]	; (80065e8 <HAL_GPIO_Init+0x2c8>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d007      	beq.n	8006504 <HAL_GPIO_Init+0x1e4>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	4a3d      	ldr	r2, [pc, #244]	; (80065ec <HAL_GPIO_Init+0x2cc>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d101      	bne.n	8006500 <HAL_GPIO_Init+0x1e0>
 80064fc:	2303      	movs	r3, #3
 80064fe:	e006      	b.n	800650e <HAL_GPIO_Init+0x1ee>
 8006500:	2304      	movs	r3, #4
 8006502:	e004      	b.n	800650e <HAL_GPIO_Init+0x1ee>
 8006504:	2302      	movs	r3, #2
 8006506:	e002      	b.n	800650e <HAL_GPIO_Init+0x1ee>
 8006508:	2301      	movs	r3, #1
 800650a:	e000      	b.n	800650e <HAL_GPIO_Init+0x1ee>
 800650c:	2300      	movs	r3, #0
 800650e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006510:	f002 0203 	and.w	r2, r2, #3
 8006514:	0092      	lsls	r2, r2, #2
 8006516:	4093      	lsls	r3, r2
 8006518:	68fa      	ldr	r2, [r7, #12]
 800651a:	4313      	orrs	r3, r2
 800651c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800651e:	492f      	ldr	r1, [pc, #188]	; (80065dc <HAL_GPIO_Init+0x2bc>)
 8006520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006522:	089b      	lsrs	r3, r3, #2
 8006524:	3302      	adds	r3, #2
 8006526:	68fa      	ldr	r2, [r7, #12]
 8006528:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006534:	2b00      	cmp	r3, #0
 8006536:	d006      	beq.n	8006546 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8006538:	4b2d      	ldr	r3, [pc, #180]	; (80065f0 <HAL_GPIO_Init+0x2d0>)
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	492c      	ldr	r1, [pc, #176]	; (80065f0 <HAL_GPIO_Init+0x2d0>)
 800653e:	69bb      	ldr	r3, [r7, #24]
 8006540:	4313      	orrs	r3, r2
 8006542:	600b      	str	r3, [r1, #0]
 8006544:	e006      	b.n	8006554 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8006546:	4b2a      	ldr	r3, [pc, #168]	; (80065f0 <HAL_GPIO_Init+0x2d0>)
 8006548:	681a      	ldr	r2, [r3, #0]
 800654a:	69bb      	ldr	r3, [r7, #24]
 800654c:	43db      	mvns	r3, r3
 800654e:	4928      	ldr	r1, [pc, #160]	; (80065f0 <HAL_GPIO_Init+0x2d0>)
 8006550:	4013      	ands	r3, r2
 8006552:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800655c:	2b00      	cmp	r3, #0
 800655e:	d006      	beq.n	800656e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8006560:	4b23      	ldr	r3, [pc, #140]	; (80065f0 <HAL_GPIO_Init+0x2d0>)
 8006562:	685a      	ldr	r2, [r3, #4]
 8006564:	4922      	ldr	r1, [pc, #136]	; (80065f0 <HAL_GPIO_Init+0x2d0>)
 8006566:	69bb      	ldr	r3, [r7, #24]
 8006568:	4313      	orrs	r3, r2
 800656a:	604b      	str	r3, [r1, #4]
 800656c:	e006      	b.n	800657c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800656e:	4b20      	ldr	r3, [pc, #128]	; (80065f0 <HAL_GPIO_Init+0x2d0>)
 8006570:	685a      	ldr	r2, [r3, #4]
 8006572:	69bb      	ldr	r3, [r7, #24]
 8006574:	43db      	mvns	r3, r3
 8006576:	491e      	ldr	r1, [pc, #120]	; (80065f0 <HAL_GPIO_Init+0x2d0>)
 8006578:	4013      	ands	r3, r2
 800657a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006584:	2b00      	cmp	r3, #0
 8006586:	d006      	beq.n	8006596 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006588:	4b19      	ldr	r3, [pc, #100]	; (80065f0 <HAL_GPIO_Init+0x2d0>)
 800658a:	689a      	ldr	r2, [r3, #8]
 800658c:	4918      	ldr	r1, [pc, #96]	; (80065f0 <HAL_GPIO_Init+0x2d0>)
 800658e:	69bb      	ldr	r3, [r7, #24]
 8006590:	4313      	orrs	r3, r2
 8006592:	608b      	str	r3, [r1, #8]
 8006594:	e006      	b.n	80065a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8006596:	4b16      	ldr	r3, [pc, #88]	; (80065f0 <HAL_GPIO_Init+0x2d0>)
 8006598:	689a      	ldr	r2, [r3, #8]
 800659a:	69bb      	ldr	r3, [r7, #24]
 800659c:	43db      	mvns	r3, r3
 800659e:	4914      	ldr	r1, [pc, #80]	; (80065f0 <HAL_GPIO_Init+0x2d0>)
 80065a0:	4013      	ands	r3, r2
 80065a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d021      	beq.n	80065f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80065b0:	4b0f      	ldr	r3, [pc, #60]	; (80065f0 <HAL_GPIO_Init+0x2d0>)
 80065b2:	68da      	ldr	r2, [r3, #12]
 80065b4:	490e      	ldr	r1, [pc, #56]	; (80065f0 <HAL_GPIO_Init+0x2d0>)
 80065b6:	69bb      	ldr	r3, [r7, #24]
 80065b8:	4313      	orrs	r3, r2
 80065ba:	60cb      	str	r3, [r1, #12]
 80065bc:	e021      	b.n	8006602 <HAL_GPIO_Init+0x2e2>
 80065be:	bf00      	nop
 80065c0:	10320000 	.word	0x10320000
 80065c4:	10310000 	.word	0x10310000
 80065c8:	10220000 	.word	0x10220000
 80065cc:	10210000 	.word	0x10210000
 80065d0:	10120000 	.word	0x10120000
 80065d4:	10110000 	.word	0x10110000
 80065d8:	40021000 	.word	0x40021000
 80065dc:	40010000 	.word	0x40010000
 80065e0:	40010800 	.word	0x40010800
 80065e4:	40010c00 	.word	0x40010c00
 80065e8:	40011000 	.word	0x40011000
 80065ec:	40011400 	.word	0x40011400
 80065f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80065f4:	4b0b      	ldr	r3, [pc, #44]	; (8006624 <HAL_GPIO_Init+0x304>)
 80065f6:	68da      	ldr	r2, [r3, #12]
 80065f8:	69bb      	ldr	r3, [r7, #24]
 80065fa:	43db      	mvns	r3, r3
 80065fc:	4909      	ldr	r1, [pc, #36]	; (8006624 <HAL_GPIO_Init+0x304>)
 80065fe:	4013      	ands	r3, r2
 8006600:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8006602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006604:	3301      	adds	r3, #1
 8006606:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	681a      	ldr	r2, [r3, #0]
 800660c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800660e:	fa22 f303 	lsr.w	r3, r2, r3
 8006612:	2b00      	cmp	r3, #0
 8006614:	f47f ae8e 	bne.w	8006334 <HAL_GPIO_Init+0x14>
  }
}
 8006618:	bf00      	nop
 800661a:	bf00      	nop
 800661c:	372c      	adds	r7, #44	; 0x2c
 800661e:	46bd      	mov	sp, r7
 8006620:	bc80      	pop	{r7}
 8006622:	4770      	bx	lr
 8006624:	40010400 	.word	0x40010400

08006628 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006628:	b480      	push	{r7}
 800662a:	b085      	sub	sp, #20
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
 8006630:	460b      	mov	r3, r1
 8006632:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	689a      	ldr	r2, [r3, #8]
 8006638:	887b      	ldrh	r3, [r7, #2]
 800663a:	4013      	ands	r3, r2
 800663c:	2b00      	cmp	r3, #0
 800663e:	d002      	beq.n	8006646 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006640:	2301      	movs	r3, #1
 8006642:	73fb      	strb	r3, [r7, #15]
 8006644:	e001      	b.n	800664a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006646:	2300      	movs	r3, #0
 8006648:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800664a:	7bfb      	ldrb	r3, [r7, #15]
}
 800664c:	4618      	mov	r0, r3
 800664e:	3714      	adds	r7, #20
 8006650:	46bd      	mov	sp, r7
 8006652:	bc80      	pop	{r7}
 8006654:	4770      	bx	lr

08006656 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006656:	b480      	push	{r7}
 8006658:	b083      	sub	sp, #12
 800665a:	af00      	add	r7, sp, #0
 800665c:	6078      	str	r0, [r7, #4]
 800665e:	460b      	mov	r3, r1
 8006660:	807b      	strh	r3, [r7, #2]
 8006662:	4613      	mov	r3, r2
 8006664:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006666:	787b      	ldrb	r3, [r7, #1]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d003      	beq.n	8006674 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800666c:	887a      	ldrh	r2, [r7, #2]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8006672:	e003      	b.n	800667c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8006674:	887b      	ldrh	r3, [r7, #2]
 8006676:	041a      	lsls	r2, r3, #16
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	611a      	str	r2, [r3, #16]
}
 800667c:	bf00      	nop
 800667e:	370c      	adds	r7, #12
 8006680:	46bd      	mov	sp, r7
 8006682:	bc80      	pop	{r7}
 8006684:	4770      	bx	lr
	...

08006688 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b086      	sub	sp, #24
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2b00      	cmp	r3, #0
 8006694:	d101      	bne.n	800669a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006696:	2301      	movs	r3, #1
 8006698:	e26c      	b.n	8006b74 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f003 0301 	and.w	r3, r3, #1
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	f000 8087 	beq.w	80067b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80066a8:	4b92      	ldr	r3, [pc, #584]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	f003 030c 	and.w	r3, r3, #12
 80066b0:	2b04      	cmp	r3, #4
 80066b2:	d00c      	beq.n	80066ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80066b4:	4b8f      	ldr	r3, [pc, #572]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	f003 030c 	and.w	r3, r3, #12
 80066bc:	2b08      	cmp	r3, #8
 80066be:	d112      	bne.n	80066e6 <HAL_RCC_OscConfig+0x5e>
 80066c0:	4b8c      	ldr	r3, [pc, #560]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80066c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066cc:	d10b      	bne.n	80066e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066ce:	4b89      	ldr	r3, [pc, #548]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d06c      	beq.n	80067b4 <HAL_RCC_OscConfig+0x12c>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	685b      	ldr	r3, [r3, #4]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d168      	bne.n	80067b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80066e2:	2301      	movs	r3, #1
 80066e4:	e246      	b.n	8006b74 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80066ee:	d106      	bne.n	80066fe <HAL_RCC_OscConfig+0x76>
 80066f0:	4b80      	ldr	r3, [pc, #512]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a7f      	ldr	r2, [pc, #508]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 80066f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066fa:	6013      	str	r3, [r2, #0]
 80066fc:	e02e      	b.n	800675c <HAL_RCC_OscConfig+0xd4>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d10c      	bne.n	8006720 <HAL_RCC_OscConfig+0x98>
 8006706:	4b7b      	ldr	r3, [pc, #492]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4a7a      	ldr	r2, [pc, #488]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 800670c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006710:	6013      	str	r3, [r2, #0]
 8006712:	4b78      	ldr	r3, [pc, #480]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a77      	ldr	r2, [pc, #476]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 8006718:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800671c:	6013      	str	r3, [r2, #0]
 800671e:	e01d      	b.n	800675c <HAL_RCC_OscConfig+0xd4>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006728:	d10c      	bne.n	8006744 <HAL_RCC_OscConfig+0xbc>
 800672a:	4b72      	ldr	r3, [pc, #456]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a71      	ldr	r2, [pc, #452]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 8006730:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006734:	6013      	str	r3, [r2, #0]
 8006736:	4b6f      	ldr	r3, [pc, #444]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	4a6e      	ldr	r2, [pc, #440]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 800673c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006740:	6013      	str	r3, [r2, #0]
 8006742:	e00b      	b.n	800675c <HAL_RCC_OscConfig+0xd4>
 8006744:	4b6b      	ldr	r3, [pc, #428]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a6a      	ldr	r2, [pc, #424]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 800674a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800674e:	6013      	str	r3, [r2, #0]
 8006750:	4b68      	ldr	r3, [pc, #416]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a67      	ldr	r2, [pc, #412]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 8006756:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800675a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d013      	beq.n	800678c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006764:	f7ff fb18 	bl	8005d98 <HAL_GetTick>
 8006768:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800676a:	e008      	b.n	800677e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800676c:	f7ff fb14 	bl	8005d98 <HAL_GetTick>
 8006770:	4602      	mov	r2, r0
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	1ad3      	subs	r3, r2, r3
 8006776:	2b64      	cmp	r3, #100	; 0x64
 8006778:	d901      	bls.n	800677e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800677a:	2303      	movs	r3, #3
 800677c:	e1fa      	b.n	8006b74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800677e:	4b5d      	ldr	r3, [pc, #372]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006786:	2b00      	cmp	r3, #0
 8006788:	d0f0      	beq.n	800676c <HAL_RCC_OscConfig+0xe4>
 800678a:	e014      	b.n	80067b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800678c:	f7ff fb04 	bl	8005d98 <HAL_GetTick>
 8006790:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006792:	e008      	b.n	80067a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006794:	f7ff fb00 	bl	8005d98 <HAL_GetTick>
 8006798:	4602      	mov	r2, r0
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	1ad3      	subs	r3, r2, r3
 800679e:	2b64      	cmp	r3, #100	; 0x64
 80067a0:	d901      	bls.n	80067a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	e1e6      	b.n	8006b74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80067a6:	4b53      	ldr	r3, [pc, #332]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d1f0      	bne.n	8006794 <HAL_RCC_OscConfig+0x10c>
 80067b2:	e000      	b.n	80067b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80067b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f003 0302 	and.w	r3, r3, #2
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d063      	beq.n	800688a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80067c2:	4b4c      	ldr	r3, [pc, #304]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	f003 030c 	and.w	r3, r3, #12
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d00b      	beq.n	80067e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80067ce:	4b49      	ldr	r3, [pc, #292]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	f003 030c 	and.w	r3, r3, #12
 80067d6:	2b08      	cmp	r3, #8
 80067d8:	d11c      	bne.n	8006814 <HAL_RCC_OscConfig+0x18c>
 80067da:	4b46      	ldr	r3, [pc, #280]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 80067dc:	685b      	ldr	r3, [r3, #4]
 80067de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d116      	bne.n	8006814 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80067e6:	4b43      	ldr	r3, [pc, #268]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f003 0302 	and.w	r3, r3, #2
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d005      	beq.n	80067fe <HAL_RCC_OscConfig+0x176>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	691b      	ldr	r3, [r3, #16]
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d001      	beq.n	80067fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	e1ba      	b.n	8006b74 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067fe:	4b3d      	ldr	r3, [pc, #244]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	695b      	ldr	r3, [r3, #20]
 800680a:	00db      	lsls	r3, r3, #3
 800680c:	4939      	ldr	r1, [pc, #228]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 800680e:	4313      	orrs	r3, r2
 8006810:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006812:	e03a      	b.n	800688a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	691b      	ldr	r3, [r3, #16]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d020      	beq.n	800685e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800681c:	4b36      	ldr	r3, [pc, #216]	; (80068f8 <HAL_RCC_OscConfig+0x270>)
 800681e:	2201      	movs	r2, #1
 8006820:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006822:	f7ff fab9 	bl	8005d98 <HAL_GetTick>
 8006826:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006828:	e008      	b.n	800683c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800682a:	f7ff fab5 	bl	8005d98 <HAL_GetTick>
 800682e:	4602      	mov	r2, r0
 8006830:	693b      	ldr	r3, [r7, #16]
 8006832:	1ad3      	subs	r3, r2, r3
 8006834:	2b02      	cmp	r3, #2
 8006836:	d901      	bls.n	800683c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006838:	2303      	movs	r3, #3
 800683a:	e19b      	b.n	8006b74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800683c:	4b2d      	ldr	r3, [pc, #180]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f003 0302 	and.w	r3, r3, #2
 8006844:	2b00      	cmp	r3, #0
 8006846:	d0f0      	beq.n	800682a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006848:	4b2a      	ldr	r3, [pc, #168]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	695b      	ldr	r3, [r3, #20]
 8006854:	00db      	lsls	r3, r3, #3
 8006856:	4927      	ldr	r1, [pc, #156]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 8006858:	4313      	orrs	r3, r2
 800685a:	600b      	str	r3, [r1, #0]
 800685c:	e015      	b.n	800688a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800685e:	4b26      	ldr	r3, [pc, #152]	; (80068f8 <HAL_RCC_OscConfig+0x270>)
 8006860:	2200      	movs	r2, #0
 8006862:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006864:	f7ff fa98 	bl	8005d98 <HAL_GetTick>
 8006868:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800686a:	e008      	b.n	800687e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800686c:	f7ff fa94 	bl	8005d98 <HAL_GetTick>
 8006870:	4602      	mov	r2, r0
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	1ad3      	subs	r3, r2, r3
 8006876:	2b02      	cmp	r3, #2
 8006878:	d901      	bls.n	800687e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800687a:	2303      	movs	r3, #3
 800687c:	e17a      	b.n	8006b74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800687e:	4b1d      	ldr	r3, [pc, #116]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f003 0302 	and.w	r3, r3, #2
 8006886:	2b00      	cmp	r3, #0
 8006888:	d1f0      	bne.n	800686c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f003 0308 	and.w	r3, r3, #8
 8006892:	2b00      	cmp	r3, #0
 8006894:	d03a      	beq.n	800690c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	699b      	ldr	r3, [r3, #24]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d019      	beq.n	80068d2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800689e:	4b17      	ldr	r3, [pc, #92]	; (80068fc <HAL_RCC_OscConfig+0x274>)
 80068a0:	2201      	movs	r2, #1
 80068a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068a4:	f7ff fa78 	bl	8005d98 <HAL_GetTick>
 80068a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068aa:	e008      	b.n	80068be <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80068ac:	f7ff fa74 	bl	8005d98 <HAL_GetTick>
 80068b0:	4602      	mov	r2, r0
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	1ad3      	subs	r3, r2, r3
 80068b6:	2b02      	cmp	r3, #2
 80068b8:	d901      	bls.n	80068be <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80068ba:	2303      	movs	r3, #3
 80068bc:	e15a      	b.n	8006b74 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80068be:	4b0d      	ldr	r3, [pc, #52]	; (80068f4 <HAL_RCC_OscConfig+0x26c>)
 80068c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c2:	f003 0302 	and.w	r3, r3, #2
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d0f0      	beq.n	80068ac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80068ca:	2001      	movs	r0, #1
 80068cc:	f000 fad8 	bl	8006e80 <RCC_Delay>
 80068d0:	e01c      	b.n	800690c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80068d2:	4b0a      	ldr	r3, [pc, #40]	; (80068fc <HAL_RCC_OscConfig+0x274>)
 80068d4:	2200      	movs	r2, #0
 80068d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80068d8:	f7ff fa5e 	bl	8005d98 <HAL_GetTick>
 80068dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80068de:	e00f      	b.n	8006900 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80068e0:	f7ff fa5a 	bl	8005d98 <HAL_GetTick>
 80068e4:	4602      	mov	r2, r0
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	1ad3      	subs	r3, r2, r3
 80068ea:	2b02      	cmp	r3, #2
 80068ec:	d908      	bls.n	8006900 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80068ee:	2303      	movs	r3, #3
 80068f0:	e140      	b.n	8006b74 <HAL_RCC_OscConfig+0x4ec>
 80068f2:	bf00      	nop
 80068f4:	40021000 	.word	0x40021000
 80068f8:	42420000 	.word	0x42420000
 80068fc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006900:	4b9e      	ldr	r3, [pc, #632]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 8006902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006904:	f003 0302 	and.w	r3, r3, #2
 8006908:	2b00      	cmp	r3, #0
 800690a:	d1e9      	bne.n	80068e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f003 0304 	and.w	r3, r3, #4
 8006914:	2b00      	cmp	r3, #0
 8006916:	f000 80a6 	beq.w	8006a66 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800691a:	2300      	movs	r3, #0
 800691c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800691e:	4b97      	ldr	r3, [pc, #604]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 8006920:	69db      	ldr	r3, [r3, #28]
 8006922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006926:	2b00      	cmp	r3, #0
 8006928:	d10d      	bne.n	8006946 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800692a:	4b94      	ldr	r3, [pc, #592]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 800692c:	69db      	ldr	r3, [r3, #28]
 800692e:	4a93      	ldr	r2, [pc, #588]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 8006930:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006934:	61d3      	str	r3, [r2, #28]
 8006936:	4b91      	ldr	r3, [pc, #580]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 8006938:	69db      	ldr	r3, [r3, #28]
 800693a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800693e:	60bb      	str	r3, [r7, #8]
 8006940:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006942:	2301      	movs	r3, #1
 8006944:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006946:	4b8e      	ldr	r3, [pc, #568]	; (8006b80 <HAL_RCC_OscConfig+0x4f8>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800694e:	2b00      	cmp	r3, #0
 8006950:	d118      	bne.n	8006984 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006952:	4b8b      	ldr	r3, [pc, #556]	; (8006b80 <HAL_RCC_OscConfig+0x4f8>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a8a      	ldr	r2, [pc, #552]	; (8006b80 <HAL_RCC_OscConfig+0x4f8>)
 8006958:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800695c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800695e:	f7ff fa1b 	bl	8005d98 <HAL_GetTick>
 8006962:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006964:	e008      	b.n	8006978 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006966:	f7ff fa17 	bl	8005d98 <HAL_GetTick>
 800696a:	4602      	mov	r2, r0
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	1ad3      	subs	r3, r2, r3
 8006970:	2b64      	cmp	r3, #100	; 0x64
 8006972:	d901      	bls.n	8006978 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006974:	2303      	movs	r3, #3
 8006976:	e0fd      	b.n	8006b74 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006978:	4b81      	ldr	r3, [pc, #516]	; (8006b80 <HAL_RCC_OscConfig+0x4f8>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006980:	2b00      	cmp	r3, #0
 8006982:	d0f0      	beq.n	8006966 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	68db      	ldr	r3, [r3, #12]
 8006988:	2b01      	cmp	r3, #1
 800698a:	d106      	bne.n	800699a <HAL_RCC_OscConfig+0x312>
 800698c:	4b7b      	ldr	r3, [pc, #492]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 800698e:	6a1b      	ldr	r3, [r3, #32]
 8006990:	4a7a      	ldr	r2, [pc, #488]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 8006992:	f043 0301 	orr.w	r3, r3, #1
 8006996:	6213      	str	r3, [r2, #32]
 8006998:	e02d      	b.n	80069f6 <HAL_RCC_OscConfig+0x36e>
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	68db      	ldr	r3, [r3, #12]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d10c      	bne.n	80069bc <HAL_RCC_OscConfig+0x334>
 80069a2:	4b76      	ldr	r3, [pc, #472]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 80069a4:	6a1b      	ldr	r3, [r3, #32]
 80069a6:	4a75      	ldr	r2, [pc, #468]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 80069a8:	f023 0301 	bic.w	r3, r3, #1
 80069ac:	6213      	str	r3, [r2, #32]
 80069ae:	4b73      	ldr	r3, [pc, #460]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 80069b0:	6a1b      	ldr	r3, [r3, #32]
 80069b2:	4a72      	ldr	r2, [pc, #456]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 80069b4:	f023 0304 	bic.w	r3, r3, #4
 80069b8:	6213      	str	r3, [r2, #32]
 80069ba:	e01c      	b.n	80069f6 <HAL_RCC_OscConfig+0x36e>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	68db      	ldr	r3, [r3, #12]
 80069c0:	2b05      	cmp	r3, #5
 80069c2:	d10c      	bne.n	80069de <HAL_RCC_OscConfig+0x356>
 80069c4:	4b6d      	ldr	r3, [pc, #436]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 80069c6:	6a1b      	ldr	r3, [r3, #32]
 80069c8:	4a6c      	ldr	r2, [pc, #432]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 80069ca:	f043 0304 	orr.w	r3, r3, #4
 80069ce:	6213      	str	r3, [r2, #32]
 80069d0:	4b6a      	ldr	r3, [pc, #424]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 80069d2:	6a1b      	ldr	r3, [r3, #32]
 80069d4:	4a69      	ldr	r2, [pc, #420]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 80069d6:	f043 0301 	orr.w	r3, r3, #1
 80069da:	6213      	str	r3, [r2, #32]
 80069dc:	e00b      	b.n	80069f6 <HAL_RCC_OscConfig+0x36e>
 80069de:	4b67      	ldr	r3, [pc, #412]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 80069e0:	6a1b      	ldr	r3, [r3, #32]
 80069e2:	4a66      	ldr	r2, [pc, #408]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 80069e4:	f023 0301 	bic.w	r3, r3, #1
 80069e8:	6213      	str	r3, [r2, #32]
 80069ea:	4b64      	ldr	r3, [pc, #400]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 80069ec:	6a1b      	ldr	r3, [r3, #32]
 80069ee:	4a63      	ldr	r2, [pc, #396]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 80069f0:	f023 0304 	bic.w	r3, r3, #4
 80069f4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	68db      	ldr	r3, [r3, #12]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d015      	beq.n	8006a2a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069fe:	f7ff f9cb 	bl	8005d98 <HAL_GetTick>
 8006a02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a04:	e00a      	b.n	8006a1c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a06:	f7ff f9c7 	bl	8005d98 <HAL_GetTick>
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	693b      	ldr	r3, [r7, #16]
 8006a0e:	1ad3      	subs	r3, r2, r3
 8006a10:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d901      	bls.n	8006a1c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006a18:	2303      	movs	r3, #3
 8006a1a:	e0ab      	b.n	8006b74 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a1c:	4b57      	ldr	r3, [pc, #348]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 8006a1e:	6a1b      	ldr	r3, [r3, #32]
 8006a20:	f003 0302 	and.w	r3, r3, #2
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d0ee      	beq.n	8006a06 <HAL_RCC_OscConfig+0x37e>
 8006a28:	e014      	b.n	8006a54 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a2a:	f7ff f9b5 	bl	8005d98 <HAL_GetTick>
 8006a2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a30:	e00a      	b.n	8006a48 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a32:	f7ff f9b1 	bl	8005d98 <HAL_GetTick>
 8006a36:	4602      	mov	r2, r0
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	1ad3      	subs	r3, r2, r3
 8006a3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d901      	bls.n	8006a48 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006a44:	2303      	movs	r3, #3
 8006a46:	e095      	b.n	8006b74 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006a48:	4b4c      	ldr	r3, [pc, #304]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 8006a4a:	6a1b      	ldr	r3, [r3, #32]
 8006a4c:	f003 0302 	and.w	r3, r3, #2
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d1ee      	bne.n	8006a32 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006a54:	7dfb      	ldrb	r3, [r7, #23]
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	d105      	bne.n	8006a66 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a5a:	4b48      	ldr	r3, [pc, #288]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 8006a5c:	69db      	ldr	r3, [r3, #28]
 8006a5e:	4a47      	ldr	r2, [pc, #284]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 8006a60:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a64:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	69db      	ldr	r3, [r3, #28]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	f000 8081 	beq.w	8006b72 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a70:	4b42      	ldr	r3, [pc, #264]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	f003 030c 	and.w	r3, r3, #12
 8006a78:	2b08      	cmp	r3, #8
 8006a7a:	d061      	beq.n	8006b40 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	69db      	ldr	r3, [r3, #28]
 8006a80:	2b02      	cmp	r3, #2
 8006a82:	d146      	bne.n	8006b12 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a84:	4b3f      	ldr	r3, [pc, #252]	; (8006b84 <HAL_RCC_OscConfig+0x4fc>)
 8006a86:	2200      	movs	r2, #0
 8006a88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a8a:	f7ff f985 	bl	8005d98 <HAL_GetTick>
 8006a8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006a90:	e008      	b.n	8006aa4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a92:	f7ff f981 	bl	8005d98 <HAL_GetTick>
 8006a96:	4602      	mov	r2, r0
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	1ad3      	subs	r3, r2, r3
 8006a9c:	2b02      	cmp	r3, #2
 8006a9e:	d901      	bls.n	8006aa4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006aa0:	2303      	movs	r3, #3
 8006aa2:	e067      	b.n	8006b74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006aa4:	4b35      	ldr	r3, [pc, #212]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d1f0      	bne.n	8006a92 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6a1b      	ldr	r3, [r3, #32]
 8006ab4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ab8:	d108      	bne.n	8006acc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006aba:	4b30      	ldr	r3, [pc, #192]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 8006abc:	685b      	ldr	r3, [r3, #4]
 8006abe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	689b      	ldr	r3, [r3, #8]
 8006ac6:	492d      	ldr	r1, [pc, #180]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006acc:	4b2b      	ldr	r3, [pc, #172]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6a19      	ldr	r1, [r3, #32]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006adc:	430b      	orrs	r3, r1
 8006ade:	4927      	ldr	r1, [pc, #156]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006ae4:	4b27      	ldr	r3, [pc, #156]	; (8006b84 <HAL_RCC_OscConfig+0x4fc>)
 8006ae6:	2201      	movs	r2, #1
 8006ae8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006aea:	f7ff f955 	bl	8005d98 <HAL_GetTick>
 8006aee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006af0:	e008      	b.n	8006b04 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006af2:	f7ff f951 	bl	8005d98 <HAL_GetTick>
 8006af6:	4602      	mov	r2, r0
 8006af8:	693b      	ldr	r3, [r7, #16]
 8006afa:	1ad3      	subs	r3, r2, r3
 8006afc:	2b02      	cmp	r3, #2
 8006afe:	d901      	bls.n	8006b04 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006b00:	2303      	movs	r3, #3
 8006b02:	e037      	b.n	8006b74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006b04:	4b1d      	ldr	r3, [pc, #116]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d0f0      	beq.n	8006af2 <HAL_RCC_OscConfig+0x46a>
 8006b10:	e02f      	b.n	8006b72 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b12:	4b1c      	ldr	r3, [pc, #112]	; (8006b84 <HAL_RCC_OscConfig+0x4fc>)
 8006b14:	2200      	movs	r2, #0
 8006b16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b18:	f7ff f93e 	bl	8005d98 <HAL_GetTick>
 8006b1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006b1e:	e008      	b.n	8006b32 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b20:	f7ff f93a 	bl	8005d98 <HAL_GetTick>
 8006b24:	4602      	mov	r2, r0
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	1ad3      	subs	r3, r2, r3
 8006b2a:	2b02      	cmp	r3, #2
 8006b2c:	d901      	bls.n	8006b32 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006b2e:	2303      	movs	r3, #3
 8006b30:	e020      	b.n	8006b74 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006b32:	4b12      	ldr	r3, [pc, #72]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d1f0      	bne.n	8006b20 <HAL_RCC_OscConfig+0x498>
 8006b3e:	e018      	b.n	8006b72 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	69db      	ldr	r3, [r3, #28]
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d101      	bne.n	8006b4c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e013      	b.n	8006b74 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006b4c:	4b0b      	ldr	r3, [pc, #44]	; (8006b7c <HAL_RCC_OscConfig+0x4f4>)
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6a1b      	ldr	r3, [r3, #32]
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	d106      	bne.n	8006b6e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	d001      	beq.n	8006b72 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	e000      	b.n	8006b74 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8006b72:	2300      	movs	r3, #0
}
 8006b74:	4618      	mov	r0, r3
 8006b76:	3718      	adds	r7, #24
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	bd80      	pop	{r7, pc}
 8006b7c:	40021000 	.word	0x40021000
 8006b80:	40007000 	.word	0x40007000
 8006b84:	42420060 	.word	0x42420060

08006b88 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
 8006b90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d101      	bne.n	8006b9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	e0d0      	b.n	8006d3e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006b9c:	4b6a      	ldr	r3, [pc, #424]	; (8006d48 <HAL_RCC_ClockConfig+0x1c0>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f003 0307 	and.w	r3, r3, #7
 8006ba4:	683a      	ldr	r2, [r7, #0]
 8006ba6:	429a      	cmp	r2, r3
 8006ba8:	d910      	bls.n	8006bcc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006baa:	4b67      	ldr	r3, [pc, #412]	; (8006d48 <HAL_RCC_ClockConfig+0x1c0>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f023 0207 	bic.w	r2, r3, #7
 8006bb2:	4965      	ldr	r1, [pc, #404]	; (8006d48 <HAL_RCC_ClockConfig+0x1c0>)
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bba:	4b63      	ldr	r3, [pc, #396]	; (8006d48 <HAL_RCC_ClockConfig+0x1c0>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f003 0307 	and.w	r3, r3, #7
 8006bc2:	683a      	ldr	r2, [r7, #0]
 8006bc4:	429a      	cmp	r2, r3
 8006bc6:	d001      	beq.n	8006bcc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006bc8:	2301      	movs	r3, #1
 8006bca:	e0b8      	b.n	8006d3e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f003 0302 	and.w	r3, r3, #2
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d020      	beq.n	8006c1a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f003 0304 	and.w	r3, r3, #4
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d005      	beq.n	8006bf0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006be4:	4b59      	ldr	r3, [pc, #356]	; (8006d4c <HAL_RCC_ClockConfig+0x1c4>)
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	4a58      	ldr	r2, [pc, #352]	; (8006d4c <HAL_RCC_ClockConfig+0x1c4>)
 8006bea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006bee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f003 0308 	and.w	r3, r3, #8
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d005      	beq.n	8006c08 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006bfc:	4b53      	ldr	r3, [pc, #332]	; (8006d4c <HAL_RCC_ClockConfig+0x1c4>)
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	4a52      	ldr	r2, [pc, #328]	; (8006d4c <HAL_RCC_ClockConfig+0x1c4>)
 8006c02:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006c06:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c08:	4b50      	ldr	r3, [pc, #320]	; (8006d4c <HAL_RCC_ClockConfig+0x1c4>)
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	689b      	ldr	r3, [r3, #8]
 8006c14:	494d      	ldr	r1, [pc, #308]	; (8006d4c <HAL_RCC_ClockConfig+0x1c4>)
 8006c16:	4313      	orrs	r3, r2
 8006c18:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f003 0301 	and.w	r3, r3, #1
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d040      	beq.n	8006ca8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d107      	bne.n	8006c3e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c2e:	4b47      	ldr	r3, [pc, #284]	; (8006d4c <HAL_RCC_ClockConfig+0x1c4>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d115      	bne.n	8006c66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	e07f      	b.n	8006d3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	2b02      	cmp	r3, #2
 8006c44:	d107      	bne.n	8006c56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006c46:	4b41      	ldr	r3, [pc, #260]	; (8006d4c <HAL_RCC_ClockConfig+0x1c4>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d109      	bne.n	8006c66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c52:	2301      	movs	r3, #1
 8006c54:	e073      	b.n	8006d3e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c56:	4b3d      	ldr	r3, [pc, #244]	; (8006d4c <HAL_RCC_ClockConfig+0x1c4>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f003 0302 	and.w	r3, r3, #2
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d101      	bne.n	8006c66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006c62:	2301      	movs	r3, #1
 8006c64:	e06b      	b.n	8006d3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006c66:	4b39      	ldr	r3, [pc, #228]	; (8006d4c <HAL_RCC_ClockConfig+0x1c4>)
 8006c68:	685b      	ldr	r3, [r3, #4]
 8006c6a:	f023 0203 	bic.w	r2, r3, #3
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	685b      	ldr	r3, [r3, #4]
 8006c72:	4936      	ldr	r1, [pc, #216]	; (8006d4c <HAL_RCC_ClockConfig+0x1c4>)
 8006c74:	4313      	orrs	r3, r2
 8006c76:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006c78:	f7ff f88e 	bl	8005d98 <HAL_GetTick>
 8006c7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c7e:	e00a      	b.n	8006c96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006c80:	f7ff f88a 	bl	8005d98 <HAL_GetTick>
 8006c84:	4602      	mov	r2, r0
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	1ad3      	subs	r3, r2, r3
 8006c8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d901      	bls.n	8006c96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006c92:	2303      	movs	r3, #3
 8006c94:	e053      	b.n	8006d3e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c96:	4b2d      	ldr	r3, [pc, #180]	; (8006d4c <HAL_RCC_ClockConfig+0x1c4>)
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	f003 020c 	and.w	r2, r3, #12
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	009b      	lsls	r3, r3, #2
 8006ca4:	429a      	cmp	r2, r3
 8006ca6:	d1eb      	bne.n	8006c80 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006ca8:	4b27      	ldr	r3, [pc, #156]	; (8006d48 <HAL_RCC_ClockConfig+0x1c0>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	f003 0307 	and.w	r3, r3, #7
 8006cb0:	683a      	ldr	r2, [r7, #0]
 8006cb2:	429a      	cmp	r2, r3
 8006cb4:	d210      	bcs.n	8006cd8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006cb6:	4b24      	ldr	r3, [pc, #144]	; (8006d48 <HAL_RCC_ClockConfig+0x1c0>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f023 0207 	bic.w	r2, r3, #7
 8006cbe:	4922      	ldr	r1, [pc, #136]	; (8006d48 <HAL_RCC_ClockConfig+0x1c0>)
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cc6:	4b20      	ldr	r3, [pc, #128]	; (8006d48 <HAL_RCC_ClockConfig+0x1c0>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f003 0307 	and.w	r3, r3, #7
 8006cce:	683a      	ldr	r2, [r7, #0]
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d001      	beq.n	8006cd8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	e032      	b.n	8006d3e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f003 0304 	and.w	r3, r3, #4
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d008      	beq.n	8006cf6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ce4:	4b19      	ldr	r3, [pc, #100]	; (8006d4c <HAL_RCC_ClockConfig+0x1c4>)
 8006ce6:	685b      	ldr	r3, [r3, #4]
 8006ce8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	4916      	ldr	r1, [pc, #88]	; (8006d4c <HAL_RCC_ClockConfig+0x1c4>)
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f003 0308 	and.w	r3, r3, #8
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d009      	beq.n	8006d16 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006d02:	4b12      	ldr	r3, [pc, #72]	; (8006d4c <HAL_RCC_ClockConfig+0x1c4>)
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	691b      	ldr	r3, [r3, #16]
 8006d0e:	00db      	lsls	r3, r3, #3
 8006d10:	490e      	ldr	r1, [pc, #56]	; (8006d4c <HAL_RCC_ClockConfig+0x1c4>)
 8006d12:	4313      	orrs	r3, r2
 8006d14:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006d16:	f000 f821 	bl	8006d5c <HAL_RCC_GetSysClockFreq>
 8006d1a:	4602      	mov	r2, r0
 8006d1c:	4b0b      	ldr	r3, [pc, #44]	; (8006d4c <HAL_RCC_ClockConfig+0x1c4>)
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	091b      	lsrs	r3, r3, #4
 8006d22:	f003 030f 	and.w	r3, r3, #15
 8006d26:	490a      	ldr	r1, [pc, #40]	; (8006d50 <HAL_RCC_ClockConfig+0x1c8>)
 8006d28:	5ccb      	ldrb	r3, [r1, r3]
 8006d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8006d2e:	4a09      	ldr	r2, [pc, #36]	; (8006d54 <HAL_RCC_ClockConfig+0x1cc>)
 8006d30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006d32:	4b09      	ldr	r3, [pc, #36]	; (8006d58 <HAL_RCC_ClockConfig+0x1d0>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4618      	mov	r0, r3
 8006d38:	f7fe ffec 	bl	8005d14 <HAL_InitTick>

  return HAL_OK;
 8006d3c:	2300      	movs	r3, #0
}
 8006d3e:	4618      	mov	r0, r3
 8006d40:	3710      	adds	r7, #16
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}
 8006d46:	bf00      	nop
 8006d48:	40022000 	.word	0x40022000
 8006d4c:	40021000 	.word	0x40021000
 8006d50:	08010238 	.word	0x08010238
 8006d54:	20000044 	.word	0x20000044
 8006d58:	20000054 	.word	0x20000054

08006d5c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d5c:	b490      	push	{r4, r7}
 8006d5e:	b08a      	sub	sp, #40	; 0x28
 8006d60:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006d62:	4b2a      	ldr	r3, [pc, #168]	; (8006e0c <HAL_RCC_GetSysClockFreq+0xb0>)
 8006d64:	1d3c      	adds	r4, r7, #4
 8006d66:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006d68:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006d6c:	f240 2301 	movw	r3, #513	; 0x201
 8006d70:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006d72:	2300      	movs	r3, #0
 8006d74:	61fb      	str	r3, [r7, #28]
 8006d76:	2300      	movs	r3, #0
 8006d78:	61bb      	str	r3, [r7, #24]
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	627b      	str	r3, [r7, #36]	; 0x24
 8006d7e:	2300      	movs	r3, #0
 8006d80:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006d82:	2300      	movs	r3, #0
 8006d84:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006d86:	4b22      	ldr	r3, [pc, #136]	; (8006e10 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006d8c:	69fb      	ldr	r3, [r7, #28]
 8006d8e:	f003 030c 	and.w	r3, r3, #12
 8006d92:	2b04      	cmp	r3, #4
 8006d94:	d002      	beq.n	8006d9c <HAL_RCC_GetSysClockFreq+0x40>
 8006d96:	2b08      	cmp	r3, #8
 8006d98:	d003      	beq.n	8006da2 <HAL_RCC_GetSysClockFreq+0x46>
 8006d9a:	e02d      	b.n	8006df8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006d9c:	4b1d      	ldr	r3, [pc, #116]	; (8006e14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d9e:	623b      	str	r3, [r7, #32]
      break;
 8006da0:	e02d      	b.n	8006dfe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006da2:	69fb      	ldr	r3, [r7, #28]
 8006da4:	0c9b      	lsrs	r3, r3, #18
 8006da6:	f003 030f 	and.w	r3, r3, #15
 8006daa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006dae:	4413      	add	r3, r2
 8006db0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006db4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006db6:	69fb      	ldr	r3, [r7, #28]
 8006db8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d013      	beq.n	8006de8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006dc0:	4b13      	ldr	r3, [pc, #76]	; (8006e10 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	0c5b      	lsrs	r3, r3, #17
 8006dc6:	f003 0301 	and.w	r3, r3, #1
 8006dca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006dce:	4413      	add	r3, r2
 8006dd0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006dd4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	4a0e      	ldr	r2, [pc, #56]	; (8006e14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006dda:	fb02 f203 	mul.w	r2, r2, r3
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006de4:	627b      	str	r3, [r7, #36]	; 0x24
 8006de6:	e004      	b.n	8006df2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006de8:	697b      	ldr	r3, [r7, #20]
 8006dea:	4a0b      	ldr	r2, [pc, #44]	; (8006e18 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006dec:	fb02 f303 	mul.w	r3, r2, r3
 8006df0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8006df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df4:	623b      	str	r3, [r7, #32]
      break;
 8006df6:	e002      	b.n	8006dfe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006df8:	4b06      	ldr	r3, [pc, #24]	; (8006e14 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006dfa:	623b      	str	r3, [r7, #32]
      break;
 8006dfc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006dfe:	6a3b      	ldr	r3, [r7, #32]
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3728      	adds	r7, #40	; 0x28
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bc90      	pop	{r4, r7}
 8006e08:	4770      	bx	lr
 8006e0a:	bf00      	nop
 8006e0c:	08010220 	.word	0x08010220
 8006e10:	40021000 	.word	0x40021000
 8006e14:	007a1200 	.word	0x007a1200
 8006e18:	003d0900 	.word	0x003d0900

08006e1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e20:	4b02      	ldr	r3, [pc, #8]	; (8006e2c <HAL_RCC_GetHCLKFreq+0x10>)
 8006e22:	681b      	ldr	r3, [r3, #0]
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bc80      	pop	{r7}
 8006e2a:	4770      	bx	lr
 8006e2c:	20000044 	.word	0x20000044

08006e30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006e34:	f7ff fff2 	bl	8006e1c <HAL_RCC_GetHCLKFreq>
 8006e38:	4602      	mov	r2, r0
 8006e3a:	4b05      	ldr	r3, [pc, #20]	; (8006e50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	0a1b      	lsrs	r3, r3, #8
 8006e40:	f003 0307 	and.w	r3, r3, #7
 8006e44:	4903      	ldr	r1, [pc, #12]	; (8006e54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e46:	5ccb      	ldrb	r3, [r1, r3]
 8006e48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	bd80      	pop	{r7, pc}
 8006e50:	40021000 	.word	0x40021000
 8006e54:	08010248 	.word	0x08010248

08006e58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006e5c:	f7ff ffde 	bl	8006e1c <HAL_RCC_GetHCLKFreq>
 8006e60:	4602      	mov	r2, r0
 8006e62:	4b05      	ldr	r3, [pc, #20]	; (8006e78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	0adb      	lsrs	r3, r3, #11
 8006e68:	f003 0307 	and.w	r3, r3, #7
 8006e6c:	4903      	ldr	r1, [pc, #12]	; (8006e7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e6e:	5ccb      	ldrb	r3, [r1, r3]
 8006e70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	bd80      	pop	{r7, pc}
 8006e78:	40021000 	.word	0x40021000
 8006e7c:	08010248 	.word	0x08010248

08006e80 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006e80:	b480      	push	{r7}
 8006e82:	b085      	sub	sp, #20
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006e88:	4b0a      	ldr	r3, [pc, #40]	; (8006eb4 <RCC_Delay+0x34>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a0a      	ldr	r2, [pc, #40]	; (8006eb8 <RCC_Delay+0x38>)
 8006e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e92:	0a5b      	lsrs	r3, r3, #9
 8006e94:	687a      	ldr	r2, [r7, #4]
 8006e96:	fb02 f303 	mul.w	r3, r2, r3
 8006e9a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006e9c:	bf00      	nop
  }
  while (Delay --);
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	1e5a      	subs	r2, r3, #1
 8006ea2:	60fa      	str	r2, [r7, #12]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d1f9      	bne.n	8006e9c <RCC_Delay+0x1c>
}
 8006ea8:	bf00      	nop
 8006eaa:	bf00      	nop
 8006eac:	3714      	adds	r7, #20
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bc80      	pop	{r7}
 8006eb2:	4770      	bx	lr
 8006eb4:	20000044 	.word	0x20000044
 8006eb8:	10624dd3 	.word	0x10624dd3

08006ebc <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	b083      	sub	sp, #12
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 8006ec4:	bf00      	nop
 8006ec6:	370c      	adds	r7, #12
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bc80      	pop	{r7}
 8006ecc:	4770      	bx	lr

08006ece <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ece:	b580      	push	{r7, lr}
 8006ed0:	b08a      	sub	sp, #40	; 0x28
 8006ed2:	af02      	add	r7, sp, #8
 8006ed4:	60f8      	str	r0, [r7, #12]
 8006ed6:	60b9      	str	r1, [r7, #8]
 8006ed8:	603b      	str	r3, [r7, #0]
 8006eda:	4613      	mov	r3, r2
 8006edc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8006ede:	2300      	movs	r3, #0
 8006ee0:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d101      	bne.n	8006ef4 <HAL_SPI_Transmit+0x26>
 8006ef0:	2302      	movs	r3, #2
 8006ef2:	e148      	b.n	8007186 <HAL_SPI_Transmit+0x2b8>
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006efc:	f7fe ff4c 	bl	8005d98 <HAL_GetTick>
 8006f00:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006f08:	b2db      	uxtb	r3, r3
 8006f0a:	2b01      	cmp	r3, #1
 8006f0c:	d002      	beq.n	8006f14 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006f0e:	2302      	movs	r3, #2
 8006f10:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006f12:	e12f      	b.n	8007174 <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d002      	beq.n	8006f20 <HAL_SPI_Transmit+0x52>
 8006f1a:	88fb      	ldrh	r3, [r7, #6]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d102      	bne.n	8006f26 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006f20:	2301      	movs	r3, #1
 8006f22:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006f24:	e126      	b.n	8007174 <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2203      	movs	r2, #3
 8006f2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2200      	movs	r2, #0
 8006f32:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	68ba      	ldr	r2, [r7, #8]
 8006f38:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	88fa      	ldrh	r2, [r7, #6]
 8006f3e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	88fa      	ldrh	r2, [r7, #6]
 8006f44:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2200      	movs	r2, #0
 8006f50:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2200      	movs	r2, #0
 8006f56:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2200      	movs	r2, #0
 8006f62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f6c:	d107      	bne.n	8006f7e <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	681a      	ldr	r2, [r3, #0]
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006f7c:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f86:	d110      	bne.n	8006faa <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	6819      	ldr	r1, [r3, #0]
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681a      	ldr	r2, [r3, #0]
 8006f92:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8006f96:	400b      	ands	r3, r1
 8006f98:	6013      	str	r3, [r2, #0]
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	681a      	ldr	r2, [r3, #0]
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006fa8:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fb4:	2b40      	cmp	r3, #64	; 0x40
 8006fb6:	d007      	beq.n	8006fc8 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006fc6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	68db      	ldr	r3, [r3, #12]
 8006fcc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006fd0:	d147      	bne.n	8007062 <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	685b      	ldr	r3, [r3, #4]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d004      	beq.n	8006fe4 <HAL_SPI_Transmit+0x116>
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	2b01      	cmp	r3, #1
 8006fe2:	d138      	bne.n	8007056 <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	881a      	ldrh	r2, [r3, #0]
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	3302      	adds	r3, #2
 8006ff2:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ff8:	b29b      	uxth	r3, r3
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	b29a      	uxth	r2, r3
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007002:	e028      	b.n	8007056 <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	f003 0302 	and.w	r3, r3, #2
 800700e:	2b02      	cmp	r3, #2
 8007010:	d10f      	bne.n	8007032 <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	881a      	ldrh	r2, [r3, #0]
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	3302      	adds	r3, #2
 8007020:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007026:	b29b      	uxth	r3, r3
 8007028:	3b01      	subs	r3, #1
 800702a:	b29a      	uxth	r2, r3
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	86da      	strh	r2, [r3, #54]	; 0x36
 8007030:	e011      	b.n	8007056 <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d00b      	beq.n	8007050 <HAL_SPI_Transmit+0x182>
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800703e:	d00a      	beq.n	8007056 <HAL_SPI_Transmit+0x188>
 8007040:	f7fe feaa 	bl	8005d98 <HAL_GetTick>
 8007044:	4602      	mov	r2, r0
 8007046:	69bb      	ldr	r3, [r7, #24]
 8007048:	1ad3      	subs	r3, r2, r3
 800704a:	683a      	ldr	r2, [r7, #0]
 800704c:	429a      	cmp	r2, r3
 800704e:	d802      	bhi.n	8007056 <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 8007050:	2303      	movs	r3, #3
 8007052:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007054:	e08e      	b.n	8007174 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800705a:	b29b      	uxth	r3, r3
 800705c:	2b00      	cmp	r3, #0
 800705e:	d1d1      	bne.n	8007004 <HAL_SPI_Transmit+0x136>
 8007060:	e048      	b.n	80070f4 <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d004      	beq.n	8007074 <HAL_SPI_Transmit+0x1a6>
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800706e:	b29b      	uxth	r3, r3
 8007070:	2b01      	cmp	r3, #1
 8007072:	d13a      	bne.n	80070ea <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	330c      	adds	r3, #12
 800707a:	68ba      	ldr	r2, [r7, #8]
 800707c:	7812      	ldrb	r2, [r2, #0]
 800707e:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	3301      	adds	r3, #1
 8007084:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800708a:	b29b      	uxth	r3, r3
 800708c:	3b01      	subs	r3, #1
 800708e:	b29a      	uxth	r2, r3
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007094:	e029      	b.n	80070ea <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	689b      	ldr	r3, [r3, #8]
 800709c:	f003 0302 	and.w	r3, r3, #2
 80070a0:	2b02      	cmp	r3, #2
 80070a2:	d110      	bne.n	80070c6 <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	330c      	adds	r3, #12
 80070aa:	68ba      	ldr	r2, [r7, #8]
 80070ac:	7812      	ldrb	r2, [r2, #0]
 80070ae:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	3301      	adds	r3, #1
 80070b4:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070ba:	b29b      	uxth	r3, r3
 80070bc:	3b01      	subs	r3, #1
 80070be:	b29a      	uxth	r2, r3
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	86da      	strh	r2, [r3, #54]	; 0x36
 80070c4:	e011      	b.n	80070ea <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d00b      	beq.n	80070e4 <HAL_SPI_Transmit+0x216>
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070d2:	d00a      	beq.n	80070ea <HAL_SPI_Transmit+0x21c>
 80070d4:	f7fe fe60 	bl	8005d98 <HAL_GetTick>
 80070d8:	4602      	mov	r2, r0
 80070da:	69bb      	ldr	r3, [r7, #24]
 80070dc:	1ad3      	subs	r3, r2, r3
 80070de:	683a      	ldr	r2, [r7, #0]
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d802      	bhi.n	80070ea <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 80070e4:	2303      	movs	r3, #3
 80070e6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80070e8:	e044      	b.n	8007174 <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070ee:	b29b      	uxth	r3, r3
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d1d0      	bne.n	8007096 <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80070f4:	69bb      	ldr	r3, [r7, #24]
 80070f6:	9300      	str	r3, [sp, #0]
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	2201      	movs	r2, #1
 80070fc:	2102      	movs	r1, #2
 80070fe:	68f8      	ldr	r0, [r7, #12]
 8007100:	f000 fc10 	bl	8007924 <SPI_WaitFlagStateUntilTimeout>
 8007104:	4603      	mov	r3, r0
 8007106:	2b00      	cmp	r3, #0
 8007108:	d002      	beq.n	8007110 <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 800710a:	2303      	movs	r3, #3
 800710c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800710e:	e031      	b.n	8007174 <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8007110:	69ba      	ldr	r2, [r7, #24]
 8007112:	6839      	ldr	r1, [r7, #0]
 8007114:	68f8      	ldr	r0, [r7, #12]
 8007116:	f000 fc6e 	bl	80079f6 <SPI_CheckFlag_BSY>
 800711a:	4603      	mov	r3, r0
 800711c:	2b00      	cmp	r3, #0
 800711e:	d005      	beq.n	800712c <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 8007120:	2301      	movs	r3, #1
 8007122:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	2220      	movs	r2, #32
 8007128:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800712a:	e023      	b.n	8007174 <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	689b      	ldr	r3, [r3, #8]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d10a      	bne.n	800714a <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007134:	2300      	movs	r3, #0
 8007136:	617b      	str	r3, [r7, #20]
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	68db      	ldr	r3, [r3, #12]
 800713e:	617b      	str	r3, [r7, #20]
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	617b      	str	r3, [r7, #20]
 8007148:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800714e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007152:	d107      	bne.n	8007164 <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	681a      	ldr	r2, [r3, #0]
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007162:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007168:	2b00      	cmp	r3, #0
 800716a:	d002      	beq.n	8007172 <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	77fb      	strb	r3, [r7, #31]
 8007170:	e000      	b.n	8007174 <HAL_SPI_Transmit+0x2a6>
  }

error:
 8007172:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2201      	movs	r2, #1
 8007178:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2200      	movs	r2, #0
 8007180:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007184:	7ffb      	ldrb	r3, [r7, #31]
}
 8007186:	4618      	mov	r0, r3
 8007188:	3720      	adds	r7, #32
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}

0800718e <HAL_SPI_Receive>:
  * @param  Size: amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800718e:	b580      	push	{r7, lr}
 8007190:	b08a      	sub	sp, #40	; 0x28
 8007192:	af02      	add	r7, sp, #8
 8007194:	60f8      	str	r0, [r7, #12]
 8007196:	60b9      	str	r1, [r7, #8]
 8007198:	603b      	str	r3, [r7, #0]
 800719a:	4613      	mov	r3, r2
 800719c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
 800719e:	2300      	movs	r3, #0
 80071a0:	82fb      	strh	r3, [r7, #22]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 80071a2:	2300      	movs	r3, #0
 80071a4:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80071a6:	2300      	movs	r3, #0
 80071a8:	77fb      	strb	r3, [r7, #31]

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80071b2:	d112      	bne.n	80071da <HAL_SPI_Receive+0x4c>
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	689b      	ldr	r3, [r3, #8]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d10e      	bne.n	80071da <HAL_SPI_Receive+0x4c>
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2204      	movs	r2, #4
 80071c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 80071c4:	88fa      	ldrh	r2, [r7, #6]
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	9300      	str	r3, [sp, #0]
 80071ca:	4613      	mov	r3, r2
 80071cc:	68ba      	ldr	r2, [r7, #8]
 80071ce:	68b9      	ldr	r1, [r7, #8]
 80071d0:	68f8      	ldr	r0, [r7, #12]
 80071d2:	f000 f97d 	bl	80074d0 <HAL_SPI_TransmitReceive>
 80071d6:	4603      	mov	r3, r0
 80071d8:	e176      	b.n	80074c8 <HAL_SPI_Receive+0x33a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80071e0:	2b01      	cmp	r3, #1
 80071e2:	d101      	bne.n	80071e8 <HAL_SPI_Receive+0x5a>
 80071e4:	2302      	movs	r3, #2
 80071e6:	e16f      	b.n	80074c8 <HAL_SPI_Receive+0x33a>
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2201      	movs	r2, #1
 80071ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80071f0:	f7fe fdd2 	bl	8005d98 <HAL_GetTick>
 80071f4:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80071fc:	b2db      	uxtb	r3, r3
 80071fe:	2b01      	cmp	r3, #1
 8007200:	d002      	beq.n	8007208 <HAL_SPI_Receive+0x7a>
  {
    errorcode = HAL_BUSY;
 8007202:	2302      	movs	r3, #2
 8007204:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007206:	e156      	b.n	80074b6 <HAL_SPI_Receive+0x328>
  }

  if((pData == NULL ) || (Size == 0U))
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d002      	beq.n	8007214 <HAL_SPI_Receive+0x86>
 800720e:	88fb      	ldrh	r3, [r7, #6]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d102      	bne.n	800721a <HAL_SPI_Receive+0x8c>
  {
    errorcode = HAL_ERROR;
 8007214:	2301      	movs	r3, #1
 8007216:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007218:	e14d      	b.n	80074b6 <HAL_SPI_Receive+0x328>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2204      	movs	r2, #4
 800721e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2200      	movs	r2, #0
 8007226:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	68ba      	ldr	r2, [r7, #8]
 800722c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	88fa      	ldrh	r2, [r7, #6]
 8007232:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	88fa      	ldrh	r2, [r7, #6]
 8007238:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2200      	movs	r2, #0
 800723e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2200      	movs	r2, #0
 8007244:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2200      	movs	r2, #0
 800724a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2200      	movs	r2, #0
 8007250:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2200      	movs	r2, #0
 8007256:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800725c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007260:	d117      	bne.n	8007292 <HAL_SPI_Receive+0x104>
  {
    SPI_RESET_CRC(hspi);
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	6819      	ldr	r1, [r3, #0]
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007270:	400b      	ands	r3, r1
 8007272:	6013      	str	r3, [r2, #0]
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007282:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007288:	b29b      	uxth	r3, r3
 800728a:	3b01      	subs	r3, #1
 800728c:	b29a      	uxth	r2, r3
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800729a:	d107      	bne.n	80072ac <HAL_SPI_Receive+0x11e>
  {
    SPI_1LINE_RX(hspi);
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	681a      	ldr	r2, [r3, #0]
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80072aa:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072b6:	2b40      	cmp	r3, #64	; 0x40
 80072b8:	d007      	beq.n	80072ca <HAL_SPI_Receive+0x13c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	681a      	ldr	r2, [r3, #0]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80072c8:	601a      	str	r2, [r3, #0]
  }

    /* Receive data in 8 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	68db      	ldr	r3, [r3, #12]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d15b      	bne.n	800738a <HAL_SPI_Receive+0x1fc>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 80072d2:	e02a      	b.n	800732a <HAL_SPI_Receive+0x19c>
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	689b      	ldr	r3, [r3, #8]
 80072da:	f003 0301 	and.w	r3, r3, #1
 80072de:	2b01      	cmp	r3, #1
 80072e0:	d111      	bne.n	8007306 <HAL_SPI_Receive+0x178>
      {
        /* read the received data */
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	330c      	adds	r3, #12
 80072e8:	781b      	ldrb	r3, [r3, #0]
 80072ea:	b2da      	uxtb	r2, r3
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	3301      	adds	r3, #1
 80072f4:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	3b01      	subs	r3, #1
 80072fe:	b29a      	uxth	r2, r3
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007304:	e011      	b.n	800732a <HAL_SPI_Receive+0x19c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d00b      	beq.n	8007324 <HAL_SPI_Receive+0x196>
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007312:	d00a      	beq.n	800732a <HAL_SPI_Receive+0x19c>
 8007314:	f7fe fd40 	bl	8005d98 <HAL_GetTick>
 8007318:	4602      	mov	r2, r0
 800731a:	69bb      	ldr	r3, [r7, #24]
 800731c:	1ad3      	subs	r3, r2, r3
 800731e:	683a      	ldr	r2, [r7, #0]
 8007320:	429a      	cmp	r2, r3
 8007322:	d802      	bhi.n	800732a <HAL_SPI_Receive+0x19c>
        {
          errorcode = HAL_TIMEOUT;
 8007324:	2303      	movs	r3, #3
 8007326:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007328:	e0c5      	b.n	80074b6 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800732e:	b29b      	uxth	r3, r3
 8007330:	2b00      	cmp	r3, #0
 8007332:	d1cf      	bne.n	80072d4 <HAL_SPI_Receive+0x146>
 8007334:	e02e      	b.n	8007394 <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	689b      	ldr	r3, [r3, #8]
 800733c:	f003 0301 	and.w	r3, r3, #1
 8007340:	2b01      	cmp	r3, #1
 8007342:	d110      	bne.n	8007366 <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t*)pData) = hspi->Instance->DR;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	68db      	ldr	r3, [r3, #12]
 800734a:	b29a      	uxth	r2, r3
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	3302      	adds	r3, #2
 8007354:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800735a:	b29b      	uxth	r3, r3
 800735c:	3b01      	subs	r3, #1
 800735e:	b29a      	uxth	r2, r3
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007364:	e011      	b.n	800738a <HAL_SPI_Receive+0x1fc>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8007366:	683b      	ldr	r3, [r7, #0]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d00b      	beq.n	8007384 <HAL_SPI_Receive+0x1f6>
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007372:	d00a      	beq.n	800738a <HAL_SPI_Receive+0x1fc>
 8007374:	f7fe fd10 	bl	8005d98 <HAL_GetTick>
 8007378:	4602      	mov	r2, r0
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	1ad3      	subs	r3, r2, r3
 800737e:	683a      	ldr	r2, [r7, #0]
 8007380:	429a      	cmp	r2, r3
 8007382:	d802      	bhi.n	800738a <HAL_SPI_Receive+0x1fc>
        {
          errorcode = HAL_TIMEOUT;
 8007384:	2303      	movs	r3, #3
 8007386:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007388:	e095      	b.n	80074b6 <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800738e:	b29b      	uxth	r3, r3
 8007390:	2b00      	cmp	r3, #0
 8007392:	d1d0      	bne.n	8007336 <HAL_SPI_Receive+0x1a8>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007398:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800739c:	d142      	bne.n	8007424 <HAL_SPI_Receive+0x296>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80073ac:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80073ae:	69bb      	ldr	r3, [r7, #24]
 80073b0:	9300      	str	r3, [sp, #0]
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	2201      	movs	r2, #1
 80073b6:	2101      	movs	r1, #1
 80073b8:	68f8      	ldr	r0, [r7, #12]
 80073ba:	f000 fab3 	bl	8007924 <SPI_WaitFlagStateUntilTimeout>
 80073be:	4603      	mov	r3, r0
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d002      	beq.n	80073ca <HAL_SPI_Receive+0x23c>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 80073c4:	2303      	movs	r3, #3
 80073c6:	77fb      	strb	r3, [r7, #31]
      goto error;
 80073c8:	e075      	b.n	80074b6 <HAL_SPI_Receive+0x328>
    }

    /* Receive last data in 16 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	68db      	ldr	r3, [r3, #12]
 80073ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80073d2:	d106      	bne.n	80073e2 <HAL_SPI_Receive+0x254>
    {
      *((uint16_t*)pData) = hspi->Instance->DR;
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	68db      	ldr	r3, [r3, #12]
 80073da:	b29a      	uxth	r2, r3
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	801a      	strh	r2, [r3, #0]
 80073e0:	e006      	b.n	80073f0 <HAL_SPI_Receive+0x262>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	330c      	adds	r3, #12
 80073e8:	781b      	ldrb	r3, [r3, #0]
 80073ea:	b2da      	uxtb	r2, r3
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80073f0:	69bb      	ldr	r3, [r7, #24]
 80073f2:	9300      	str	r3, [sp, #0]
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	2201      	movs	r2, #1
 80073f8:	2101      	movs	r1, #1
 80073fa:	68f8      	ldr	r0, [r7, #12]
 80073fc:	f000 fa92 	bl	8007924 <SPI_WaitFlagStateUntilTimeout>
 8007400:	4603      	mov	r3, r0
 8007402:	2b00      	cmp	r3, #0
 8007404:	d008      	beq.n	8007418 <HAL_SPI_Receive+0x28a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800740a:	f043 0202 	orr.w	r2, r3, #2
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8007412:	2303      	movs	r3, #3
 8007414:	77fb      	strb	r3, [r7, #31]
      goto error;
 8007416:	e04e      	b.n	80074b6 <HAL_SPI_Receive+0x328>
    }

    /* Read CRC to Flush DR and RXNE flag */
    tmpreg = hspi->Instance->DR;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	68db      	ldr	r3, [r3, #12]
 800741e:	b29b      	uxth	r3, r3
 8007420:	82fb      	strh	r3, [r7, #22]
    /* To avoid GCC warning */
    UNUSED(tmpreg);
 8007422:	8afb      	ldrh	r3, [r7, #22]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	685b      	ldr	r3, [r3, #4]
 8007428:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800742c:	d111      	bne.n	8007452 <HAL_SPI_Receive+0x2c4>
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	689b      	ldr	r3, [r3, #8]
 8007432:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007436:	d004      	beq.n	8007442 <HAL_SPI_Receive+0x2b4>
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007440:	d107      	bne.n	8007452 <HAL_SPI_Receive+0x2c4>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	681a      	ldr	r2, [r3, #0]
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007450:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
    /* Check if CRC error occurred */
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	689b      	ldr	r3, [r3, #8]
 8007458:	f003 0310 	and.w	r3, r3, #16
 800745c:	2b10      	cmp	r3, #16
 800745e:	d122      	bne.n	80074a6 <HAL_SPI_Receive+0x318>
    {
      /* Check if CRC error is valid or not (workaround to be applied or not) */
      if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 8007460:	68f8      	ldr	r0, [r7, #12]
 8007462:	f000 fb4f 	bl	8007b04 <SPI_ISCRCErrorValid>
 8007466:	4603      	mov	r3, r0
 8007468:	2b01      	cmp	r3, #1
 800746a:	d117      	bne.n	800749c <HAL_SPI_Receive+0x30e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007470:	f043 0202 	orr.w	r2, r3, #2
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	655a      	str	r2, [r3, #84]	; 0x54

        /* Reset CRC Calculation */
        SPI_RESET_CRC(hspi);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	6819      	ldr	r1, [r3, #0]
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681a      	ldr	r2, [r3, #0]
 8007482:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007486:	400b      	ands	r3, r1
 8007488:	6013      	str	r3, [r2, #0]
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	681a      	ldr	r2, [r3, #0]
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007498:	601a      	str	r2, [r3, #0]
 800749a:	e004      	b.n	80074a6 <HAL_SPI_Receive+0x318>
      }
      else
      {
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80074a4:	609a      	str	r2, [r3, #8]
      }
    }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d002      	beq.n	80074b4 <HAL_SPI_Receive+0x326>
  {
    errorcode = HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	77fb      	strb	r3, [r7, #31]
 80074b2:	e000      	b.n	80074b6 <HAL_SPI_Receive+0x328>
  }

error :
 80074b4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	2201      	movs	r2, #1
 80074ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	2200      	movs	r2, #0
 80074c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80074c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3720      	adds	r7, #32
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}

080074d0 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b08e      	sub	sp, #56	; 0x38
 80074d4:	af02      	add	r7, sp, #8
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	607a      	str	r2, [r7, #4]
 80074dc:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 80074de:	2300      	movs	r3, #0
 80074e0:	627b      	str	r3, [r7, #36]	; 0x24
 80074e2:	2300      	movs	r3, #0
 80074e4:	623b      	str	r3, [r7, #32]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
 80074e6:	2300      	movs	r3, #0
 80074e8:	837b      	strh	r3, [r7, #26]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 80074ea:	2300      	movs	r3, #0
 80074ec:	61fb      	str	r3, [r7, #28]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 80074ee:	2301      	movs	r3, #1
 80074f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef errorcode = HAL_OK;
 80074f2:	2300      	movs	r3, #0
 80074f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80074fe:	2b01      	cmp	r3, #1
 8007500:	d101      	bne.n	8007506 <HAL_SPI_TransmitReceive+0x36>
 8007502:	2302      	movs	r3, #2
 8007504:	e20a      	b.n	800791c <HAL_SPI_TransmitReceive+0x44c>
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2201      	movs	r2, #1
 800750a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800750e:	f7fe fc43 	bl	8005d98 <HAL_GetTick>
 8007512:	61f8      	str	r0, [r7, #28]
  
  tmp  = hspi->State;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800751a:	b2db      	uxtb	r3, r3
 800751c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp1 = hspi->Init.Mode;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	623b      	str	r3, [r7, #32]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 8007524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007526:	2b01      	cmp	r3, #1
 8007528:	d00e      	beq.n	8007548 <HAL_SPI_TransmitReceive+0x78>
 800752a:	6a3b      	ldr	r3, [r7, #32]
 800752c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007530:	d106      	bne.n	8007540 <HAL_SPI_TransmitReceive+0x70>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	689b      	ldr	r3, [r3, #8]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d102      	bne.n	8007540 <HAL_SPI_TransmitReceive+0x70>
 800753a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800753c:	2b04      	cmp	r3, #4
 800753e:	d003      	beq.n	8007548 <HAL_SPI_TransmitReceive+0x78>
  {
    errorcode = HAL_BUSY;
 8007540:	2302      	movs	r3, #2
 8007542:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007546:	e1df      	b.n	8007908 <HAL_SPI_TransmitReceive+0x438>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d005      	beq.n	800755a <HAL_SPI_TransmitReceive+0x8a>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d002      	beq.n	800755a <HAL_SPI_TransmitReceive+0x8a>
 8007554:	887b      	ldrh	r3, [r7, #2]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d103      	bne.n	8007562 <HAL_SPI_TransmitReceive+0x92>
  {
    errorcode = HAL_ERROR;
 800755a:	2301      	movs	r3, #1
 800755c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007560:	e1d2      	b.n	8007908 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007568:	b2db      	uxtb	r3, r3
 800756a:	2b01      	cmp	r3, #1
 800756c:	d103      	bne.n	8007576 <HAL_SPI_TransmitReceive+0xa6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	2205      	movs	r2, #5
 8007572:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2200      	movs	r2, #0
 800757a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	687a      	ldr	r2, [r7, #4]
 8007580:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	887a      	ldrh	r2, [r7, #2]
 8007586:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	887a      	ldrh	r2, [r7, #2]
 800758c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	68ba      	ldr	r2, [r7, #8]
 8007592:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	887a      	ldrh	r2, [r7, #2]
 8007598:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	887a      	ldrh	r2, [r7, #2]
 800759e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2200      	movs	r2, #0
 80075a4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	2200      	movs	r2, #0
 80075aa:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075b4:	d110      	bne.n	80075d8 <HAL_SPI_TransmitReceive+0x108>
  {
    SPI_RESET_CRC(hspi);
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	6819      	ldr	r1, [r3, #0]
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681a      	ldr	r2, [r3, #0]
 80075c0:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80075c4:	400b      	ands	r3, r1
 80075c6:	6013      	str	r3, [r2, #0]
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	681a      	ldr	r2, [r3, #0]
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80075d6:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075e2:	2b40      	cmp	r3, #64	; 0x40
 80075e4:	d007      	beq.n	80075f6 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	681a      	ldr	r2, [r3, #0]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80075f4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	68db      	ldr	r3, [r3, #12]
 80075fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80075fe:	f040 8084 	bne.w	800770a <HAL_SPI_TransmitReceive+0x23a>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	685b      	ldr	r3, [r3, #4]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d004      	beq.n	8007614 <HAL_SPI_TransmitReceive+0x144>
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800760e:	b29b      	uxth	r3, r3
 8007610:	2b01      	cmp	r3, #1
 8007612:	d16f      	bne.n	80076f4 <HAL_SPI_TransmitReceive+0x224>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	881a      	ldrh	r2, [r3, #0]
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	3302      	adds	r3, #2
 8007622:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007628:	b29b      	uxth	r3, r3
 800762a:	3b01      	subs	r3, #1
 800762c:	b29a      	uxth	r2, r3
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007632:	e05f      	b.n	80076f4 <HAL_SPI_TransmitReceive+0x224>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 8007634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007636:	2b00      	cmp	r3, #0
 8007638:	d02e      	beq.n	8007698 <HAL_SPI_TransmitReceive+0x1c8>
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800763e:	b29b      	uxth	r3, r3
 8007640:	2b00      	cmp	r3, #0
 8007642:	d029      	beq.n	8007698 <HAL_SPI_TransmitReceive+0x1c8>
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	689b      	ldr	r3, [r3, #8]
 800764a:	f003 0302 	and.w	r3, r3, #2
 800764e:	2b02      	cmp	r3, #2
 8007650:	d122      	bne.n	8007698 <HAL_SPI_TransmitReceive+0x1c8>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	881a      	ldrh	r2, [r3, #0]
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	3302      	adds	r3, #2
 8007660:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007666:	b29b      	uxth	r3, r3
 8007668:	3b01      	subs	r3, #1
 800766a:	b29a      	uxth	r2, r3
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8007670:	2300      	movs	r3, #0
 8007672:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007678:	b29b      	uxth	r3, r3
 800767a:	2b00      	cmp	r3, #0
 800767c:	d10c      	bne.n	8007698 <HAL_SPI_TransmitReceive+0x1c8>
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007682:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007686:	d107      	bne.n	8007698 <HAL_SPI_TransmitReceive+0x1c8>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	681a      	ldr	r2, [r3, #0]
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007696:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800769c:	b29b      	uxth	r3, r3
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d018      	beq.n	80076d4 <HAL_SPI_TransmitReceive+0x204>
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	689b      	ldr	r3, [r3, #8]
 80076a8:	f003 0301 	and.w	r3, r3, #1
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	d111      	bne.n	80076d4 <HAL_SPI_TransmitReceive+0x204>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	68db      	ldr	r3, [r3, #12]
 80076b6:	b29a      	uxth	r2, r3
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	3302      	adds	r3, #2
 80076c0:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	3b01      	subs	r3, #1
 80076ca:	b29a      	uxth	r2, r3
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 80076d0:	2301      	movs	r3, #1
 80076d2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80076d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076da:	d00b      	beq.n	80076f4 <HAL_SPI_TransmitReceive+0x224>
 80076dc:	f7fe fb5c 	bl	8005d98 <HAL_GetTick>
 80076e0:	4602      	mov	r2, r0
 80076e2:	69fb      	ldr	r3, [r7, #28]
 80076e4:	1ad3      	subs	r3, r2, r3
 80076e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80076e8:	429a      	cmp	r2, r3
 80076ea:	d803      	bhi.n	80076f4 <HAL_SPI_TransmitReceive+0x224>
      {
        errorcode = HAL_TIMEOUT;
 80076ec:	2303      	movs	r3, #3
 80076ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80076f2:	e109      	b.n	8007908 <HAL_SPI_TransmitReceive+0x438>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076f8:	b29b      	uxth	r3, r3
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d19a      	bne.n	8007634 <HAL_SPI_TransmitReceive+0x164>
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007702:	b29b      	uxth	r3, r3
 8007704:	2b00      	cmp	r3, #0
 8007706:	d195      	bne.n	8007634 <HAL_SPI_TransmitReceive+0x164>
 8007708:	e082      	b.n	8007810 <HAL_SPI_TransmitReceive+0x340>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d004      	beq.n	800771c <HAL_SPI_TransmitReceive+0x24c>
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007716:	b29b      	uxth	r3, r3
 8007718:	2b01      	cmp	r3, #1
 800771a:	d16f      	bne.n	80077fc <HAL_SPI_TransmitReceive+0x32c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	330c      	adds	r3, #12
 8007722:	68ba      	ldr	r2, [r7, #8]
 8007724:	7812      	ldrb	r2, [r2, #0]
 8007726:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	3301      	adds	r3, #1
 800772c:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007732:	b29b      	uxth	r3, r3
 8007734:	3b01      	subs	r3, #1
 8007736:	b29a      	uxth	r2, r3
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800773c:	e05e      	b.n	80077fc <HAL_SPI_TransmitReceive+0x32c>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800773e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007740:	2b00      	cmp	r3, #0
 8007742:	d02e      	beq.n	80077a2 <HAL_SPI_TransmitReceive+0x2d2>
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007748:	b29b      	uxth	r3, r3
 800774a:	2b00      	cmp	r3, #0
 800774c:	d029      	beq.n	80077a2 <HAL_SPI_TransmitReceive+0x2d2>
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	f003 0302 	and.w	r3, r3, #2
 8007758:	2b02      	cmp	r3, #2
 800775a:	d122      	bne.n	80077a2 <HAL_SPI_TransmitReceive+0x2d2>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	1c5a      	adds	r2, r3, #1
 8007760:	60ba      	str	r2, [r7, #8]
 8007762:	68fa      	ldr	r2, [r7, #12]
 8007764:	6812      	ldr	r2, [r2, #0]
 8007766:	320c      	adds	r2, #12
 8007768:	781b      	ldrb	r3, [r3, #0]
 800776a:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007770:	b29b      	uxth	r3, r3
 8007772:	3b01      	subs	r3, #1
 8007774:	b29a      	uxth	r2, r3
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 800777a:	2300      	movs	r3, #0
 800777c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007782:	b29b      	uxth	r3, r3
 8007784:	2b00      	cmp	r3, #0
 8007786:	d10c      	bne.n	80077a2 <HAL_SPI_TransmitReceive+0x2d2>
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800778c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007790:	d107      	bne.n	80077a2 <HAL_SPI_TransmitReceive+0x2d2>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80077a0:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077a6:	b29b      	uxth	r3, r3
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d017      	beq.n	80077dc <HAL_SPI_TransmitReceive+0x30c>
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	f003 0301 	and.w	r3, r3, #1
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	d110      	bne.n	80077dc <HAL_SPI_TransmitReceive+0x30c>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	68d9      	ldr	r1, [r3, #12]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	1c5a      	adds	r2, r3, #1
 80077c4:	607a      	str	r2, [r7, #4]
 80077c6:	b2ca      	uxtb	r2, r1
 80077c8:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077ce:	b29b      	uxth	r3, r3
 80077d0:	3b01      	subs	r3, #1
 80077d2:	b29a      	uxth	r2, r3
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 80077d8:	2301      	movs	r3, #1
 80077da:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 80077dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077e2:	d00b      	beq.n	80077fc <HAL_SPI_TransmitReceive+0x32c>
 80077e4:	f7fe fad8 	bl	8005d98 <HAL_GetTick>
 80077e8:	4602      	mov	r2, r0
 80077ea:	69fb      	ldr	r3, [r7, #28]
 80077ec:	1ad3      	subs	r3, r2, r3
 80077ee:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80077f0:	429a      	cmp	r2, r3
 80077f2:	d803      	bhi.n	80077fc <HAL_SPI_TransmitReceive+0x32c>
      {
        errorcode = HAL_TIMEOUT;
 80077f4:	2303      	movs	r3, #3
 80077f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80077fa:	e085      	b.n	8007908 <HAL_SPI_TransmitReceive+0x438>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007800:	b29b      	uxth	r3, r3
 8007802:	2b00      	cmp	r3, #0
 8007804:	d19b      	bne.n	800773e <HAL_SPI_TransmitReceive+0x26e>
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800780a:	b29b      	uxth	r3, r3
 800780c:	2b00      	cmp	r3, #0
 800780e:	d196      	bne.n	800773e <HAL_SPI_TransmitReceive+0x26e>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007814:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007818:	d11a      	bne.n	8007850 <HAL_SPI_TransmitReceive+0x380>
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800781a:	69fb      	ldr	r3, [r7, #28]
 800781c:	9300      	str	r3, [sp, #0]
 800781e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007820:	2201      	movs	r2, #1
 8007822:	2101      	movs	r1, #1
 8007824:	68f8      	ldr	r0, [r7, #12]
 8007826:	f000 f87d 	bl	8007924 <SPI_WaitFlagStateUntilTimeout>
 800782a:	4603      	mov	r3, r0
 800782c:	2b00      	cmp	r3, #0
 800782e:	d009      	beq.n	8007844 <HAL_SPI_TransmitReceive+0x374>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007834:	f043 0202 	orr.w	r2, r3, #2
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 800783c:	2303      	movs	r3, #3
 800783e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 8007842:	e061      	b.n	8007908 <HAL_SPI_TransmitReceive+0x438>
    }
    /* Read CRC */
    tmpreg1 = hspi->Instance->DR;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	68db      	ldr	r3, [r3, #12]
 800784a:	b29b      	uxth	r3, r3
 800784c:	837b      	strh	r3, [r7, #26]
    /* To avoid GCC warning */
    UNUSED(tmpreg1);
 800784e:	8b7b      	ldrh	r3, [r7, #26]
  }

  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	689b      	ldr	r3, [r3, #8]
 8007856:	f003 0310 	and.w	r3, r3, #16
 800785a:	2b10      	cmp	r3, #16
 800785c:	d125      	bne.n	80078aa <HAL_SPI_TransmitReceive+0x3da>
  {
    /* Check if CRC error is valid or not (workaround to be applied or not) */
    if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 800785e:	68f8      	ldr	r0, [r7, #12]
 8007860:	f000 f950 	bl	8007b04 <SPI_ISCRCErrorValid>
 8007864:	4603      	mov	r3, r0
 8007866:	2b01      	cmp	r3, #1
 8007868:	d11a      	bne.n	80078a0 <HAL_SPI_TransmitReceive+0x3d0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800786e:	f043 0202 	orr.w	r2, r3, #2
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	655a      	str	r2, [r3, #84]	; 0x54

      /* Reset CRC Calculation */
      SPI_RESET_CRC(hspi);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	6819      	ldr	r1, [r3, #0]
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681a      	ldr	r2, [r3, #0]
 8007880:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007884:	400b      	ands	r3, r1
 8007886:	6013      	str	r3, [r2, #0]
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007896:	601a      	str	r2, [r3, #0]

   	  errorcode = HAL_ERROR;
 8007898:	2301      	movs	r3, #1
 800789a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800789e:	e004      	b.n	80078aa <HAL_SPI_TransmitReceive+0x3da>
    }
    else
    {
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80078a8:	609a      	str	r2, [r3, #8]
    }
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 80078aa:	69fb      	ldr	r3, [r7, #28]
 80078ac:	9300      	str	r3, [sp, #0]
 80078ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078b0:	2201      	movs	r2, #1
 80078b2:	2102      	movs	r1, #2
 80078b4:	68f8      	ldr	r0, [r7, #12]
 80078b6:	f000 f835 	bl	8007924 <SPI_WaitFlagStateUntilTimeout>
 80078ba:	4603      	mov	r3, r0
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d003      	beq.n	80078c8 <HAL_SPI_TransmitReceive+0x3f8>
  {
    errorcode = HAL_TIMEOUT;
 80078c0:	2303      	movs	r3, #3
 80078c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80078c6:	e01f      	b.n	8007908 <HAL_SPI_TransmitReceive+0x438>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80078c8:	69fa      	ldr	r2, [r7, #28]
 80078ca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80078cc:	68f8      	ldr	r0, [r7, #12]
 80078ce:	f000 f892 	bl	80079f6 <SPI_CheckFlag_BSY>
 80078d2:	4603      	mov	r3, r0
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d006      	beq.n	80078e6 <HAL_SPI_TransmitReceive+0x416>
  {
    errorcode = HAL_ERROR;
 80078d8:	2301      	movs	r3, #1
 80078da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	2220      	movs	r2, #32
 80078e2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80078e4:	e010      	b.n	8007908 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	689b      	ldr	r3, [r3, #8]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d10b      	bne.n	8007906 <HAL_SPI_TransmitReceive+0x436>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80078ee:	2300      	movs	r3, #0
 80078f0:	617b      	str	r3, [r7, #20]
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	68db      	ldr	r3, [r3, #12]
 80078f8:	617b      	str	r3, [r7, #20]
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	689b      	ldr	r3, [r3, #8]
 8007900:	617b      	str	r3, [r7, #20]
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	e000      	b.n	8007908 <HAL_SPI_TransmitReceive+0x438>
  }
  
error :
 8007906:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2201      	movs	r2, #1
 800790c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	2200      	movs	r2, #0
 8007914:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007918:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800791c:	4618      	mov	r0, r3
 800791e:	3730      	adds	r7, #48	; 0x30
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}

08007924 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b084      	sub	sp, #16
 8007928:	af00      	add	r7, sp, #0
 800792a:	60f8      	str	r0, [r7, #12]
 800792c:	60b9      	str	r1, [r7, #8]
 800792e:	607a      	str	r2, [r7, #4]
 8007930:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8007932:	e04d      	b.n	80079d0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800793a:	d049      	beq.n	80079d0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	2b00      	cmp	r3, #0
 8007940:	d007      	beq.n	8007952 <SPI_WaitFlagStateUntilTimeout+0x2e>
 8007942:	f7fe fa29 	bl	8005d98 <HAL_GetTick>
 8007946:	4602      	mov	r2, r0
 8007948:	69bb      	ldr	r3, [r7, #24]
 800794a:	1ad3      	subs	r3, r2, r3
 800794c:	683a      	ldr	r2, [r7, #0]
 800794e:	429a      	cmp	r2, r3
 8007950:	d83e      	bhi.n	80079d0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	685a      	ldr	r2, [r3, #4]
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007960:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	685b      	ldr	r3, [r3, #4]
 8007966:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800796a:	d111      	bne.n	8007990 <SPI_WaitFlagStateUntilTimeout+0x6c>
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	689b      	ldr	r3, [r3, #8]
 8007970:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007974:	d004      	beq.n	8007980 <SPI_WaitFlagStateUntilTimeout+0x5c>
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	689b      	ldr	r3, [r3, #8]
 800797a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800797e:	d107      	bne.n	8007990 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800798e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007994:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007998:	d110      	bne.n	80079bc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	6819      	ldr	r1, [r3, #0]
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681a      	ldr	r2, [r3, #0]
 80079a4:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80079a8:	400b      	ands	r3, r1
 80079aa:	6013      	str	r3, [r2, #0]
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	681a      	ldr	r2, [r3, #0]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80079ba:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2201      	movs	r2, #1
 80079c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2200      	movs	r2, #0
 80079c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80079cc:	2303      	movs	r3, #3
 80079ce:	e00e      	b.n	80079ee <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	689a      	ldr	r2, [r3, #8]
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	4013      	ands	r3, r2
 80079da:	68ba      	ldr	r2, [r7, #8]
 80079dc:	429a      	cmp	r2, r3
 80079de:	d101      	bne.n	80079e4 <SPI_WaitFlagStateUntilTimeout+0xc0>
 80079e0:	2201      	movs	r2, #1
 80079e2:	e000      	b.n	80079e6 <SPI_WaitFlagStateUntilTimeout+0xc2>
 80079e4:	2200      	movs	r2, #0
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	429a      	cmp	r2, r3
 80079ea:	d1a3      	bne.n	8007934 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 80079ec:	2300      	movs	r3, #0
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3710      	adds	r7, #16
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}

080079f6 <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80079f6:	b580      	push	{r7, lr}
 80079f8:	b086      	sub	sp, #24
 80079fa:	af02      	add	r7, sp, #8
 80079fc:	60f8      	str	r0, [r7, #12]
 80079fe:	60b9      	str	r1, [r7, #8]
 8007a00:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	9300      	str	r3, [sp, #0]
 8007a06:	68bb      	ldr	r3, [r7, #8]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	2180      	movs	r1, #128	; 0x80
 8007a0c:	68f8      	ldr	r0, [r7, #12]
 8007a0e:	f7ff ff89 	bl	8007924 <SPI_WaitFlagStateUntilTimeout>
 8007a12:	4603      	mov	r3, r0
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d007      	beq.n	8007a28 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a1c:	f043 0220 	orr.w	r2, r3, #32
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8007a24:	2303      	movs	r3, #3
 8007a26:	e000      	b.n	8007a2a <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8007a28:	2300      	movs	r3, #0
}
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	3710      	adds	r7, #16
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bd80      	pop	{r7, pc}
	...

08007a34 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b082      	sub	sp, #8
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d101      	bne.n	8007a46 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007a42:	2301      	movs	r3, #1
 8007a44:	e057      	b.n	8007af6 <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007a4c:	b2db      	uxtb	r3, r3
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d102      	bne.n	8007a58 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f7ff fa32 	bl	8006ebc <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2202      	movs	r2, #2
 8007a5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	681a      	ldr	r2, [r3, #0]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a6e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	685a      	ldr	r2, [r3, #4]
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	689b      	ldr	r3, [r3, #8]
 8007a78:	431a      	orrs	r2, r3
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	68db      	ldr	r3, [r3, #12]
 8007a7e:	431a      	orrs	r2, r3
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	691b      	ldr	r3, [r3, #16]
 8007a84:	431a      	orrs	r2, r3
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	695b      	ldr	r3, [r3, #20]
 8007a8a:	431a      	orrs	r2, r3
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	699b      	ldr	r3, [r3, #24]
 8007a90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007a94:	431a      	orrs	r2, r3
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	69db      	ldr	r3, [r3, #28]
 8007a9a:	431a      	orrs	r2, r3
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	6a1b      	ldr	r3, [r3, #32]
 8007aa0:	ea42 0103 	orr.w	r1, r2, r3
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	430a      	orrs	r2, r1
 8007aae:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	699b      	ldr	r3, [r3, #24]
 8007ab4:	0c1b      	lsrs	r3, r3, #16
 8007ab6:	f003 0104 	and.w	r1, r3, #4
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	430a      	orrs	r2, r1
 8007ac4:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007ace:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	69da      	ldr	r2, [r3, #28]
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007ade:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 8007ae0:	4b07      	ldr	r3, [pc, #28]	; (8007b00 <HAL_SPI_Init+0xcc>)
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2201      	movs	r2, #1
 8007af0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8007af4:	2300      	movs	r3, #0
}
 8007af6:	4618      	mov	r0, r3
 8007af8:	3708      	adds	r7, #8
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}
 8007afe:	bf00      	nop
 8007b00:	20000ff4 	.word	0x20000ff4

08007b04 <SPI_ISCRCErrorValid>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval CRC error validity (SPI_INVALID_CRC_ERROR or SPI_VALID_CRC_ERROR).  
*/
uint8_t SPI_ISCRCErrorValid(SPI_HandleTypeDef *hspi)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b083      	sub	sp, #12
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  return (SPI_VALID_CRC_ERROR);
#else
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);

  return (SPI_VALID_CRC_ERROR);
 8007b0c:	2301      	movs	r3, #1
#endif
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	370c      	adds	r7, #12
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bc80      	pop	{r7}
 8007b16:	4770      	bx	lr

08007b18 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b082      	sub	sp, #8
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d101      	bne.n	8007b2a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007b26:	2301      	movs	r3, #1
 8007b28:	e01d      	b.n	8007b66 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d106      	bne.n	8007b44 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f000 f815 	bl	8007b6e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2202      	movs	r2, #2
 8007b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	3304      	adds	r3, #4
 8007b54:	4619      	mov	r1, r3
 8007b56:	4610      	mov	r0, r2
 8007b58:	f000 f8fc 	bl	8007d54 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2201      	movs	r2, #1
 8007b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b64:	2300      	movs	r3, #0
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3708      	adds	r7, #8
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}

08007b6e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007b6e:	b480      	push	{r7}
 8007b70:	b083      	sub	sp, #12
 8007b72:	af00      	add	r7, sp, #0
 8007b74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007b76:	bf00      	nop
 8007b78:	370c      	adds	r7, #12
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bc80      	pop	{r7}
 8007b7e:	4770      	bx	lr

08007b80 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007b80:	b480      	push	{r7}
 8007b82:	b085      	sub	sp, #20
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	68da      	ldr	r2, [r3, #12]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f042 0201 	orr.w	r2, r2, #1
 8007b96:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	689b      	ldr	r3, [r3, #8]
 8007b9e:	f003 0307 	and.w	r3, r3, #7
 8007ba2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2b06      	cmp	r3, #6
 8007ba8:	d007      	beq.n	8007bba <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f042 0201 	orr.w	r2, r2, #1
 8007bb8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007bba:	2300      	movs	r3, #0
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3714      	adds	r7, #20
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bc80      	pop	{r7}
 8007bc4:	4770      	bx	lr

08007bc6 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007bc6:	b580      	push	{r7, lr}
 8007bc8:	b082      	sub	sp, #8
 8007bca:	af00      	add	r7, sp, #0
 8007bcc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d101      	bne.n	8007bd8 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007bd4:	2301      	movs	r3, #1
 8007bd6:	e01d      	b.n	8007c14 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bde:	b2db      	uxtb	r3, r3
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d106      	bne.n	8007bf2 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2200      	movs	r2, #0
 8007be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007bec:	6878      	ldr	r0, [r7, #4]
 8007bee:	f000 f815 	bl	8007c1c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2202      	movs	r2, #2
 8007bf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681a      	ldr	r2, [r3, #0]
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	3304      	adds	r3, #4
 8007c02:	4619      	mov	r1, r3
 8007c04:	4610      	mov	r0, r2
 8007c06:	f000 f8a5 	bl	8007d54 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2201      	movs	r2, #1
 8007c0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007c12:	2300      	movs	r3, #0
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	3708      	adds	r7, #8
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bd80      	pop	{r7, pc}

08007c1c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8007c1c:	b480      	push	{r7}
 8007c1e:	b083      	sub	sp, #12
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8007c24:	bf00      	nop
 8007c26:	370c      	adds	r7, #12
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bc80      	pop	{r7}
 8007c2c:	4770      	bx	lr
	...

08007c30 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b084      	sub	sp, #16
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
 8007c38:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	2201      	movs	r2, #1
 8007c40:	6839      	ldr	r1, [r7, #0]
 8007c42:	4618      	mov	r0, r3
 8007c44:	f000 fa70 	bl	8008128 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	4a10      	ldr	r2, [pc, #64]	; (8007c90 <HAL_TIM_PWM_Start+0x60>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d107      	bne.n	8007c62 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007c60:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	689b      	ldr	r3, [r3, #8]
 8007c68:	f003 0307 	and.w	r3, r3, #7
 8007c6c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	2b06      	cmp	r3, #6
 8007c72:	d007      	beq.n	8007c84 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	681a      	ldr	r2, [r3, #0]
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f042 0201 	orr.w	r2, r2, #1
 8007c82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007c84:	2300      	movs	r3, #0
}
 8007c86:	4618      	mov	r0, r3
 8007c88:	3710      	adds	r7, #16
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	bd80      	pop	{r7, pc}
 8007c8e:	bf00      	nop
 8007c90:	40012c00 	.word	0x40012c00

08007c94 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b084      	sub	sp, #16
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	60f8      	str	r0, [r7, #12]
 8007c9c:	60b9      	str	r1, [r7, #8]
 8007c9e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ca6:	2b01      	cmp	r3, #1
 8007ca8:	d101      	bne.n	8007cae <HAL_TIM_OC_ConfigChannel+0x1a>
 8007caa:	2302      	movs	r3, #2
 8007cac:	e04e      	b.n	8007d4c <HAL_TIM_OC_ConfigChannel+0xb8>
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2201      	movs	r2, #1
 8007cb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2202      	movs	r2, #2
 8007cba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2b0c      	cmp	r3, #12
 8007cc2:	d839      	bhi.n	8007d38 <HAL_TIM_OC_ConfigChannel+0xa4>
 8007cc4:	a201      	add	r2, pc, #4	; (adr r2, 8007ccc <HAL_TIM_OC_ConfigChannel+0x38>)
 8007cc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cca:	bf00      	nop
 8007ccc:	08007d01 	.word	0x08007d01
 8007cd0:	08007d39 	.word	0x08007d39
 8007cd4:	08007d39 	.word	0x08007d39
 8007cd8:	08007d39 	.word	0x08007d39
 8007cdc:	08007d0f 	.word	0x08007d0f
 8007ce0:	08007d39 	.word	0x08007d39
 8007ce4:	08007d39 	.word	0x08007d39
 8007ce8:	08007d39 	.word	0x08007d39
 8007cec:	08007d1d 	.word	0x08007d1d
 8007cf0:	08007d39 	.word	0x08007d39
 8007cf4:	08007d39 	.word	0x08007d39
 8007cf8:	08007d39 	.word	0x08007d39
 8007cfc:	08007d2b 	.word	0x08007d2b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	68b9      	ldr	r1, [r7, #8]
 8007d06:	4618      	mov	r0, r3
 8007d08:	f000 f886 	bl	8007e18 <TIM_OC1_SetConfig>
      break;
 8007d0c:	e015      	b.n	8007d3a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	68b9      	ldr	r1, [r7, #8]
 8007d14:	4618      	mov	r0, r3
 8007d16:	f000 f8e5 	bl	8007ee4 <TIM_OC2_SetConfig>
      break;
 8007d1a:	e00e      	b.n	8007d3a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	68b9      	ldr	r1, [r7, #8]
 8007d22:	4618      	mov	r0, r3
 8007d24:	f000 f948 	bl	8007fb8 <TIM_OC3_SetConfig>
      break;
 8007d28:	e007      	b.n	8007d3a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	68b9      	ldr	r1, [r7, #8]
 8007d30:	4618      	mov	r0, r3
 8007d32:	f000 f9ab 	bl	800808c <TIM_OC4_SetConfig>
      break;
 8007d36:	e000      	b.n	8007d3a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8007d38:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2201      	movs	r2, #1
 8007d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2200      	movs	r2, #0
 8007d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d4a:	2300      	movs	r3, #0
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3710      	adds	r7, #16
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}

08007d54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b085      	sub	sp, #20
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
 8007d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	4a29      	ldr	r2, [pc, #164]	; (8007e0c <TIM_Base_SetConfig+0xb8>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d00b      	beq.n	8007d84 <TIM_Base_SetConfig+0x30>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d72:	d007      	beq.n	8007d84 <TIM_Base_SetConfig+0x30>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	4a26      	ldr	r2, [pc, #152]	; (8007e10 <TIM_Base_SetConfig+0xbc>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d003      	beq.n	8007d84 <TIM_Base_SetConfig+0x30>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	4a25      	ldr	r2, [pc, #148]	; (8007e14 <TIM_Base_SetConfig+0xc0>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d108      	bne.n	8007d96 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	68fa      	ldr	r2, [r7, #12]
 8007d92:	4313      	orrs	r3, r2
 8007d94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	4a1c      	ldr	r2, [pc, #112]	; (8007e0c <TIM_Base_SetConfig+0xb8>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d00b      	beq.n	8007db6 <TIM_Base_SetConfig+0x62>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007da4:	d007      	beq.n	8007db6 <TIM_Base_SetConfig+0x62>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	4a19      	ldr	r2, [pc, #100]	; (8007e10 <TIM_Base_SetConfig+0xbc>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d003      	beq.n	8007db6 <TIM_Base_SetConfig+0x62>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	4a18      	ldr	r2, [pc, #96]	; (8007e14 <TIM_Base_SetConfig+0xc0>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d108      	bne.n	8007dc8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007dbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	68db      	ldr	r3, [r3, #12]
 8007dc2:	68fa      	ldr	r2, [r7, #12]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007dce:	683b      	ldr	r3, [r7, #0]
 8007dd0:	695b      	ldr	r3, [r3, #20]
 8007dd2:	4313      	orrs	r3, r2
 8007dd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	68fa      	ldr	r2, [r7, #12]
 8007dda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	689a      	ldr	r2, [r3, #8]
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	681a      	ldr	r2, [r3, #0]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	4a07      	ldr	r2, [pc, #28]	; (8007e0c <TIM_Base_SetConfig+0xb8>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d103      	bne.n	8007dfc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	691a      	ldr	r2, [r3, #16]
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2201      	movs	r2, #1
 8007e00:	615a      	str	r2, [r3, #20]
}
 8007e02:	bf00      	nop
 8007e04:	3714      	adds	r7, #20
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bc80      	pop	{r7}
 8007e0a:	4770      	bx	lr
 8007e0c:	40012c00 	.word	0x40012c00
 8007e10:	40000400 	.word	0x40000400
 8007e14:	40000800 	.word	0x40000800

08007e18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e18:	b480      	push	{r7}
 8007e1a:	b087      	sub	sp, #28
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
 8007e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6a1b      	ldr	r3, [r3, #32]
 8007e26:	f023 0201 	bic.w	r2, r3, #1
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6a1b      	ldr	r3, [r3, #32]
 8007e32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	685b      	ldr	r3, [r3, #4]
 8007e38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	699b      	ldr	r3, [r3, #24]
 8007e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	f023 0303 	bic.w	r3, r3, #3
 8007e4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	68fa      	ldr	r2, [r7, #12]
 8007e56:	4313      	orrs	r3, r2
 8007e58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	f023 0302 	bic.w	r3, r3, #2
 8007e60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	689b      	ldr	r3, [r3, #8]
 8007e66:	697a      	ldr	r2, [r7, #20]
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	4a1c      	ldr	r2, [pc, #112]	; (8007ee0 <TIM_OC1_SetConfig+0xc8>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d10c      	bne.n	8007e8e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007e74:	697b      	ldr	r3, [r7, #20]
 8007e76:	f023 0308 	bic.w	r3, r3, #8
 8007e7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	68db      	ldr	r3, [r3, #12]
 8007e80:	697a      	ldr	r2, [r7, #20]
 8007e82:	4313      	orrs	r3, r2
 8007e84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	f023 0304 	bic.w	r3, r3, #4
 8007e8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	4a13      	ldr	r2, [pc, #76]	; (8007ee0 <TIM_OC1_SetConfig+0xc8>)
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d111      	bne.n	8007eba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007e96:	693b      	ldr	r3, [r7, #16]
 8007e98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007e9e:	693b      	ldr	r3, [r7, #16]
 8007ea0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007ea4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	695b      	ldr	r3, [r3, #20]
 8007eaa:	693a      	ldr	r2, [r7, #16]
 8007eac:	4313      	orrs	r3, r2
 8007eae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	699b      	ldr	r3, [r3, #24]
 8007eb4:	693a      	ldr	r2, [r7, #16]
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	693a      	ldr	r2, [r7, #16]
 8007ebe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	68fa      	ldr	r2, [r7, #12]
 8007ec4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	685a      	ldr	r2, [r3, #4]
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	697a      	ldr	r2, [r7, #20]
 8007ed2:	621a      	str	r2, [r3, #32]
}
 8007ed4:	bf00      	nop
 8007ed6:	371c      	adds	r7, #28
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	bc80      	pop	{r7}
 8007edc:	4770      	bx	lr
 8007ede:	bf00      	nop
 8007ee0:	40012c00 	.word	0x40012c00

08007ee4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b087      	sub	sp, #28
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
 8007eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	6a1b      	ldr	r3, [r3, #32]
 8007ef2:	f023 0210 	bic.w	r2, r3, #16
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6a1b      	ldr	r3, [r3, #32]
 8007efe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	685b      	ldr	r3, [r3, #4]
 8007f04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	699b      	ldr	r3, [r3, #24]
 8007f0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	021b      	lsls	r3, r3, #8
 8007f22:	68fa      	ldr	r2, [r7, #12]
 8007f24:	4313      	orrs	r3, r2
 8007f26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	f023 0320 	bic.w	r3, r3, #32
 8007f2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007f30:	683b      	ldr	r3, [r7, #0]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	011b      	lsls	r3, r3, #4
 8007f36:	697a      	ldr	r2, [r7, #20]
 8007f38:	4313      	orrs	r3, r2
 8007f3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	4a1d      	ldr	r2, [pc, #116]	; (8007fb4 <TIM_OC2_SetConfig+0xd0>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d10d      	bne.n	8007f60 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007f44:	697b      	ldr	r3, [r7, #20]
 8007f46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	68db      	ldr	r3, [r3, #12]
 8007f50:	011b      	lsls	r3, r3, #4
 8007f52:	697a      	ldr	r2, [r7, #20]
 8007f54:	4313      	orrs	r3, r2
 8007f56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007f58:	697b      	ldr	r3, [r7, #20]
 8007f5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007f5e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	4a14      	ldr	r2, [pc, #80]	; (8007fb4 <TIM_OC2_SetConfig+0xd0>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d113      	bne.n	8007f90 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007f68:	693b      	ldr	r3, [r7, #16]
 8007f6a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007f6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007f70:	693b      	ldr	r3, [r7, #16]
 8007f72:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007f76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	695b      	ldr	r3, [r3, #20]
 8007f7c:	009b      	lsls	r3, r3, #2
 8007f7e:	693a      	ldr	r2, [r7, #16]
 8007f80:	4313      	orrs	r3, r2
 8007f82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	699b      	ldr	r3, [r3, #24]
 8007f88:	009b      	lsls	r3, r3, #2
 8007f8a:	693a      	ldr	r2, [r7, #16]
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	693a      	ldr	r2, [r7, #16]
 8007f94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	68fa      	ldr	r2, [r7, #12]
 8007f9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	685a      	ldr	r2, [r3, #4]
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	697a      	ldr	r2, [r7, #20]
 8007fa8:	621a      	str	r2, [r3, #32]
}
 8007faa:	bf00      	nop
 8007fac:	371c      	adds	r7, #28
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	bc80      	pop	{r7}
 8007fb2:	4770      	bx	lr
 8007fb4:	40012c00 	.word	0x40012c00

08007fb8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b087      	sub	sp, #28
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
 8007fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6a1b      	ldr	r3, [r3, #32]
 8007fc6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6a1b      	ldr	r3, [r3, #32]
 8007fd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	685b      	ldr	r3, [r3, #4]
 8007fd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	69db      	ldr	r3, [r3, #28]
 8007fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fe6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	f023 0303 	bic.w	r3, r3, #3
 8007fee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	68fa      	ldr	r2, [r7, #12]
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008000:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	689b      	ldr	r3, [r3, #8]
 8008006:	021b      	lsls	r3, r3, #8
 8008008:	697a      	ldr	r2, [r7, #20]
 800800a:	4313      	orrs	r3, r2
 800800c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	4a1d      	ldr	r2, [pc, #116]	; (8008088 <TIM_OC3_SetConfig+0xd0>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d10d      	bne.n	8008032 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800801c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	68db      	ldr	r3, [r3, #12]
 8008022:	021b      	lsls	r3, r3, #8
 8008024:	697a      	ldr	r2, [r7, #20]
 8008026:	4313      	orrs	r3, r2
 8008028:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008030:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	4a14      	ldr	r2, [pc, #80]	; (8008088 <TIM_OC3_SetConfig+0xd0>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d113      	bne.n	8008062 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800803a:	693b      	ldr	r3, [r7, #16]
 800803c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008040:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008042:	693b      	ldr	r3, [r7, #16]
 8008044:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008048:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	695b      	ldr	r3, [r3, #20]
 800804e:	011b      	lsls	r3, r3, #4
 8008050:	693a      	ldr	r2, [r7, #16]
 8008052:	4313      	orrs	r3, r2
 8008054:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	699b      	ldr	r3, [r3, #24]
 800805a:	011b      	lsls	r3, r3, #4
 800805c:	693a      	ldr	r2, [r7, #16]
 800805e:	4313      	orrs	r3, r2
 8008060:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	693a      	ldr	r2, [r7, #16]
 8008066:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	68fa      	ldr	r2, [r7, #12]
 800806c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	685a      	ldr	r2, [r3, #4]
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	697a      	ldr	r2, [r7, #20]
 800807a:	621a      	str	r2, [r3, #32]
}
 800807c:	bf00      	nop
 800807e:	371c      	adds	r7, #28
 8008080:	46bd      	mov	sp, r7
 8008082:	bc80      	pop	{r7}
 8008084:	4770      	bx	lr
 8008086:	bf00      	nop
 8008088:	40012c00 	.word	0x40012c00

0800808c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800808c:	b480      	push	{r7}
 800808e:	b087      	sub	sp, #28
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	6a1b      	ldr	r3, [r3, #32]
 800809a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6a1b      	ldr	r3, [r3, #32]
 80080a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	69db      	ldr	r3, [r3, #28]
 80080b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80080c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	021b      	lsls	r3, r3, #8
 80080ca:	68fa      	ldr	r2, [r7, #12]
 80080cc:	4313      	orrs	r3, r2
 80080ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80080d0:	693b      	ldr	r3, [r7, #16]
 80080d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80080d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	031b      	lsls	r3, r3, #12
 80080de:	693a      	ldr	r2, [r7, #16]
 80080e0:	4313      	orrs	r3, r2
 80080e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	4a0f      	ldr	r2, [pc, #60]	; (8008124 <TIM_OC4_SetConfig+0x98>)
 80080e8:	4293      	cmp	r3, r2
 80080ea:	d109      	bne.n	8008100 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80080f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	695b      	ldr	r3, [r3, #20]
 80080f8:	019b      	lsls	r3, r3, #6
 80080fa:	697a      	ldr	r2, [r7, #20]
 80080fc:	4313      	orrs	r3, r2
 80080fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	697a      	ldr	r2, [r7, #20]
 8008104:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	68fa      	ldr	r2, [r7, #12]
 800810a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	685a      	ldr	r2, [r3, #4]
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	693a      	ldr	r2, [r7, #16]
 8008118:	621a      	str	r2, [r3, #32]
}
 800811a:	bf00      	nop
 800811c:	371c      	adds	r7, #28
 800811e:	46bd      	mov	sp, r7
 8008120:	bc80      	pop	{r7}
 8008122:	4770      	bx	lr
 8008124:	40012c00 	.word	0x40012c00

08008128 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008128:	b480      	push	{r7}
 800812a:	b087      	sub	sp, #28
 800812c:	af00      	add	r7, sp, #0
 800812e:	60f8      	str	r0, [r7, #12]
 8008130:	60b9      	str	r1, [r7, #8]
 8008132:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	f003 031f 	and.w	r3, r3, #31
 800813a:	2201      	movs	r2, #1
 800813c:	fa02 f303 	lsl.w	r3, r2, r3
 8008140:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	6a1a      	ldr	r2, [r3, #32]
 8008146:	697b      	ldr	r3, [r7, #20]
 8008148:	43db      	mvns	r3, r3
 800814a:	401a      	ands	r2, r3
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	6a1a      	ldr	r2, [r3, #32]
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	f003 031f 	and.w	r3, r3, #31
 800815a:	6879      	ldr	r1, [r7, #4]
 800815c:	fa01 f303 	lsl.w	r3, r1, r3
 8008160:	431a      	orrs	r2, r3
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	621a      	str	r2, [r3, #32]
}
 8008166:	bf00      	nop
 8008168:	371c      	adds	r7, #28
 800816a:	46bd      	mov	sp, r7
 800816c:	bc80      	pop	{r7}
 800816e:	4770      	bx	lr

08008170 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b084      	sub	sp, #16
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
 8008178:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	2204      	movs	r2, #4
 8008180:	6839      	ldr	r1, [r7, #0]
 8008182:	4618      	mov	r0, r3
 8008184:	f000 f81e 	bl	80081c4 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008196:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	689b      	ldr	r3, [r3, #8]
 800819e:	f003 0307 	and.w	r3, r3, #7
 80081a2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2b06      	cmp	r3, #6
 80081a8:	d007      	beq.n	80081ba <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	681a      	ldr	r2, [r3, #0]
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f042 0201 	orr.w	r2, r2, #1
 80081b8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80081ba:	2300      	movs	r3, #0
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3710      	adds	r7, #16
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}

080081c4 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b087      	sub	sp, #28
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	60f8      	str	r0, [r7, #12]
 80081cc:	60b9      	str	r1, [r7, #8]
 80081ce:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	f003 031f 	and.w	r3, r3, #31
 80081d6:	2204      	movs	r2, #4
 80081d8:	fa02 f303 	lsl.w	r3, r2, r3
 80081dc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	6a1a      	ldr	r2, [r3, #32]
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	43db      	mvns	r3, r3
 80081e6:	401a      	ands	r2, r3
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	6a1a      	ldr	r2, [r3, #32]
 80081f0:	68bb      	ldr	r3, [r7, #8]
 80081f2:	f003 031f 	and.w	r3, r3, #31
 80081f6:	6879      	ldr	r1, [r7, #4]
 80081f8:	fa01 f303 	lsl.w	r3, r1, r3
 80081fc:	431a      	orrs	r2, r3
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	621a      	str	r2, [r3, #32]
}
 8008202:	bf00      	nop
 8008204:	371c      	adds	r7, #28
 8008206:	46bd      	mov	sp, r7
 8008208:	bc80      	pop	{r7}
 800820a:	4770      	bx	lr

0800820c <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b082      	sub	sp, #8
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d101      	bne.n	800821e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800821a:	2301      	movs	r3, #1
 800821c:	e03f      	b.n	800829e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008224:	b2db      	uxtb	r3, r3
 8008226:	2b00      	cmp	r3, #0
 8008228:	d106      	bne.n	8008238 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2200      	movs	r2, #0
 800822e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f7fc f92e 	bl	8004494 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2224      	movs	r2, #36	; 0x24
 800823c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	68da      	ldr	r2, [r3, #12]
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800824e:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f000 fae3 	bl	800881c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	691a      	ldr	r2, [r3, #16]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008264:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	695a      	ldr	r2, [r3, #20]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008274:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	68da      	ldr	r2, [r3, #12]
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008284:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2200      	movs	r2, #0
 800828a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2220      	movs	r2, #32
 8008290:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2220      	movs	r2, #32
 8008298:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800829c:	2300      	movs	r3, #0
}
 800829e:	4618      	mov	r0, r3
 80082a0:	3708      	adds	r7, #8
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}

080082a6 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80082a6:	b480      	push	{r7}
 80082a8:	b085      	sub	sp, #20
 80082aa:	af00      	add	r7, sp, #0
 80082ac:	60f8      	str	r0, [r7, #12]
 80082ae:	60b9      	str	r1, [r7, #8]
 80082b0:	4613      	mov	r3, r2
 80082b2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80082ba:	b2db      	uxtb	r3, r3
 80082bc:	2b20      	cmp	r3, #32
 80082be:	d130      	bne.n	8008322 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d002      	beq.n	80082cc <HAL_UART_Transmit_IT+0x26>
 80082c6:	88fb      	ldrh	r3, [r7, #6]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d101      	bne.n	80082d0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80082cc:	2301      	movs	r3, #1
 80082ce:	e029      	b.n	8008324 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80082d6:	2b01      	cmp	r3, #1
 80082d8:	d101      	bne.n	80082de <HAL_UART_Transmit_IT+0x38>
 80082da:	2302      	movs	r3, #2
 80082dc:	e022      	b.n	8008324 <HAL_UART_Transmit_IT+0x7e>
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	2201      	movs	r2, #1
 80082e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	68ba      	ldr	r2, [r7, #8]
 80082ea:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	88fa      	ldrh	r2, [r7, #6]
 80082f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	88fa      	ldrh	r2, [r7, #6]
 80082f6:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2200      	movs	r2, #0
 80082fc:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	2221      	movs	r2, #33	; 0x21
 8008302:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	2200      	movs	r2, #0
 800830a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	68da      	ldr	r2, [r3, #12]
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800831c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800831e:	2300      	movs	r3, #0
 8008320:	e000      	b.n	8008324 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8008322:	2302      	movs	r3, #2
  }
}
 8008324:	4618      	mov	r0, r3
 8008326:	3714      	adds	r7, #20
 8008328:	46bd      	mov	sp, r7
 800832a:	bc80      	pop	{r7}
 800832c:	4770      	bx	lr

0800832e <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800832e:	b480      	push	{r7}
 8008330:	b085      	sub	sp, #20
 8008332:	af00      	add	r7, sp, #0
 8008334:	60f8      	str	r0, [r7, #12]
 8008336:	60b9      	str	r1, [r7, #8]
 8008338:	4613      	mov	r3, r2
 800833a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008342:	b2db      	uxtb	r3, r3
 8008344:	2b20      	cmp	r3, #32
 8008346:	d140      	bne.n	80083ca <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8008348:	68bb      	ldr	r3, [r7, #8]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d002      	beq.n	8008354 <HAL_UART_Receive_IT+0x26>
 800834e:	88fb      	ldrh	r3, [r7, #6]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d101      	bne.n	8008358 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008354:	2301      	movs	r3, #1
 8008356:	e039      	b.n	80083cc <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800835e:	2b01      	cmp	r3, #1
 8008360:	d101      	bne.n	8008366 <HAL_UART_Receive_IT+0x38>
 8008362:	2302      	movs	r3, #2
 8008364:	e032      	b.n	80083cc <HAL_UART_Receive_IT+0x9e>
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	2201      	movs	r2, #1
 800836a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	68ba      	ldr	r2, [r7, #8]
 8008372:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	88fa      	ldrh	r2, [r7, #6]
 8008378:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	88fa      	ldrh	r2, [r7, #6]
 800837e:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	2200      	movs	r2, #0
 8008384:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2222      	movs	r2, #34	; 0x22
 800838a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2200      	movs	r2, #0
 8008392:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	68da      	ldr	r2, [r3, #12]
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80083a4:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	695a      	ldr	r2, [r3, #20]
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f042 0201 	orr.w	r2, r2, #1
 80083b4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	68da      	ldr	r2, [r3, #12]
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	f042 0220 	orr.w	r2, r2, #32
 80083c4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80083c6:	2300      	movs	r3, #0
 80083c8:	e000      	b.n	80083cc <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80083ca:	2302      	movs	r3, #2
  }
}
 80083cc:	4618      	mov	r0, r3
 80083ce:	3714      	adds	r7, #20
 80083d0:	46bd      	mov	sp, r7
 80083d2:	bc80      	pop	{r7}
 80083d4:	4770      	bx	lr
	...

080083d8 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b088      	sub	sp, #32
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	68db      	ldr	r3, [r3, #12]
 80083ee:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	695b      	ldr	r3, [r3, #20]
 80083f6:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 80083f8:	2300      	movs	r3, #0
 80083fa:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 80083fc:	2300      	movs	r3, #0
 80083fe:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008400:	69fb      	ldr	r3, [r7, #28]
 8008402:	f003 030f 	and.w	r3, r3, #15
 8008406:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8008408:	693b      	ldr	r3, [r7, #16]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d10d      	bne.n	800842a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800840e:	69fb      	ldr	r3, [r7, #28]
 8008410:	f003 0320 	and.w	r3, r3, #32
 8008414:	2b00      	cmp	r3, #0
 8008416:	d008      	beq.n	800842a <HAL_UART_IRQHandler+0x52>
 8008418:	69bb      	ldr	r3, [r7, #24]
 800841a:	f003 0320 	and.w	r3, r3, #32
 800841e:	2b00      	cmp	r3, #0
 8008420:	d003      	beq.n	800842a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f000 f979 	bl	800871a <UART_Receive_IT>
      return;
 8008428:	e0cb      	b.n	80085c2 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800842a:	693b      	ldr	r3, [r7, #16]
 800842c:	2b00      	cmp	r3, #0
 800842e:	f000 80ab 	beq.w	8008588 <HAL_UART_IRQHandler+0x1b0>
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	f003 0301 	and.w	r3, r3, #1
 8008438:	2b00      	cmp	r3, #0
 800843a:	d105      	bne.n	8008448 <HAL_UART_IRQHandler+0x70>
 800843c:	69bb      	ldr	r3, [r7, #24]
 800843e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008442:	2b00      	cmp	r3, #0
 8008444:	f000 80a0 	beq.w	8008588 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008448:	69fb      	ldr	r3, [r7, #28]
 800844a:	f003 0301 	and.w	r3, r3, #1
 800844e:	2b00      	cmp	r3, #0
 8008450:	d00a      	beq.n	8008468 <HAL_UART_IRQHandler+0x90>
 8008452:	69bb      	ldr	r3, [r7, #24]
 8008454:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008458:	2b00      	cmp	r3, #0
 800845a:	d005      	beq.n	8008468 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008460:	f043 0201 	orr.w	r2, r3, #1
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008468:	69fb      	ldr	r3, [r7, #28]
 800846a:	f003 0304 	and.w	r3, r3, #4
 800846e:	2b00      	cmp	r3, #0
 8008470:	d00a      	beq.n	8008488 <HAL_UART_IRQHandler+0xb0>
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	f003 0301 	and.w	r3, r3, #1
 8008478:	2b00      	cmp	r3, #0
 800847a:	d005      	beq.n	8008488 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008480:	f043 0202 	orr.w	r2, r3, #2
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008488:	69fb      	ldr	r3, [r7, #28]
 800848a:	f003 0302 	and.w	r3, r3, #2
 800848e:	2b00      	cmp	r3, #0
 8008490:	d00a      	beq.n	80084a8 <HAL_UART_IRQHandler+0xd0>
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	f003 0301 	and.w	r3, r3, #1
 8008498:	2b00      	cmp	r3, #0
 800849a:	d005      	beq.n	80084a8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084a0:	f043 0204 	orr.w	r2, r3, #4
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80084a8:	69fb      	ldr	r3, [r7, #28]
 80084aa:	f003 0308 	and.w	r3, r3, #8
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d00a      	beq.n	80084c8 <HAL_UART_IRQHandler+0xf0>
 80084b2:	697b      	ldr	r3, [r7, #20]
 80084b4:	f003 0301 	and.w	r3, r3, #1
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d005      	beq.n	80084c8 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084c0:	f043 0208 	orr.w	r2, r3, #8
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d077      	beq.n	80085c0 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80084d0:	69fb      	ldr	r3, [r7, #28]
 80084d2:	f003 0320 	and.w	r3, r3, #32
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d007      	beq.n	80084ea <HAL_UART_IRQHandler+0x112>
 80084da:	69bb      	ldr	r3, [r7, #24]
 80084dc:	f003 0320 	and.w	r3, r3, #32
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d002      	beq.n	80084ea <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f000 f918 	bl	800871a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	695b      	ldr	r3, [r3, #20]
 80084f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	bf14      	ite	ne
 80084f8:	2301      	movne	r3, #1
 80084fa:	2300      	moveq	r3, #0
 80084fc:	b2db      	uxtb	r3, r3
 80084fe:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008504:	f003 0308 	and.w	r3, r3, #8
 8008508:	2b00      	cmp	r3, #0
 800850a:	d102      	bne.n	8008512 <HAL_UART_IRQHandler+0x13a>
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d031      	beq.n	8008576 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008512:	6878      	ldr	r0, [r7, #4]
 8008514:	f000 f863 	bl	80085de <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	695b      	ldr	r3, [r3, #20]
 800851e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008522:	2b00      	cmp	r3, #0
 8008524:	d023      	beq.n	800856e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	695a      	ldr	r2, [r3, #20]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008534:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800853a:	2b00      	cmp	r3, #0
 800853c:	d013      	beq.n	8008566 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008542:	4a21      	ldr	r2, [pc, #132]	; (80085c8 <HAL_UART_IRQHandler+0x1f0>)
 8008544:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800854a:	4618      	mov	r0, r3
 800854c:	f7fd fd6c 	bl	8006028 <HAL_DMA_Abort_IT>
 8008550:	4603      	mov	r3, r0
 8008552:	2b00      	cmp	r3, #0
 8008554:	d016      	beq.n	8008584 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800855a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800855c:	687a      	ldr	r2, [r7, #4]
 800855e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008560:	4610      	mov	r0, r2
 8008562:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008564:	e00e      	b.n	8008584 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f7fc f836 	bl	80045d8 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800856c:	e00a      	b.n	8008584 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	f7fc f832 	bl	80045d8 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008574:	e006      	b.n	8008584 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f7fc f82e 	bl	80045d8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2200      	movs	r2, #0
 8008580:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8008582:	e01d      	b.n	80085c0 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008584:	bf00      	nop
    return;
 8008586:	e01b      	b.n	80085c0 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008588:	69fb      	ldr	r3, [r7, #28]
 800858a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800858e:	2b00      	cmp	r3, #0
 8008590:	d008      	beq.n	80085a4 <HAL_UART_IRQHandler+0x1cc>
 8008592:	69bb      	ldr	r3, [r7, #24]
 8008594:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008598:	2b00      	cmp	r3, #0
 800859a:	d003      	beq.n	80085a4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f000 f84f 	bl	8008640 <UART_Transmit_IT>
    return;
 80085a2:	e00e      	b.n	80085c2 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80085a4:	69fb      	ldr	r3, [r7, #28]
 80085a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d009      	beq.n	80085c2 <HAL_UART_IRQHandler+0x1ea>
 80085ae:	69bb      	ldr	r3, [r7, #24]
 80085b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d004      	beq.n	80085c2 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	f000 f896 	bl	80086ea <UART_EndTransmit_IT>
    return;
 80085be:	e000      	b.n	80085c2 <HAL_UART_IRQHandler+0x1ea>
    return;
 80085c0:	bf00      	nop
  }
}
 80085c2:	3720      	adds	r7, #32
 80085c4:	46bd      	mov	sp, r7
 80085c6:	bd80      	pop	{r7, pc}
 80085c8:	08008619 	.word	0x08008619

080085cc <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80085cc:	b480      	push	{r7}
 80085ce:	b083      	sub	sp, #12
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 80085d4:	bf00      	nop
 80085d6:	370c      	adds	r7, #12
 80085d8:	46bd      	mov	sp, r7
 80085da:	bc80      	pop	{r7}
 80085dc:	4770      	bx	lr

080085de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80085de:	b480      	push	{r7}
 80085e0:	b083      	sub	sp, #12
 80085e2:	af00      	add	r7, sp, #0
 80085e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	68da      	ldr	r2, [r3, #12]
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80085f4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	695a      	ldr	r2, [r3, #20]
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f022 0201 	bic.w	r2, r2, #1
 8008604:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2220      	movs	r2, #32
 800860a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800860e:	bf00      	nop
 8008610:	370c      	adds	r7, #12
 8008612:	46bd      	mov	sp, r7
 8008614:	bc80      	pop	{r7}
 8008616:	4770      	bx	lr

08008618 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b084      	sub	sp, #16
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008624:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	2200      	movs	r2, #0
 800862a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	2200      	movs	r2, #0
 8008630:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8008632:	68f8      	ldr	r0, [r7, #12]
 8008634:	f7fb ffd0 	bl	80045d8 <HAL_UART_ErrorCallback>
}
 8008638:	bf00      	nop
 800863a:	3710      	adds	r7, #16
 800863c:	46bd      	mov	sp, r7
 800863e:	bd80      	pop	{r7, pc}

08008640 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008640:	b480      	push	{r7}
 8008642:	b085      	sub	sp, #20
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800864e:	b2db      	uxtb	r3, r3
 8008650:	2b21      	cmp	r3, #33	; 0x21
 8008652:	d144      	bne.n	80086de <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	689b      	ldr	r3, [r3, #8]
 8008658:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800865c:	d11a      	bne.n	8008694 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6a1b      	ldr	r3, [r3, #32]
 8008662:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	881b      	ldrh	r3, [r3, #0]
 8008668:	461a      	mov	r2, r3
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008672:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	691b      	ldr	r3, [r3, #16]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d105      	bne.n	8008688 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6a1b      	ldr	r3, [r3, #32]
 8008680:	1c9a      	adds	r2, r3, #2
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	621a      	str	r2, [r3, #32]
 8008686:	e00e      	b.n	80086a6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	6a1b      	ldr	r3, [r3, #32]
 800868c:	1c5a      	adds	r2, r3, #1
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	621a      	str	r2, [r3, #32]
 8008692:	e008      	b.n	80086a6 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6a1b      	ldr	r3, [r3, #32]
 8008698:	1c59      	adds	r1, r3, #1
 800869a:	687a      	ldr	r2, [r7, #4]
 800869c:	6211      	str	r1, [r2, #32]
 800869e:	781a      	ldrb	r2, [r3, #0]
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80086aa:	b29b      	uxth	r3, r3
 80086ac:	3b01      	subs	r3, #1
 80086ae:	b29b      	uxth	r3, r3
 80086b0:	687a      	ldr	r2, [r7, #4]
 80086b2:	4619      	mov	r1, r3
 80086b4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d10f      	bne.n	80086da <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	68da      	ldr	r2, [r3, #12]
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80086c8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	68da      	ldr	r2, [r3, #12]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80086d8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80086da:	2300      	movs	r3, #0
 80086dc:	e000      	b.n	80086e0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80086de:	2302      	movs	r3, #2
  }
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	3714      	adds	r7, #20
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bc80      	pop	{r7}
 80086e8:	4770      	bx	lr

080086ea <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80086ea:	b580      	push	{r7, lr}
 80086ec:	b082      	sub	sp, #8
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	68da      	ldr	r2, [r3, #12]
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008700:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2220      	movs	r2, #32
 8008706:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f7ff ff5e 	bl	80085cc <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8008710:	2300      	movs	r3, #0
}
 8008712:	4618      	mov	r0, r3
 8008714:	3708      	adds	r7, #8
 8008716:	46bd      	mov	sp, r7
 8008718:	bd80      	pop	{r7, pc}

0800871a <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800871a:	b580      	push	{r7, lr}
 800871c:	b084      	sub	sp, #16
 800871e:	af00      	add	r7, sp, #0
 8008720:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008728:	b2db      	uxtb	r3, r3
 800872a:	2b22      	cmp	r3, #34	; 0x22
 800872c:	d171      	bne.n	8008812 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	689b      	ldr	r3, [r3, #8]
 8008732:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008736:	d123      	bne.n	8008780 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800873c:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	691b      	ldr	r3, [r3, #16]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d10e      	bne.n	8008764 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	b29b      	uxth	r3, r3
 800874e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008752:	b29a      	uxth	r2, r3
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800875c:	1c9a      	adds	r2, r3, #2
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	629a      	str	r2, [r3, #40]	; 0x28
 8008762:	e029      	b.n	80087b8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	b29b      	uxth	r3, r3
 800876c:	b2db      	uxtb	r3, r3
 800876e:	b29a      	uxth	r2, r3
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008778:	1c5a      	adds	r2, r3, #1
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	629a      	str	r2, [r3, #40]	; 0x28
 800877e:	e01b      	b.n	80087b8 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	691b      	ldr	r3, [r3, #16]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d10a      	bne.n	800879e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	6858      	ldr	r0, [r3, #4]
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008792:	1c59      	adds	r1, r3, #1
 8008794:	687a      	ldr	r2, [r7, #4]
 8008796:	6291      	str	r1, [r2, #40]	; 0x28
 8008798:	b2c2      	uxtb	r2, r0
 800879a:	701a      	strb	r2, [r3, #0]
 800879c:	e00c      	b.n	80087b8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	685b      	ldr	r3, [r3, #4]
 80087a4:	b2da      	uxtb	r2, r3
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087aa:	1c58      	adds	r0, r3, #1
 80087ac:	6879      	ldr	r1, [r7, #4]
 80087ae:	6288      	str	r0, [r1, #40]	; 0x28
 80087b0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80087b4:	b2d2      	uxtb	r2, r2
 80087b6:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80087bc:	b29b      	uxth	r3, r3
 80087be:	3b01      	subs	r3, #1
 80087c0:	b29b      	uxth	r3, r3
 80087c2:	687a      	ldr	r2, [r7, #4]
 80087c4:	4619      	mov	r1, r3
 80087c6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d120      	bne.n	800880e <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	68da      	ldr	r2, [r3, #12]
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f022 0220 	bic.w	r2, r2, #32
 80087da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	68da      	ldr	r2, [r3, #12]
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80087ea:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	695a      	ldr	r2, [r3, #20]
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f022 0201 	bic.w	r2, r2, #1
 80087fa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2220      	movs	r2, #32
 8008800:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f7fb fdf3 	bl	80043f0 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800880a:	2300      	movs	r3, #0
 800880c:	e002      	b.n	8008814 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800880e:	2300      	movs	r3, #0
 8008810:	e000      	b.n	8008814 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8008812:	2302      	movs	r3, #2
  }
}
 8008814:	4618      	mov	r0, r3
 8008816:	3710      	adds	r7, #16
 8008818:	46bd      	mov	sp, r7
 800881a:	bd80      	pop	{r7, pc}

0800881c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800881c:	b5b0      	push	{r4, r5, r7, lr}
 800881e:	b084      	sub	sp, #16
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8008824:	2300      	movs	r3, #0
 8008826:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	691b      	ldr	r3, [r3, #16]
 800882e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	68da      	ldr	r2, [r3, #12]
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	430a      	orrs	r2, r1
 800883c:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	689a      	ldr	r2, [r3, #8]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	691b      	ldr	r3, [r3, #16]
 8008846:	431a      	orrs	r2, r3
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	695b      	ldr	r3, [r3, #20]
 800884c:	4313      	orrs	r3, r2
 800884e:	68fa      	ldr	r2, [r7, #12]
 8008850:	4313      	orrs	r3, r2
 8008852:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	68db      	ldr	r3, [r3, #12]
 800885a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800885e:	f023 030c 	bic.w	r3, r3, #12
 8008862:	687a      	ldr	r2, [r7, #4]
 8008864:	6812      	ldr	r2, [r2, #0]
 8008866:	68f9      	ldr	r1, [r7, #12]
 8008868:	430b      	orrs	r3, r1
 800886a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	695b      	ldr	r3, [r3, #20]
 8008872:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	699a      	ldr	r2, [r3, #24]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	430a      	orrs	r2, r1
 8008880:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	4a6f      	ldr	r2, [pc, #444]	; (8008a44 <UART_SetConfig+0x228>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d16b      	bne.n	8008964 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800888c:	f7fe fae4 	bl	8006e58 <HAL_RCC_GetPCLK2Freq>
 8008890:	4602      	mov	r2, r0
 8008892:	4613      	mov	r3, r2
 8008894:	009b      	lsls	r3, r3, #2
 8008896:	4413      	add	r3, r2
 8008898:	009a      	lsls	r2, r3, #2
 800889a:	441a      	add	r2, r3
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	009b      	lsls	r3, r3, #2
 80088a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80088a6:	4a68      	ldr	r2, [pc, #416]	; (8008a48 <UART_SetConfig+0x22c>)
 80088a8:	fba2 2303 	umull	r2, r3, r2, r3
 80088ac:	095b      	lsrs	r3, r3, #5
 80088ae:	011c      	lsls	r4, r3, #4
 80088b0:	f7fe fad2 	bl	8006e58 <HAL_RCC_GetPCLK2Freq>
 80088b4:	4602      	mov	r2, r0
 80088b6:	4613      	mov	r3, r2
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	4413      	add	r3, r2
 80088bc:	009a      	lsls	r2, r3, #2
 80088be:	441a      	add	r2, r3
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	685b      	ldr	r3, [r3, #4]
 80088c4:	009b      	lsls	r3, r3, #2
 80088c6:	fbb2 f5f3 	udiv	r5, r2, r3
 80088ca:	f7fe fac5 	bl	8006e58 <HAL_RCC_GetPCLK2Freq>
 80088ce:	4602      	mov	r2, r0
 80088d0:	4613      	mov	r3, r2
 80088d2:	009b      	lsls	r3, r3, #2
 80088d4:	4413      	add	r3, r2
 80088d6:	009a      	lsls	r2, r3, #2
 80088d8:	441a      	add	r2, r3
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	685b      	ldr	r3, [r3, #4]
 80088de:	009b      	lsls	r3, r3, #2
 80088e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80088e4:	4a58      	ldr	r2, [pc, #352]	; (8008a48 <UART_SetConfig+0x22c>)
 80088e6:	fba2 2303 	umull	r2, r3, r2, r3
 80088ea:	095b      	lsrs	r3, r3, #5
 80088ec:	2264      	movs	r2, #100	; 0x64
 80088ee:	fb02 f303 	mul.w	r3, r2, r3
 80088f2:	1aeb      	subs	r3, r5, r3
 80088f4:	011b      	lsls	r3, r3, #4
 80088f6:	3332      	adds	r3, #50	; 0x32
 80088f8:	4a53      	ldr	r2, [pc, #332]	; (8008a48 <UART_SetConfig+0x22c>)
 80088fa:	fba2 2303 	umull	r2, r3, r2, r3
 80088fe:	095b      	lsrs	r3, r3, #5
 8008900:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008904:	441c      	add	r4, r3
 8008906:	f7fe faa7 	bl	8006e58 <HAL_RCC_GetPCLK2Freq>
 800890a:	4602      	mov	r2, r0
 800890c:	4613      	mov	r3, r2
 800890e:	009b      	lsls	r3, r3, #2
 8008910:	4413      	add	r3, r2
 8008912:	009a      	lsls	r2, r3, #2
 8008914:	441a      	add	r2, r3
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	009b      	lsls	r3, r3, #2
 800891c:	fbb2 f5f3 	udiv	r5, r2, r3
 8008920:	f7fe fa9a 	bl	8006e58 <HAL_RCC_GetPCLK2Freq>
 8008924:	4602      	mov	r2, r0
 8008926:	4613      	mov	r3, r2
 8008928:	009b      	lsls	r3, r3, #2
 800892a:	4413      	add	r3, r2
 800892c:	009a      	lsls	r2, r3, #2
 800892e:	441a      	add	r2, r3
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	685b      	ldr	r3, [r3, #4]
 8008934:	009b      	lsls	r3, r3, #2
 8008936:	fbb2 f3f3 	udiv	r3, r2, r3
 800893a:	4a43      	ldr	r2, [pc, #268]	; (8008a48 <UART_SetConfig+0x22c>)
 800893c:	fba2 2303 	umull	r2, r3, r2, r3
 8008940:	095b      	lsrs	r3, r3, #5
 8008942:	2264      	movs	r2, #100	; 0x64
 8008944:	fb02 f303 	mul.w	r3, r2, r3
 8008948:	1aeb      	subs	r3, r5, r3
 800894a:	011b      	lsls	r3, r3, #4
 800894c:	3332      	adds	r3, #50	; 0x32
 800894e:	4a3e      	ldr	r2, [pc, #248]	; (8008a48 <UART_SetConfig+0x22c>)
 8008950:	fba2 2303 	umull	r2, r3, r2, r3
 8008954:	095b      	lsrs	r3, r3, #5
 8008956:	f003 020f 	and.w	r2, r3, #15
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4422      	add	r2, r4
 8008960:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8008962:	e06a      	b.n	8008a3a <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8008964:	f7fe fa64 	bl	8006e30 <HAL_RCC_GetPCLK1Freq>
 8008968:	4602      	mov	r2, r0
 800896a:	4613      	mov	r3, r2
 800896c:	009b      	lsls	r3, r3, #2
 800896e:	4413      	add	r3, r2
 8008970:	009a      	lsls	r2, r3, #2
 8008972:	441a      	add	r2, r3
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	685b      	ldr	r3, [r3, #4]
 8008978:	009b      	lsls	r3, r3, #2
 800897a:	fbb2 f3f3 	udiv	r3, r2, r3
 800897e:	4a32      	ldr	r2, [pc, #200]	; (8008a48 <UART_SetConfig+0x22c>)
 8008980:	fba2 2303 	umull	r2, r3, r2, r3
 8008984:	095b      	lsrs	r3, r3, #5
 8008986:	011c      	lsls	r4, r3, #4
 8008988:	f7fe fa52 	bl	8006e30 <HAL_RCC_GetPCLK1Freq>
 800898c:	4602      	mov	r2, r0
 800898e:	4613      	mov	r3, r2
 8008990:	009b      	lsls	r3, r3, #2
 8008992:	4413      	add	r3, r2
 8008994:	009a      	lsls	r2, r3, #2
 8008996:	441a      	add	r2, r3
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	685b      	ldr	r3, [r3, #4]
 800899c:	009b      	lsls	r3, r3, #2
 800899e:	fbb2 f5f3 	udiv	r5, r2, r3
 80089a2:	f7fe fa45 	bl	8006e30 <HAL_RCC_GetPCLK1Freq>
 80089a6:	4602      	mov	r2, r0
 80089a8:	4613      	mov	r3, r2
 80089aa:	009b      	lsls	r3, r3, #2
 80089ac:	4413      	add	r3, r2
 80089ae:	009a      	lsls	r2, r3, #2
 80089b0:	441a      	add	r2, r3
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	685b      	ldr	r3, [r3, #4]
 80089b6:	009b      	lsls	r3, r3, #2
 80089b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80089bc:	4a22      	ldr	r2, [pc, #136]	; (8008a48 <UART_SetConfig+0x22c>)
 80089be:	fba2 2303 	umull	r2, r3, r2, r3
 80089c2:	095b      	lsrs	r3, r3, #5
 80089c4:	2264      	movs	r2, #100	; 0x64
 80089c6:	fb02 f303 	mul.w	r3, r2, r3
 80089ca:	1aeb      	subs	r3, r5, r3
 80089cc:	011b      	lsls	r3, r3, #4
 80089ce:	3332      	adds	r3, #50	; 0x32
 80089d0:	4a1d      	ldr	r2, [pc, #116]	; (8008a48 <UART_SetConfig+0x22c>)
 80089d2:	fba2 2303 	umull	r2, r3, r2, r3
 80089d6:	095b      	lsrs	r3, r3, #5
 80089d8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80089dc:	441c      	add	r4, r3
 80089de:	f7fe fa27 	bl	8006e30 <HAL_RCC_GetPCLK1Freq>
 80089e2:	4602      	mov	r2, r0
 80089e4:	4613      	mov	r3, r2
 80089e6:	009b      	lsls	r3, r3, #2
 80089e8:	4413      	add	r3, r2
 80089ea:	009a      	lsls	r2, r3, #2
 80089ec:	441a      	add	r2, r3
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	685b      	ldr	r3, [r3, #4]
 80089f2:	009b      	lsls	r3, r3, #2
 80089f4:	fbb2 f5f3 	udiv	r5, r2, r3
 80089f8:	f7fe fa1a 	bl	8006e30 <HAL_RCC_GetPCLK1Freq>
 80089fc:	4602      	mov	r2, r0
 80089fe:	4613      	mov	r3, r2
 8008a00:	009b      	lsls	r3, r3, #2
 8008a02:	4413      	add	r3, r2
 8008a04:	009a      	lsls	r2, r3, #2
 8008a06:	441a      	add	r2, r3
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	685b      	ldr	r3, [r3, #4]
 8008a0c:	009b      	lsls	r3, r3, #2
 8008a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a12:	4a0d      	ldr	r2, [pc, #52]	; (8008a48 <UART_SetConfig+0x22c>)
 8008a14:	fba2 2303 	umull	r2, r3, r2, r3
 8008a18:	095b      	lsrs	r3, r3, #5
 8008a1a:	2264      	movs	r2, #100	; 0x64
 8008a1c:	fb02 f303 	mul.w	r3, r2, r3
 8008a20:	1aeb      	subs	r3, r5, r3
 8008a22:	011b      	lsls	r3, r3, #4
 8008a24:	3332      	adds	r3, #50	; 0x32
 8008a26:	4a08      	ldr	r2, [pc, #32]	; (8008a48 <UART_SetConfig+0x22c>)
 8008a28:	fba2 2303 	umull	r2, r3, r2, r3
 8008a2c:	095b      	lsrs	r3, r3, #5
 8008a2e:	f003 020f 	and.w	r2, r3, #15
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	4422      	add	r2, r4
 8008a38:	609a      	str	r2, [r3, #8]
}
 8008a3a:	bf00      	nop
 8008a3c:	3710      	adds	r7, #16
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bdb0      	pop	{r4, r5, r7, pc}
 8008a42:	bf00      	nop
 8008a44:	40013800 	.word	0x40013800
 8008a48:	51eb851f 	.word	0x51eb851f

08008a4c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8008a4c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8008a4e:	e003      	b.n	8008a58 <LoopCopyDataInit>

08008a50 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8008a50:	4b12      	ldr	r3, [pc, #72]	; (8008a9c <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8008a52:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8008a54:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8008a56:	3104      	adds	r1, #4

08008a58 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8008a58:	4811      	ldr	r0, [pc, #68]	; (8008aa0 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8008a5a:	4b12      	ldr	r3, [pc, #72]	; (8008aa4 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8008a5c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8008a5e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8008a60:	d3f6      	bcc.n	8008a50 <CopyDataInit>
  ldr r2, =_sbss
 8008a62:	4a11      	ldr	r2, [pc, #68]	; (8008aa8 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8008a64:	e002      	b.n	8008a6c <LoopFillZerobss>

08008a66 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8008a66:	2300      	movs	r3, #0
  str r3, [r2], #4
 8008a68:	f842 3b04 	str.w	r3, [r2], #4

08008a6c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8008a6c:	4b0f      	ldr	r3, [pc, #60]	; (8008aac <LoopPaintStack+0x30>)
  cmp r2, r3
 8008a6e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8008a70:	d3f9      	bcc.n	8008a66 <FillZerobss>

  ldr r3, =0x55555555
 8008a72:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8008a76:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8008a7a:	4a0c      	ldr	r2, [pc, #48]	; (8008aac <LoopPaintStack+0x30>)

08008a7c <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8008a7c:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8008a80:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8008a82:	d1fb      	bne.n	8008a7c <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008a84:	f7fb ff44 	bl	8004910 <SystemInit>
    bl  SystemCoreClockUpdate
 8008a88:	f7fb ff76 	bl	8004978 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8008a8c:	f7fa fae2 	bl	8003054 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8008a90:	f000 f816 	bl	8008ac0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8008a94:	f7f8 ffa4 	bl	80019e0 <main>
  b Infinite_Loop
 8008a98:	f000 b80a 	b.w	8008ab0 <Default_Handler>
  ldr r3, =_sidata
 8008a9c:	08010a1c 	.word	0x08010a1c
  ldr r0, =_sdata
 8008aa0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8008aa4:	20000a0c 	.word	0x20000a0c
  ldr r2, =_sbss
 8008aa8:	20000a0c 	.word	0x20000a0c
  ldr r3, = _ebss
 8008aac:	200010f4 	.word	0x200010f4

08008ab0 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008ab0:	e7fe      	b.n	8008ab0 <Default_Handler>
	...

08008ab4 <__errno>:
 8008ab4:	4b01      	ldr	r3, [pc, #4]	; (8008abc <__errno+0x8>)
 8008ab6:	6818      	ldr	r0, [r3, #0]
 8008ab8:	4770      	bx	lr
 8008aba:	bf00      	nop
 8008abc:	2000005c 	.word	0x2000005c

08008ac0 <__libc_init_array>:
 8008ac0:	b570      	push	{r4, r5, r6, lr}
 8008ac2:	2600      	movs	r6, #0
 8008ac4:	4d0c      	ldr	r5, [pc, #48]	; (8008af8 <__libc_init_array+0x38>)
 8008ac6:	4c0d      	ldr	r4, [pc, #52]	; (8008afc <__libc_init_array+0x3c>)
 8008ac8:	1b64      	subs	r4, r4, r5
 8008aca:	10a4      	asrs	r4, r4, #2
 8008acc:	42a6      	cmp	r6, r4
 8008ace:	d109      	bne.n	8008ae4 <__libc_init_array+0x24>
 8008ad0:	f007 f8d4 	bl	800fc7c <_init>
 8008ad4:	2600      	movs	r6, #0
 8008ad6:	4d0a      	ldr	r5, [pc, #40]	; (8008b00 <__libc_init_array+0x40>)
 8008ad8:	4c0a      	ldr	r4, [pc, #40]	; (8008b04 <__libc_init_array+0x44>)
 8008ada:	1b64      	subs	r4, r4, r5
 8008adc:	10a4      	asrs	r4, r4, #2
 8008ade:	42a6      	cmp	r6, r4
 8008ae0:	d105      	bne.n	8008aee <__libc_init_array+0x2e>
 8008ae2:	bd70      	pop	{r4, r5, r6, pc}
 8008ae4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ae8:	4798      	blx	r3
 8008aea:	3601      	adds	r6, #1
 8008aec:	e7ee      	b.n	8008acc <__libc_init_array+0xc>
 8008aee:	f855 3b04 	ldr.w	r3, [r5], #4
 8008af2:	4798      	blx	r3
 8008af4:	3601      	adds	r6, #1
 8008af6:	e7f2      	b.n	8008ade <__libc_init_array+0x1e>
 8008af8:	08010a10 	.word	0x08010a10
 8008afc:	08010a10 	.word	0x08010a10
 8008b00:	08010a10 	.word	0x08010a10
 8008b04:	08010a18 	.word	0x08010a18

08008b08 <malloc>:
 8008b08:	4b02      	ldr	r3, [pc, #8]	; (8008b14 <malloc+0xc>)
 8008b0a:	4601      	mov	r1, r0
 8008b0c:	6818      	ldr	r0, [r3, #0]
 8008b0e:	f000 b803 	b.w	8008b18 <_malloc_r>
 8008b12:	bf00      	nop
 8008b14:	2000005c 	.word	0x2000005c

08008b18 <_malloc_r>:
 8008b18:	f101 030b 	add.w	r3, r1, #11
 8008b1c:	2b16      	cmp	r3, #22
 8008b1e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b22:	4605      	mov	r5, r0
 8008b24:	d906      	bls.n	8008b34 <_malloc_r+0x1c>
 8008b26:	f033 0707 	bics.w	r7, r3, #7
 8008b2a:	d504      	bpl.n	8008b36 <_malloc_r+0x1e>
 8008b2c:	230c      	movs	r3, #12
 8008b2e:	602b      	str	r3, [r5, #0]
 8008b30:	2400      	movs	r4, #0
 8008b32:	e1ae      	b.n	8008e92 <_malloc_r+0x37a>
 8008b34:	2710      	movs	r7, #16
 8008b36:	42b9      	cmp	r1, r7
 8008b38:	d8f8      	bhi.n	8008b2c <_malloc_r+0x14>
 8008b3a:	4628      	mov	r0, r5
 8008b3c:	f000 fa36 	bl	8008fac <__malloc_lock>
 8008b40:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8008b44:	4ec3      	ldr	r6, [pc, #780]	; (8008e54 <_malloc_r+0x33c>)
 8008b46:	d238      	bcs.n	8008bba <_malloc_r+0xa2>
 8008b48:	f107 0208 	add.w	r2, r7, #8
 8008b4c:	4432      	add	r2, r6
 8008b4e:	6854      	ldr	r4, [r2, #4]
 8008b50:	f1a2 0108 	sub.w	r1, r2, #8
 8008b54:	428c      	cmp	r4, r1
 8008b56:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8008b5a:	d102      	bne.n	8008b62 <_malloc_r+0x4a>
 8008b5c:	68d4      	ldr	r4, [r2, #12]
 8008b5e:	42a2      	cmp	r2, r4
 8008b60:	d010      	beq.n	8008b84 <_malloc_r+0x6c>
 8008b62:	6863      	ldr	r3, [r4, #4]
 8008b64:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8008b68:	f023 0303 	bic.w	r3, r3, #3
 8008b6c:	60ca      	str	r2, [r1, #12]
 8008b6e:	4423      	add	r3, r4
 8008b70:	6091      	str	r1, [r2, #8]
 8008b72:	685a      	ldr	r2, [r3, #4]
 8008b74:	f042 0201 	orr.w	r2, r2, #1
 8008b78:	605a      	str	r2, [r3, #4]
 8008b7a:	4628      	mov	r0, r5
 8008b7c:	f000 fa1c 	bl	8008fb8 <__malloc_unlock>
 8008b80:	3408      	adds	r4, #8
 8008b82:	e186      	b.n	8008e92 <_malloc_r+0x37a>
 8008b84:	3302      	adds	r3, #2
 8008b86:	4ab4      	ldr	r2, [pc, #720]	; (8008e58 <_malloc_r+0x340>)
 8008b88:	6934      	ldr	r4, [r6, #16]
 8008b8a:	4611      	mov	r1, r2
 8008b8c:	4294      	cmp	r4, r2
 8008b8e:	d077      	beq.n	8008c80 <_malloc_r+0x168>
 8008b90:	6860      	ldr	r0, [r4, #4]
 8008b92:	f020 0c03 	bic.w	ip, r0, #3
 8008b96:	ebac 0007 	sub.w	r0, ip, r7
 8008b9a:	280f      	cmp	r0, #15
 8008b9c:	dd48      	ble.n	8008c30 <_malloc_r+0x118>
 8008b9e:	19e1      	adds	r1, r4, r7
 8008ba0:	f040 0301 	orr.w	r3, r0, #1
 8008ba4:	f047 0701 	orr.w	r7, r7, #1
 8008ba8:	6067      	str	r7, [r4, #4]
 8008baa:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8008bae:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8008bb2:	604b      	str	r3, [r1, #4]
 8008bb4:	f844 000c 	str.w	r0, [r4, ip]
 8008bb8:	e7df      	b.n	8008b7a <_malloc_r+0x62>
 8008bba:	0a7b      	lsrs	r3, r7, #9
 8008bbc:	d02a      	beq.n	8008c14 <_malloc_r+0xfc>
 8008bbe:	2b04      	cmp	r3, #4
 8008bc0:	d812      	bhi.n	8008be8 <_malloc_r+0xd0>
 8008bc2:	09bb      	lsrs	r3, r7, #6
 8008bc4:	3338      	adds	r3, #56	; 0x38
 8008bc6:	1c5a      	adds	r2, r3, #1
 8008bc8:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8008bcc:	6854      	ldr	r4, [r2, #4]
 8008bce:	f1a2 0c08 	sub.w	ip, r2, #8
 8008bd2:	4564      	cmp	r4, ip
 8008bd4:	d006      	beq.n	8008be4 <_malloc_r+0xcc>
 8008bd6:	6862      	ldr	r2, [r4, #4]
 8008bd8:	f022 0203 	bic.w	r2, r2, #3
 8008bdc:	1bd0      	subs	r0, r2, r7
 8008bde:	280f      	cmp	r0, #15
 8008be0:	dd1c      	ble.n	8008c1c <_malloc_r+0x104>
 8008be2:	3b01      	subs	r3, #1
 8008be4:	3301      	adds	r3, #1
 8008be6:	e7ce      	b.n	8008b86 <_malloc_r+0x6e>
 8008be8:	2b14      	cmp	r3, #20
 8008bea:	d801      	bhi.n	8008bf0 <_malloc_r+0xd8>
 8008bec:	335b      	adds	r3, #91	; 0x5b
 8008bee:	e7ea      	b.n	8008bc6 <_malloc_r+0xae>
 8008bf0:	2b54      	cmp	r3, #84	; 0x54
 8008bf2:	d802      	bhi.n	8008bfa <_malloc_r+0xe2>
 8008bf4:	0b3b      	lsrs	r3, r7, #12
 8008bf6:	336e      	adds	r3, #110	; 0x6e
 8008bf8:	e7e5      	b.n	8008bc6 <_malloc_r+0xae>
 8008bfa:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8008bfe:	d802      	bhi.n	8008c06 <_malloc_r+0xee>
 8008c00:	0bfb      	lsrs	r3, r7, #15
 8008c02:	3377      	adds	r3, #119	; 0x77
 8008c04:	e7df      	b.n	8008bc6 <_malloc_r+0xae>
 8008c06:	f240 5254 	movw	r2, #1364	; 0x554
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d804      	bhi.n	8008c18 <_malloc_r+0x100>
 8008c0e:	0cbb      	lsrs	r3, r7, #18
 8008c10:	337c      	adds	r3, #124	; 0x7c
 8008c12:	e7d8      	b.n	8008bc6 <_malloc_r+0xae>
 8008c14:	233f      	movs	r3, #63	; 0x3f
 8008c16:	e7d6      	b.n	8008bc6 <_malloc_r+0xae>
 8008c18:	237e      	movs	r3, #126	; 0x7e
 8008c1a:	e7d4      	b.n	8008bc6 <_malloc_r+0xae>
 8008c1c:	2800      	cmp	r0, #0
 8008c1e:	68e1      	ldr	r1, [r4, #12]
 8008c20:	db04      	blt.n	8008c2c <_malloc_r+0x114>
 8008c22:	68a3      	ldr	r3, [r4, #8]
 8008c24:	60d9      	str	r1, [r3, #12]
 8008c26:	608b      	str	r3, [r1, #8]
 8008c28:	18a3      	adds	r3, r4, r2
 8008c2a:	e7a2      	b.n	8008b72 <_malloc_r+0x5a>
 8008c2c:	460c      	mov	r4, r1
 8008c2e:	e7d0      	b.n	8008bd2 <_malloc_r+0xba>
 8008c30:	2800      	cmp	r0, #0
 8008c32:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8008c36:	db07      	blt.n	8008c48 <_malloc_r+0x130>
 8008c38:	44a4      	add	ip, r4
 8008c3a:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8008c3e:	f043 0301 	orr.w	r3, r3, #1
 8008c42:	f8cc 3004 	str.w	r3, [ip, #4]
 8008c46:	e798      	b.n	8008b7a <_malloc_r+0x62>
 8008c48:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8008c4c:	6870      	ldr	r0, [r6, #4]
 8008c4e:	f080 809e 	bcs.w	8008d8e <_malloc_r+0x276>
 8008c52:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8008c56:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8008c5a:	f04f 0c01 	mov.w	ip, #1
 8008c5e:	fa0c fc0e 	lsl.w	ip, ip, lr
 8008c62:	ea4c 0000 	orr.w	r0, ip, r0
 8008c66:	3201      	adds	r2, #1
 8008c68:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8008c6c:	6070      	str	r0, [r6, #4]
 8008c6e:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8008c72:	3808      	subs	r0, #8
 8008c74:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8008c78:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8008c7c:	f8cc 400c 	str.w	r4, [ip, #12]
 8008c80:	2001      	movs	r0, #1
 8008c82:	109a      	asrs	r2, r3, #2
 8008c84:	fa00 f202 	lsl.w	r2, r0, r2
 8008c88:	6870      	ldr	r0, [r6, #4]
 8008c8a:	4290      	cmp	r0, r2
 8008c8c:	d326      	bcc.n	8008cdc <_malloc_r+0x1c4>
 8008c8e:	4210      	tst	r0, r2
 8008c90:	d106      	bne.n	8008ca0 <_malloc_r+0x188>
 8008c92:	f023 0303 	bic.w	r3, r3, #3
 8008c96:	0052      	lsls	r2, r2, #1
 8008c98:	4210      	tst	r0, r2
 8008c9a:	f103 0304 	add.w	r3, r3, #4
 8008c9e:	d0fa      	beq.n	8008c96 <_malloc_r+0x17e>
 8008ca0:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8008ca4:	46c1      	mov	r9, r8
 8008ca6:	469e      	mov	lr, r3
 8008ca8:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8008cac:	454c      	cmp	r4, r9
 8008cae:	f040 80b3 	bne.w	8008e18 <_malloc_r+0x300>
 8008cb2:	f10e 0e01 	add.w	lr, lr, #1
 8008cb6:	f01e 0f03 	tst.w	lr, #3
 8008cba:	f109 0908 	add.w	r9, r9, #8
 8008cbe:	d1f3      	bne.n	8008ca8 <_malloc_r+0x190>
 8008cc0:	0798      	lsls	r0, r3, #30
 8008cc2:	f040 80ec 	bne.w	8008e9e <_malloc_r+0x386>
 8008cc6:	6873      	ldr	r3, [r6, #4]
 8008cc8:	ea23 0302 	bic.w	r3, r3, r2
 8008ccc:	6073      	str	r3, [r6, #4]
 8008cce:	6870      	ldr	r0, [r6, #4]
 8008cd0:	0052      	lsls	r2, r2, #1
 8008cd2:	4290      	cmp	r0, r2
 8008cd4:	d302      	bcc.n	8008cdc <_malloc_r+0x1c4>
 8008cd6:	2a00      	cmp	r2, #0
 8008cd8:	f040 80ed 	bne.w	8008eb6 <_malloc_r+0x39e>
 8008cdc:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8008ce0:	f8db 1004 	ldr.w	r1, [fp, #4]
 8008ce4:	f021 0903 	bic.w	r9, r1, #3
 8008ce8:	45b9      	cmp	r9, r7
 8008cea:	d304      	bcc.n	8008cf6 <_malloc_r+0x1de>
 8008cec:	eba9 0207 	sub.w	r2, r9, r7
 8008cf0:	2a0f      	cmp	r2, #15
 8008cf2:	f300 8148 	bgt.w	8008f86 <_malloc_r+0x46e>
 8008cf6:	4a59      	ldr	r2, [pc, #356]	; (8008e5c <_malloc_r+0x344>)
 8008cf8:	eb0b 0309 	add.w	r3, fp, r9
 8008cfc:	6811      	ldr	r1, [r2, #0]
 8008cfe:	2008      	movs	r0, #8
 8008d00:	3110      	adds	r1, #16
 8008d02:	4439      	add	r1, r7
 8008d04:	9301      	str	r3, [sp, #4]
 8008d06:	9100      	str	r1, [sp, #0]
 8008d08:	f001 fc1c 	bl	800a544 <sysconf>
 8008d0c:	e9dd 1300 	ldrd	r1, r3, [sp]
 8008d10:	4680      	mov	r8, r0
 8008d12:	4a53      	ldr	r2, [pc, #332]	; (8008e60 <_malloc_r+0x348>)
 8008d14:	6810      	ldr	r0, [r2, #0]
 8008d16:	3001      	adds	r0, #1
 8008d18:	bf1f      	itttt	ne
 8008d1a:	f101 31ff 	addne.w	r1, r1, #4294967295
 8008d1e:	4441      	addne	r1, r8
 8008d20:	f1c8 0000 	rsbne	r0, r8, #0
 8008d24:	4001      	andne	r1, r0
 8008d26:	4628      	mov	r0, r5
 8008d28:	e9cd 1300 	strd	r1, r3, [sp]
 8008d2c:	f7fa fa2e 	bl	800318c <_sbrk_r>
 8008d30:	1c42      	adds	r2, r0, #1
 8008d32:	4604      	mov	r4, r0
 8008d34:	f000 80fb 	beq.w	8008f2e <_malloc_r+0x416>
 8008d38:	9b01      	ldr	r3, [sp, #4]
 8008d3a:	9900      	ldr	r1, [sp, #0]
 8008d3c:	4283      	cmp	r3, r0
 8008d3e:	4a48      	ldr	r2, [pc, #288]	; (8008e60 <_malloc_r+0x348>)
 8008d40:	d902      	bls.n	8008d48 <_malloc_r+0x230>
 8008d42:	45b3      	cmp	fp, r6
 8008d44:	f040 80f3 	bne.w	8008f2e <_malloc_r+0x416>
 8008d48:	f8df a120 	ldr.w	sl, [pc, #288]	; 8008e6c <_malloc_r+0x354>
 8008d4c:	42a3      	cmp	r3, r4
 8008d4e:	f8da 0000 	ldr.w	r0, [sl]
 8008d52:	f108 3cff 	add.w	ip, r8, #4294967295
 8008d56:	eb00 0e01 	add.w	lr, r0, r1
 8008d5a:	f8ca e000 	str.w	lr, [sl]
 8008d5e:	f040 80ac 	bne.w	8008eba <_malloc_r+0x3a2>
 8008d62:	ea13 0f0c 	tst.w	r3, ip
 8008d66:	f040 80a8 	bne.w	8008eba <_malloc_r+0x3a2>
 8008d6a:	68b3      	ldr	r3, [r6, #8]
 8008d6c:	4449      	add	r1, r9
 8008d6e:	f041 0101 	orr.w	r1, r1, #1
 8008d72:	6059      	str	r1, [r3, #4]
 8008d74:	4a3b      	ldr	r2, [pc, #236]	; (8008e64 <_malloc_r+0x34c>)
 8008d76:	f8da 3000 	ldr.w	r3, [sl]
 8008d7a:	6811      	ldr	r1, [r2, #0]
 8008d7c:	428b      	cmp	r3, r1
 8008d7e:	bf88      	it	hi
 8008d80:	6013      	strhi	r3, [r2, #0]
 8008d82:	4a39      	ldr	r2, [pc, #228]	; (8008e68 <_malloc_r+0x350>)
 8008d84:	6811      	ldr	r1, [r2, #0]
 8008d86:	428b      	cmp	r3, r1
 8008d88:	bf88      	it	hi
 8008d8a:	6013      	strhi	r3, [r2, #0]
 8008d8c:	e0cf      	b.n	8008f2e <_malloc_r+0x416>
 8008d8e:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8008d92:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8008d96:	d218      	bcs.n	8008dca <_malloc_r+0x2b2>
 8008d98:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8008d9c:	3238      	adds	r2, #56	; 0x38
 8008d9e:	f102 0e01 	add.w	lr, r2, #1
 8008da2:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8008da6:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8008daa:	45f0      	cmp	r8, lr
 8008dac:	d12b      	bne.n	8008e06 <_malloc_r+0x2ee>
 8008dae:	f04f 0c01 	mov.w	ip, #1
 8008db2:	1092      	asrs	r2, r2, #2
 8008db4:	fa0c f202 	lsl.w	r2, ip, r2
 8008db8:	4310      	orrs	r0, r2
 8008dba:	6070      	str	r0, [r6, #4]
 8008dbc:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8008dc0:	f8c8 4008 	str.w	r4, [r8, #8]
 8008dc4:	f8ce 400c 	str.w	r4, [lr, #12]
 8008dc8:	e75a      	b.n	8008c80 <_malloc_r+0x168>
 8008dca:	2a14      	cmp	r2, #20
 8008dcc:	d801      	bhi.n	8008dd2 <_malloc_r+0x2ba>
 8008dce:	325b      	adds	r2, #91	; 0x5b
 8008dd0:	e7e5      	b.n	8008d9e <_malloc_r+0x286>
 8008dd2:	2a54      	cmp	r2, #84	; 0x54
 8008dd4:	d803      	bhi.n	8008dde <_malloc_r+0x2c6>
 8008dd6:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8008dda:	326e      	adds	r2, #110	; 0x6e
 8008ddc:	e7df      	b.n	8008d9e <_malloc_r+0x286>
 8008dde:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008de2:	d803      	bhi.n	8008dec <_malloc_r+0x2d4>
 8008de4:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8008de8:	3277      	adds	r2, #119	; 0x77
 8008dea:	e7d8      	b.n	8008d9e <_malloc_r+0x286>
 8008dec:	f240 5e54 	movw	lr, #1364	; 0x554
 8008df0:	4572      	cmp	r2, lr
 8008df2:	bf96      	itet	ls
 8008df4:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8008df8:	227e      	movhi	r2, #126	; 0x7e
 8008dfa:	327c      	addls	r2, #124	; 0x7c
 8008dfc:	e7cf      	b.n	8008d9e <_malloc_r+0x286>
 8008dfe:	f8de e008 	ldr.w	lr, [lr, #8]
 8008e02:	45f0      	cmp	r8, lr
 8008e04:	d005      	beq.n	8008e12 <_malloc_r+0x2fa>
 8008e06:	f8de 2004 	ldr.w	r2, [lr, #4]
 8008e0a:	f022 0203 	bic.w	r2, r2, #3
 8008e0e:	4562      	cmp	r2, ip
 8008e10:	d8f5      	bhi.n	8008dfe <_malloc_r+0x2e6>
 8008e12:	f8de 800c 	ldr.w	r8, [lr, #12]
 8008e16:	e7d1      	b.n	8008dbc <_malloc_r+0x2a4>
 8008e18:	6860      	ldr	r0, [r4, #4]
 8008e1a:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8008e1e:	f020 0003 	bic.w	r0, r0, #3
 8008e22:	eba0 0a07 	sub.w	sl, r0, r7
 8008e26:	f1ba 0f0f 	cmp.w	sl, #15
 8008e2a:	dd21      	ble.n	8008e70 <_malloc_r+0x358>
 8008e2c:	68a3      	ldr	r3, [r4, #8]
 8008e2e:	19e2      	adds	r2, r4, r7
 8008e30:	f047 0701 	orr.w	r7, r7, #1
 8008e34:	6067      	str	r7, [r4, #4]
 8008e36:	f8c3 c00c 	str.w	ip, [r3, #12]
 8008e3a:	f8cc 3008 	str.w	r3, [ip, #8]
 8008e3e:	f04a 0301 	orr.w	r3, sl, #1
 8008e42:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8008e46:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8008e4a:	6053      	str	r3, [r2, #4]
 8008e4c:	f844 a000 	str.w	sl, [r4, r0]
 8008e50:	e693      	b.n	8008b7a <_malloc_r+0x62>
 8008e52:	bf00      	nop
 8008e54:	20000488 	.word	0x20000488
 8008e58:	20000490 	.word	0x20000490
 8008e5c:	20001028 	.word	0x20001028
 8008e60:	20000890 	.word	0x20000890
 8008e64:	20001020 	.word	0x20001020
 8008e68:	20001024 	.word	0x20001024
 8008e6c:	20000ff8 	.word	0x20000ff8
 8008e70:	f1ba 0f00 	cmp.w	sl, #0
 8008e74:	db11      	blt.n	8008e9a <_malloc_r+0x382>
 8008e76:	4420      	add	r0, r4
 8008e78:	6843      	ldr	r3, [r0, #4]
 8008e7a:	f043 0301 	orr.w	r3, r3, #1
 8008e7e:	6043      	str	r3, [r0, #4]
 8008e80:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8008e84:	4628      	mov	r0, r5
 8008e86:	f8c3 c00c 	str.w	ip, [r3, #12]
 8008e8a:	f8cc 3008 	str.w	r3, [ip, #8]
 8008e8e:	f000 f893 	bl	8008fb8 <__malloc_unlock>
 8008e92:	4620      	mov	r0, r4
 8008e94:	b003      	add	sp, #12
 8008e96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e9a:	4664      	mov	r4, ip
 8008e9c:	e706      	b.n	8008cac <_malloc_r+0x194>
 8008e9e:	f858 0908 	ldr.w	r0, [r8], #-8
 8008ea2:	3b01      	subs	r3, #1
 8008ea4:	4540      	cmp	r0, r8
 8008ea6:	f43f af0b 	beq.w	8008cc0 <_malloc_r+0x1a8>
 8008eaa:	e710      	b.n	8008cce <_malloc_r+0x1b6>
 8008eac:	3304      	adds	r3, #4
 8008eae:	0052      	lsls	r2, r2, #1
 8008eb0:	4210      	tst	r0, r2
 8008eb2:	d0fb      	beq.n	8008eac <_malloc_r+0x394>
 8008eb4:	e6f4      	b.n	8008ca0 <_malloc_r+0x188>
 8008eb6:	4673      	mov	r3, lr
 8008eb8:	e7fa      	b.n	8008eb0 <_malloc_r+0x398>
 8008eba:	6810      	ldr	r0, [r2, #0]
 8008ebc:	3001      	adds	r0, #1
 8008ebe:	bf1b      	ittet	ne
 8008ec0:	1ae3      	subne	r3, r4, r3
 8008ec2:	4473      	addne	r3, lr
 8008ec4:	6014      	streq	r4, [r2, #0]
 8008ec6:	f8ca 3000 	strne.w	r3, [sl]
 8008eca:	f014 0307 	ands.w	r3, r4, #7
 8008ece:	bf0e      	itee	eq
 8008ed0:	4618      	moveq	r0, r3
 8008ed2:	f1c3 0008 	rsbne	r0, r3, #8
 8008ed6:	1824      	addne	r4, r4, r0
 8008ed8:	1862      	adds	r2, r4, r1
 8008eda:	ea02 010c 	and.w	r1, r2, ip
 8008ede:	4480      	add	r8, r0
 8008ee0:	eba8 0801 	sub.w	r8, r8, r1
 8008ee4:	ea08 080c 	and.w	r8, r8, ip
 8008ee8:	4641      	mov	r1, r8
 8008eea:	4628      	mov	r0, r5
 8008eec:	9301      	str	r3, [sp, #4]
 8008eee:	9200      	str	r2, [sp, #0]
 8008ef0:	f7fa f94c 	bl	800318c <_sbrk_r>
 8008ef4:	1c43      	adds	r3, r0, #1
 8008ef6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008efa:	d105      	bne.n	8008f08 <_malloc_r+0x3f0>
 8008efc:	b32b      	cbz	r3, 8008f4a <_malloc_r+0x432>
 8008efe:	f04f 0800 	mov.w	r8, #0
 8008f02:	f1a3 0008 	sub.w	r0, r3, #8
 8008f06:	4410      	add	r0, r2
 8008f08:	f8da 2000 	ldr.w	r2, [sl]
 8008f0c:	1b00      	subs	r0, r0, r4
 8008f0e:	4440      	add	r0, r8
 8008f10:	4442      	add	r2, r8
 8008f12:	f040 0001 	orr.w	r0, r0, #1
 8008f16:	45b3      	cmp	fp, r6
 8008f18:	60b4      	str	r4, [r6, #8]
 8008f1a:	f8ca 2000 	str.w	r2, [sl]
 8008f1e:	6060      	str	r0, [r4, #4]
 8008f20:	f43f af28 	beq.w	8008d74 <_malloc_r+0x25c>
 8008f24:	f1b9 0f0f 	cmp.w	r9, #15
 8008f28:	d812      	bhi.n	8008f50 <_malloc_r+0x438>
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	6063      	str	r3, [r4, #4]
 8008f2e:	68b3      	ldr	r3, [r6, #8]
 8008f30:	685b      	ldr	r3, [r3, #4]
 8008f32:	f023 0303 	bic.w	r3, r3, #3
 8008f36:	42bb      	cmp	r3, r7
 8008f38:	eba3 0207 	sub.w	r2, r3, r7
 8008f3c:	d301      	bcc.n	8008f42 <_malloc_r+0x42a>
 8008f3e:	2a0f      	cmp	r2, #15
 8008f40:	dc21      	bgt.n	8008f86 <_malloc_r+0x46e>
 8008f42:	4628      	mov	r0, r5
 8008f44:	f000 f838 	bl	8008fb8 <__malloc_unlock>
 8008f48:	e5f2      	b.n	8008b30 <_malloc_r+0x18>
 8008f4a:	4610      	mov	r0, r2
 8008f4c:	4698      	mov	r8, r3
 8008f4e:	e7db      	b.n	8008f08 <_malloc_r+0x3f0>
 8008f50:	2205      	movs	r2, #5
 8008f52:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008f56:	f1a9 090c 	sub.w	r9, r9, #12
 8008f5a:	f029 0907 	bic.w	r9, r9, #7
 8008f5e:	f003 0301 	and.w	r3, r3, #1
 8008f62:	ea43 0309 	orr.w	r3, r3, r9
 8008f66:	f8cb 3004 	str.w	r3, [fp, #4]
 8008f6a:	f1b9 0f0f 	cmp.w	r9, #15
 8008f6e:	eb0b 0309 	add.w	r3, fp, r9
 8008f72:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8008f76:	f67f aefd 	bls.w	8008d74 <_malloc_r+0x25c>
 8008f7a:	4628      	mov	r0, r5
 8008f7c:	f10b 0108 	add.w	r1, fp, #8
 8008f80:	f003 fdc6 	bl	800cb10 <_free_r>
 8008f84:	e6f6      	b.n	8008d74 <_malloc_r+0x25c>
 8008f86:	68b4      	ldr	r4, [r6, #8]
 8008f88:	f047 0301 	orr.w	r3, r7, #1
 8008f8c:	f042 0201 	orr.w	r2, r2, #1
 8008f90:	4427      	add	r7, r4
 8008f92:	6063      	str	r3, [r4, #4]
 8008f94:	60b7      	str	r7, [r6, #8]
 8008f96:	607a      	str	r2, [r7, #4]
 8008f98:	e5ef      	b.n	8008b7a <_malloc_r+0x62>
 8008f9a:	bf00      	nop

08008f9c <memset>:
 8008f9c:	4603      	mov	r3, r0
 8008f9e:	4402      	add	r2, r0
 8008fa0:	4293      	cmp	r3, r2
 8008fa2:	d100      	bne.n	8008fa6 <memset+0xa>
 8008fa4:	4770      	bx	lr
 8008fa6:	f803 1b01 	strb.w	r1, [r3], #1
 8008faa:	e7f9      	b.n	8008fa0 <memset+0x4>

08008fac <__malloc_lock>:
 8008fac:	4801      	ldr	r0, [pc, #4]	; (8008fb4 <__malloc_lock+0x8>)
 8008fae:	f003 bfdf 	b.w	800cf70 <__retarget_lock_acquire_recursive>
 8008fb2:	bf00      	nop
 8008fb4:	200010e8 	.word	0x200010e8

08008fb8 <__malloc_unlock>:
 8008fb8:	4801      	ldr	r0, [pc, #4]	; (8008fc0 <__malloc_unlock+0x8>)
 8008fba:	f003 bfda 	b.w	800cf72 <__retarget_lock_release_recursive>
 8008fbe:	bf00      	nop
 8008fc0:	200010e8 	.word	0x200010e8

08008fc4 <printf>:
 8008fc4:	b40f      	push	{r0, r1, r2, r3}
 8008fc6:	b507      	push	{r0, r1, r2, lr}
 8008fc8:	4906      	ldr	r1, [pc, #24]	; (8008fe4 <printf+0x20>)
 8008fca:	ab04      	add	r3, sp, #16
 8008fcc:	6808      	ldr	r0, [r1, #0]
 8008fce:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fd2:	6881      	ldr	r1, [r0, #8]
 8008fd4:	9301      	str	r3, [sp, #4]
 8008fd6:	f001 fac3 	bl	800a560 <_vfprintf_r>
 8008fda:	b003      	add	sp, #12
 8008fdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008fe0:	b004      	add	sp, #16
 8008fe2:	4770      	bx	lr
 8008fe4:	2000005c 	.word	0x2000005c

08008fe8 <setvbuf>:
 8008fe8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008fec:	461d      	mov	r5, r3
 8008fee:	4b59      	ldr	r3, [pc, #356]	; (8009154 <setvbuf+0x16c>)
 8008ff0:	4604      	mov	r4, r0
 8008ff2:	681f      	ldr	r7, [r3, #0]
 8008ff4:	460e      	mov	r6, r1
 8008ff6:	4690      	mov	r8, r2
 8008ff8:	b127      	cbz	r7, 8009004 <setvbuf+0x1c>
 8008ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ffc:	b913      	cbnz	r3, 8009004 <setvbuf+0x1c>
 8008ffe:	4638      	mov	r0, r7
 8009000:	f003 fcf6 	bl	800c9f0 <__sinit>
 8009004:	f1b8 0f02 	cmp.w	r8, #2
 8009008:	d006      	beq.n	8009018 <setvbuf+0x30>
 800900a:	f1b8 0f01 	cmp.w	r8, #1
 800900e:	f200 809b 	bhi.w	8009148 <setvbuf+0x160>
 8009012:	2d00      	cmp	r5, #0
 8009014:	f2c0 8098 	blt.w	8009148 <setvbuf+0x160>
 8009018:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800901a:	07db      	lsls	r3, r3, #31
 800901c:	d405      	bmi.n	800902a <setvbuf+0x42>
 800901e:	89a3      	ldrh	r3, [r4, #12]
 8009020:	0598      	lsls	r0, r3, #22
 8009022:	d402      	bmi.n	800902a <setvbuf+0x42>
 8009024:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009026:	f003 ffa3 	bl	800cf70 <__retarget_lock_acquire_recursive>
 800902a:	4621      	mov	r1, r4
 800902c:	4638      	mov	r0, r7
 800902e:	f003 fc73 	bl	800c918 <_fflush_r>
 8009032:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009034:	b141      	cbz	r1, 8009048 <setvbuf+0x60>
 8009036:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800903a:	4299      	cmp	r1, r3
 800903c:	d002      	beq.n	8009044 <setvbuf+0x5c>
 800903e:	4638      	mov	r0, r7
 8009040:	f003 fd66 	bl	800cb10 <_free_r>
 8009044:	2300      	movs	r3, #0
 8009046:	6323      	str	r3, [r4, #48]	; 0x30
 8009048:	2300      	movs	r3, #0
 800904a:	61a3      	str	r3, [r4, #24]
 800904c:	6063      	str	r3, [r4, #4]
 800904e:	89a3      	ldrh	r3, [r4, #12]
 8009050:	0619      	lsls	r1, r3, #24
 8009052:	d503      	bpl.n	800905c <setvbuf+0x74>
 8009054:	4638      	mov	r0, r7
 8009056:	6921      	ldr	r1, [r4, #16]
 8009058:	f003 fd5a 	bl	800cb10 <_free_r>
 800905c:	89a3      	ldrh	r3, [r4, #12]
 800905e:	f1b8 0f02 	cmp.w	r8, #2
 8009062:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8009066:	f023 0303 	bic.w	r3, r3, #3
 800906a:	81a3      	strh	r3, [r4, #12]
 800906c:	d068      	beq.n	8009140 <setvbuf+0x158>
 800906e:	ab01      	add	r3, sp, #4
 8009070:	466a      	mov	r2, sp
 8009072:	4621      	mov	r1, r4
 8009074:	4638      	mov	r0, r7
 8009076:	f003 ff7d 	bl	800cf74 <__swhatbuf_r>
 800907a:	89a3      	ldrh	r3, [r4, #12]
 800907c:	4318      	orrs	r0, r3
 800907e:	81a0      	strh	r0, [r4, #12]
 8009080:	bb35      	cbnz	r5, 80090d0 <setvbuf+0xe8>
 8009082:	9d00      	ldr	r5, [sp, #0]
 8009084:	4628      	mov	r0, r5
 8009086:	f7ff fd3f 	bl	8008b08 <malloc>
 800908a:	4606      	mov	r6, r0
 800908c:	2800      	cmp	r0, #0
 800908e:	d152      	bne.n	8009136 <setvbuf+0x14e>
 8009090:	f8dd 9000 	ldr.w	r9, [sp]
 8009094:	45a9      	cmp	r9, r5
 8009096:	d147      	bne.n	8009128 <setvbuf+0x140>
 8009098:	f04f 35ff 	mov.w	r5, #4294967295
 800909c:	2200      	movs	r2, #0
 800909e:	60a2      	str	r2, [r4, #8]
 80090a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80090a4:	6022      	str	r2, [r4, #0]
 80090a6:	6122      	str	r2, [r4, #16]
 80090a8:	2201      	movs	r2, #1
 80090aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090ae:	6162      	str	r2, [r4, #20]
 80090b0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80090b2:	f043 0302 	orr.w	r3, r3, #2
 80090b6:	07d2      	lsls	r2, r2, #31
 80090b8:	81a3      	strh	r3, [r4, #12]
 80090ba:	d405      	bmi.n	80090c8 <setvbuf+0xe0>
 80090bc:	f413 7f00 	tst.w	r3, #512	; 0x200
 80090c0:	d102      	bne.n	80090c8 <setvbuf+0xe0>
 80090c2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80090c4:	f003 ff55 	bl	800cf72 <__retarget_lock_release_recursive>
 80090c8:	4628      	mov	r0, r5
 80090ca:	b003      	add	sp, #12
 80090cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80090d0:	2e00      	cmp	r6, #0
 80090d2:	d0d7      	beq.n	8009084 <setvbuf+0x9c>
 80090d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090d6:	b913      	cbnz	r3, 80090de <setvbuf+0xf6>
 80090d8:	4638      	mov	r0, r7
 80090da:	f003 fc89 	bl	800c9f0 <__sinit>
 80090de:	9b00      	ldr	r3, [sp, #0]
 80090e0:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80090e4:	42ab      	cmp	r3, r5
 80090e6:	bf18      	it	ne
 80090e8:	89a3      	ldrhne	r3, [r4, #12]
 80090ea:	6026      	str	r6, [r4, #0]
 80090ec:	bf1c      	itt	ne
 80090ee:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 80090f2:	81a3      	strhne	r3, [r4, #12]
 80090f4:	f1b8 0f01 	cmp.w	r8, #1
 80090f8:	bf02      	ittt	eq
 80090fa:	89a3      	ldrheq	r3, [r4, #12]
 80090fc:	f043 0301 	orreq.w	r3, r3, #1
 8009100:	81a3      	strheq	r3, [r4, #12]
 8009102:	89a2      	ldrh	r2, [r4, #12]
 8009104:	f012 0308 	ands.w	r3, r2, #8
 8009108:	d01c      	beq.n	8009144 <setvbuf+0x15c>
 800910a:	07d3      	lsls	r3, r2, #31
 800910c:	bf41      	itttt	mi
 800910e:	2300      	movmi	r3, #0
 8009110:	426d      	negmi	r5, r5
 8009112:	60a3      	strmi	r3, [r4, #8]
 8009114:	61a5      	strmi	r5, [r4, #24]
 8009116:	bf58      	it	pl
 8009118:	60a5      	strpl	r5, [r4, #8]
 800911a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800911c:	f015 0501 	ands.w	r5, r5, #1
 8009120:	d115      	bne.n	800914e <setvbuf+0x166>
 8009122:	f412 7f00 	tst.w	r2, #512	; 0x200
 8009126:	e7cb      	b.n	80090c0 <setvbuf+0xd8>
 8009128:	4648      	mov	r0, r9
 800912a:	f7ff fced 	bl	8008b08 <malloc>
 800912e:	4606      	mov	r6, r0
 8009130:	2800      	cmp	r0, #0
 8009132:	d0b1      	beq.n	8009098 <setvbuf+0xb0>
 8009134:	464d      	mov	r5, r9
 8009136:	89a3      	ldrh	r3, [r4, #12]
 8009138:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800913c:	81a3      	strh	r3, [r4, #12]
 800913e:	e7c9      	b.n	80090d4 <setvbuf+0xec>
 8009140:	2500      	movs	r5, #0
 8009142:	e7ab      	b.n	800909c <setvbuf+0xb4>
 8009144:	60a3      	str	r3, [r4, #8]
 8009146:	e7e8      	b.n	800911a <setvbuf+0x132>
 8009148:	f04f 35ff 	mov.w	r5, #4294967295
 800914c:	e7bc      	b.n	80090c8 <setvbuf+0xe0>
 800914e:	2500      	movs	r5, #0
 8009150:	e7ba      	b.n	80090c8 <setvbuf+0xe0>
 8009152:	bf00      	nop
 8009154:	2000005c 	.word	0x2000005c

08009158 <sprintf>:
 8009158:	b40e      	push	{r1, r2, r3}
 800915a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800915e:	b500      	push	{lr}
 8009160:	b09c      	sub	sp, #112	; 0x70
 8009162:	ab1d      	add	r3, sp, #116	; 0x74
 8009164:	9002      	str	r0, [sp, #8]
 8009166:	9006      	str	r0, [sp, #24]
 8009168:	9107      	str	r1, [sp, #28]
 800916a:	9104      	str	r1, [sp, #16]
 800916c:	4808      	ldr	r0, [pc, #32]	; (8009190 <sprintf+0x38>)
 800916e:	4909      	ldr	r1, [pc, #36]	; (8009194 <sprintf+0x3c>)
 8009170:	f853 2b04 	ldr.w	r2, [r3], #4
 8009174:	9105      	str	r1, [sp, #20]
 8009176:	6800      	ldr	r0, [r0, #0]
 8009178:	a902      	add	r1, sp, #8
 800917a:	9301      	str	r3, [sp, #4]
 800917c:	f000 f80c 	bl	8009198 <_svfprintf_r>
 8009180:	2200      	movs	r2, #0
 8009182:	9b02      	ldr	r3, [sp, #8]
 8009184:	701a      	strb	r2, [r3, #0]
 8009186:	b01c      	add	sp, #112	; 0x70
 8009188:	f85d eb04 	ldr.w	lr, [sp], #4
 800918c:	b003      	add	sp, #12
 800918e:	4770      	bx	lr
 8009190:	2000005c 	.word	0x2000005c
 8009194:	ffff0208 	.word	0xffff0208

08009198 <_svfprintf_r>:
 8009198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800919c:	b0d3      	sub	sp, #332	; 0x14c
 800919e:	468b      	mov	fp, r1
 80091a0:	9207      	str	r2, [sp, #28]
 80091a2:	461e      	mov	r6, r3
 80091a4:	4681      	mov	r9, r0
 80091a6:	f003 fedd 	bl	800cf64 <_localeconv_r>
 80091aa:	6803      	ldr	r3, [r0, #0]
 80091ac:	4618      	mov	r0, r3
 80091ae:	9318      	str	r3, [sp, #96]	; 0x60
 80091b0:	f7f6 ffce 	bl	8000150 <strlen>
 80091b4:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80091b8:	9012      	str	r0, [sp, #72]	; 0x48
 80091ba:	061a      	lsls	r2, r3, #24
 80091bc:	d518      	bpl.n	80091f0 <_svfprintf_r+0x58>
 80091be:	f8db 3010 	ldr.w	r3, [fp, #16]
 80091c2:	b9ab      	cbnz	r3, 80091f0 <_svfprintf_r+0x58>
 80091c4:	2140      	movs	r1, #64	; 0x40
 80091c6:	4648      	mov	r0, r9
 80091c8:	f7ff fca6 	bl	8008b18 <_malloc_r>
 80091cc:	f8cb 0000 	str.w	r0, [fp]
 80091d0:	f8cb 0010 	str.w	r0, [fp, #16]
 80091d4:	b948      	cbnz	r0, 80091ea <_svfprintf_r+0x52>
 80091d6:	230c      	movs	r3, #12
 80091d8:	f8c9 3000 	str.w	r3, [r9]
 80091dc:	f04f 33ff 	mov.w	r3, #4294967295
 80091e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80091e2:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80091e4:	b053      	add	sp, #332	; 0x14c
 80091e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091ea:	2340      	movs	r3, #64	; 0x40
 80091ec:	f8cb 3014 	str.w	r3, [fp, #20]
 80091f0:	2500      	movs	r5, #0
 80091f2:	2200      	movs	r2, #0
 80091f4:	2300      	movs	r3, #0
 80091f6:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 80091fa:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80091fe:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8009202:	ac29      	add	r4, sp, #164	; 0xa4
 8009204:	9426      	str	r4, [sp, #152]	; 0x98
 8009206:	9508      	str	r5, [sp, #32]
 8009208:	950e      	str	r5, [sp, #56]	; 0x38
 800920a:	9516      	str	r5, [sp, #88]	; 0x58
 800920c:	9519      	str	r5, [sp, #100]	; 0x64
 800920e:	9513      	str	r5, [sp, #76]	; 0x4c
 8009210:	9b07      	ldr	r3, [sp, #28]
 8009212:	461d      	mov	r5, r3
 8009214:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009218:	b10a      	cbz	r2, 800921e <_svfprintf_r+0x86>
 800921a:	2a25      	cmp	r2, #37	; 0x25
 800921c:	d1f9      	bne.n	8009212 <_svfprintf_r+0x7a>
 800921e:	9b07      	ldr	r3, [sp, #28]
 8009220:	1aef      	subs	r7, r5, r3
 8009222:	d00d      	beq.n	8009240 <_svfprintf_r+0xa8>
 8009224:	e9c4 3700 	strd	r3, r7, [r4]
 8009228:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800922a:	443b      	add	r3, r7
 800922c:	9328      	str	r3, [sp, #160]	; 0xa0
 800922e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009230:	3301      	adds	r3, #1
 8009232:	2b07      	cmp	r3, #7
 8009234:	9327      	str	r3, [sp, #156]	; 0x9c
 8009236:	dc78      	bgt.n	800932a <_svfprintf_r+0x192>
 8009238:	3408      	adds	r4, #8
 800923a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800923c:	443b      	add	r3, r7
 800923e:	9313      	str	r3, [sp, #76]	; 0x4c
 8009240:	782b      	ldrb	r3, [r5, #0]
 8009242:	2b00      	cmp	r3, #0
 8009244:	f001 8142 	beq.w	800a4cc <_svfprintf_r+0x1334>
 8009248:	2300      	movs	r3, #0
 800924a:	f04f 38ff 	mov.w	r8, #4294967295
 800924e:	469a      	mov	sl, r3
 8009250:	270a      	movs	r7, #10
 8009252:	212b      	movs	r1, #43	; 0x2b
 8009254:	3501      	adds	r5, #1
 8009256:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800925a:	9314      	str	r3, [sp, #80]	; 0x50
 800925c:	462a      	mov	r2, r5
 800925e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009262:	930b      	str	r3, [sp, #44]	; 0x2c
 8009264:	920f      	str	r2, [sp, #60]	; 0x3c
 8009266:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009268:	3b20      	subs	r3, #32
 800926a:	2b5a      	cmp	r3, #90	; 0x5a
 800926c:	f200 85a0 	bhi.w	8009db0 <_svfprintf_r+0xc18>
 8009270:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009274:	059e007e 	.word	0x059e007e
 8009278:	0086059e 	.word	0x0086059e
 800927c:	059e059e 	.word	0x059e059e
 8009280:	0065059e 	.word	0x0065059e
 8009284:	059e059e 	.word	0x059e059e
 8009288:	00930089 	.word	0x00930089
 800928c:	0090059e 	.word	0x0090059e
 8009290:	059e0096 	.word	0x059e0096
 8009294:	00b300b0 	.word	0x00b300b0
 8009298:	00b300b3 	.word	0x00b300b3
 800929c:	00b300b3 	.word	0x00b300b3
 80092a0:	00b300b3 	.word	0x00b300b3
 80092a4:	00b300b3 	.word	0x00b300b3
 80092a8:	059e059e 	.word	0x059e059e
 80092ac:	059e059e 	.word	0x059e059e
 80092b0:	059e059e 	.word	0x059e059e
 80092b4:	011d059e 	.word	0x011d059e
 80092b8:	00e0059e 	.word	0x00e0059e
 80092bc:	011d00f3 	.word	0x011d00f3
 80092c0:	011d011d 	.word	0x011d011d
 80092c4:	059e059e 	.word	0x059e059e
 80092c8:	059e059e 	.word	0x059e059e
 80092cc:	059e00c3 	.word	0x059e00c3
 80092d0:	0471059e 	.word	0x0471059e
 80092d4:	059e059e 	.word	0x059e059e
 80092d8:	04b8059e 	.word	0x04b8059e
 80092dc:	04da059e 	.word	0x04da059e
 80092e0:	059e059e 	.word	0x059e059e
 80092e4:	059e04f9 	.word	0x059e04f9
 80092e8:	059e059e 	.word	0x059e059e
 80092ec:	059e059e 	.word	0x059e059e
 80092f0:	059e059e 	.word	0x059e059e
 80092f4:	011d059e 	.word	0x011d059e
 80092f8:	00e0059e 	.word	0x00e0059e
 80092fc:	011d00f5 	.word	0x011d00f5
 8009300:	011d011d 	.word	0x011d011d
 8009304:	00f500c6 	.word	0x00f500c6
 8009308:	059e00da 	.word	0x059e00da
 800930c:	059e00d3 	.word	0x059e00d3
 8009310:	0473044e 	.word	0x0473044e
 8009314:	00da04a7 	.word	0x00da04a7
 8009318:	04b8059e 	.word	0x04b8059e
 800931c:	04dc007c 	.word	0x04dc007c
 8009320:	059e059e 	.word	0x059e059e
 8009324:	059e0516 	.word	0x059e0516
 8009328:	007c      	.short	0x007c
 800932a:	4659      	mov	r1, fp
 800932c:	4648      	mov	r0, r9
 800932e:	aa26      	add	r2, sp, #152	; 0x98
 8009330:	f004 fc2a 	bl	800db88 <__ssprint_r>
 8009334:	2800      	cmp	r0, #0
 8009336:	f040 8128 	bne.w	800958a <_svfprintf_r+0x3f2>
 800933a:	ac29      	add	r4, sp, #164	; 0xa4
 800933c:	e77d      	b.n	800923a <_svfprintf_r+0xa2>
 800933e:	4648      	mov	r0, r9
 8009340:	f003 fe10 	bl	800cf64 <_localeconv_r>
 8009344:	6843      	ldr	r3, [r0, #4]
 8009346:	4618      	mov	r0, r3
 8009348:	9319      	str	r3, [sp, #100]	; 0x64
 800934a:	f7f6 ff01 	bl	8000150 <strlen>
 800934e:	9016      	str	r0, [sp, #88]	; 0x58
 8009350:	4648      	mov	r0, r9
 8009352:	f003 fe07 	bl	800cf64 <_localeconv_r>
 8009356:	6883      	ldr	r3, [r0, #8]
 8009358:	212b      	movs	r1, #43	; 0x2b
 800935a:	930e      	str	r3, [sp, #56]	; 0x38
 800935c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800935e:	b12b      	cbz	r3, 800936c <_svfprintf_r+0x1d4>
 8009360:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009362:	b11b      	cbz	r3, 800936c <_svfprintf_r+0x1d4>
 8009364:	781b      	ldrb	r3, [r3, #0]
 8009366:	b10b      	cbz	r3, 800936c <_svfprintf_r+0x1d4>
 8009368:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800936c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800936e:	e775      	b.n	800925c <_svfprintf_r+0xc4>
 8009370:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009374:	2b00      	cmp	r3, #0
 8009376:	d1f9      	bne.n	800936c <_svfprintf_r+0x1d4>
 8009378:	2320      	movs	r3, #32
 800937a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800937e:	e7f5      	b.n	800936c <_svfprintf_r+0x1d4>
 8009380:	f04a 0a01 	orr.w	sl, sl, #1
 8009384:	e7f2      	b.n	800936c <_svfprintf_r+0x1d4>
 8009386:	f856 3b04 	ldr.w	r3, [r6], #4
 800938a:	2b00      	cmp	r3, #0
 800938c:	9314      	str	r3, [sp, #80]	; 0x50
 800938e:	daed      	bge.n	800936c <_svfprintf_r+0x1d4>
 8009390:	425b      	negs	r3, r3
 8009392:	9314      	str	r3, [sp, #80]	; 0x50
 8009394:	f04a 0a04 	orr.w	sl, sl, #4
 8009398:	e7e8      	b.n	800936c <_svfprintf_r+0x1d4>
 800939a:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800939e:	e7e5      	b.n	800936c <_svfprintf_r+0x1d4>
 80093a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80093a2:	f812 3b01 	ldrb.w	r3, [r2], #1
 80093a6:	2b2a      	cmp	r3, #42	; 0x2a
 80093a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80093aa:	d110      	bne.n	80093ce <_svfprintf_r+0x236>
 80093ac:	f856 0b04 	ldr.w	r0, [r6], #4
 80093b0:	920f      	str	r2, [sp, #60]	; 0x3c
 80093b2:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 80093b6:	e7d9      	b.n	800936c <_svfprintf_r+0x1d4>
 80093b8:	fb07 3808 	mla	r8, r7, r8, r3
 80093bc:	f812 3b01 	ldrb.w	r3, [r2], #1
 80093c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80093c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093c4:	3b30      	subs	r3, #48	; 0x30
 80093c6:	2b09      	cmp	r3, #9
 80093c8:	d9f6      	bls.n	80093b8 <_svfprintf_r+0x220>
 80093ca:	920f      	str	r2, [sp, #60]	; 0x3c
 80093cc:	e74b      	b.n	8009266 <_svfprintf_r+0xce>
 80093ce:	f04f 0800 	mov.w	r8, #0
 80093d2:	e7f6      	b.n	80093c2 <_svfprintf_r+0x22a>
 80093d4:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 80093d8:	e7c8      	b.n	800936c <_svfprintf_r+0x1d4>
 80093da:	2300      	movs	r3, #0
 80093dc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80093de:	9314      	str	r3, [sp, #80]	; 0x50
 80093e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093e2:	9814      	ldr	r0, [sp, #80]	; 0x50
 80093e4:	3b30      	subs	r3, #48	; 0x30
 80093e6:	fb07 3300 	mla	r3, r7, r0, r3
 80093ea:	9314      	str	r3, [sp, #80]	; 0x50
 80093ec:	f812 3b01 	ldrb.w	r3, [r2], #1
 80093f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80093f2:	3b30      	subs	r3, #48	; 0x30
 80093f4:	2b09      	cmp	r3, #9
 80093f6:	d9f3      	bls.n	80093e0 <_svfprintf_r+0x248>
 80093f8:	e7e7      	b.n	80093ca <_svfprintf_r+0x232>
 80093fa:	f04a 0a08 	orr.w	sl, sl, #8
 80093fe:	e7b5      	b.n	800936c <_svfprintf_r+0x1d4>
 8009400:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009402:	781b      	ldrb	r3, [r3, #0]
 8009404:	2b68      	cmp	r3, #104	; 0x68
 8009406:	bf01      	itttt	eq
 8009408:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800940a:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800940e:	3301      	addeq	r3, #1
 8009410:	930f      	streq	r3, [sp, #60]	; 0x3c
 8009412:	bf18      	it	ne
 8009414:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8009418:	e7a8      	b.n	800936c <_svfprintf_r+0x1d4>
 800941a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800941c:	781b      	ldrb	r3, [r3, #0]
 800941e:	2b6c      	cmp	r3, #108	; 0x6c
 8009420:	d105      	bne.n	800942e <_svfprintf_r+0x296>
 8009422:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009424:	3301      	adds	r3, #1
 8009426:	930f      	str	r3, [sp, #60]	; 0x3c
 8009428:	f04a 0a20 	orr.w	sl, sl, #32
 800942c:	e79e      	b.n	800936c <_svfprintf_r+0x1d4>
 800942e:	f04a 0a10 	orr.w	sl, sl, #16
 8009432:	e79b      	b.n	800936c <_svfprintf_r+0x1d4>
 8009434:	4632      	mov	r2, r6
 8009436:	2000      	movs	r0, #0
 8009438:	f852 3b04 	ldr.w	r3, [r2], #4
 800943c:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8009440:	920a      	str	r2, [sp, #40]	; 0x28
 8009442:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8009446:	ab39      	add	r3, sp, #228	; 0xe4
 8009448:	4607      	mov	r7, r0
 800944a:	f04f 0801 	mov.w	r8, #1
 800944e:	4606      	mov	r6, r0
 8009450:	4605      	mov	r5, r0
 8009452:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8009456:	9307      	str	r3, [sp, #28]
 8009458:	e1a9      	b.n	80097ae <_svfprintf_r+0x616>
 800945a:	f04a 0a10 	orr.w	sl, sl, #16
 800945e:	f01a 0f20 	tst.w	sl, #32
 8009462:	d011      	beq.n	8009488 <_svfprintf_r+0x2f0>
 8009464:	3607      	adds	r6, #7
 8009466:	f026 0307 	bic.w	r3, r6, #7
 800946a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800946e:	930a      	str	r3, [sp, #40]	; 0x28
 8009470:	2e00      	cmp	r6, #0
 8009472:	f177 0300 	sbcs.w	r3, r7, #0
 8009476:	da05      	bge.n	8009484 <_svfprintf_r+0x2ec>
 8009478:	232d      	movs	r3, #45	; 0x2d
 800947a:	4276      	negs	r6, r6
 800947c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8009480:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009484:	2301      	movs	r3, #1
 8009486:	e377      	b.n	8009b78 <_svfprintf_r+0x9e0>
 8009488:	1d33      	adds	r3, r6, #4
 800948a:	f01a 0f10 	tst.w	sl, #16
 800948e:	930a      	str	r3, [sp, #40]	; 0x28
 8009490:	d002      	beq.n	8009498 <_svfprintf_r+0x300>
 8009492:	6836      	ldr	r6, [r6, #0]
 8009494:	17f7      	asrs	r7, r6, #31
 8009496:	e7eb      	b.n	8009470 <_svfprintf_r+0x2d8>
 8009498:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800949c:	6836      	ldr	r6, [r6, #0]
 800949e:	d001      	beq.n	80094a4 <_svfprintf_r+0x30c>
 80094a0:	b236      	sxth	r6, r6
 80094a2:	e7f7      	b.n	8009494 <_svfprintf_r+0x2fc>
 80094a4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80094a8:	bf18      	it	ne
 80094aa:	b276      	sxtbne	r6, r6
 80094ac:	e7f2      	b.n	8009494 <_svfprintf_r+0x2fc>
 80094ae:	3607      	adds	r6, #7
 80094b0:	f026 0307 	bic.w	r3, r6, #7
 80094b4:	4619      	mov	r1, r3
 80094b6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80094ba:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80094be:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 80094c2:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80094c6:	910a      	str	r1, [sp, #40]	; 0x28
 80094c8:	f04f 32ff 	mov.w	r2, #4294967295
 80094cc:	4630      	mov	r0, r6
 80094ce:	4629      	mov	r1, r5
 80094d0:	4b32      	ldr	r3, [pc, #200]	; (800959c <_svfprintf_r+0x404>)
 80094d2:	f7f7 fa9b 	bl	8000a0c <__aeabi_dcmpun>
 80094d6:	bb08      	cbnz	r0, 800951c <_svfprintf_r+0x384>
 80094d8:	f04f 32ff 	mov.w	r2, #4294967295
 80094dc:	4630      	mov	r0, r6
 80094de:	4629      	mov	r1, r5
 80094e0:	4b2e      	ldr	r3, [pc, #184]	; (800959c <_svfprintf_r+0x404>)
 80094e2:	f7f7 fa75 	bl	80009d0 <__aeabi_dcmple>
 80094e6:	b9c8      	cbnz	r0, 800951c <_svfprintf_r+0x384>
 80094e8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80094ec:	2200      	movs	r2, #0
 80094ee:	2300      	movs	r3, #0
 80094f0:	f7f7 fa64 	bl	80009bc <__aeabi_dcmplt>
 80094f4:	b110      	cbz	r0, 80094fc <_svfprintf_r+0x364>
 80094f6:	232d      	movs	r3, #45	; 0x2d
 80094f8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80094fc:	4a28      	ldr	r2, [pc, #160]	; (80095a0 <_svfprintf_r+0x408>)
 80094fe:	4829      	ldr	r0, [pc, #164]	; (80095a4 <_svfprintf_r+0x40c>)
 8009500:	4613      	mov	r3, r2
 8009502:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009504:	2700      	movs	r7, #0
 8009506:	2947      	cmp	r1, #71	; 0x47
 8009508:	bfc8      	it	gt
 800950a:	4603      	movgt	r3, r0
 800950c:	f04f 0803 	mov.w	r8, #3
 8009510:	9307      	str	r3, [sp, #28]
 8009512:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8009516:	463e      	mov	r6, r7
 8009518:	f000 bc24 	b.w	8009d64 <_svfprintf_r+0xbcc>
 800951c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009520:	4610      	mov	r0, r2
 8009522:	4619      	mov	r1, r3
 8009524:	f7f7 fa72 	bl	8000a0c <__aeabi_dcmpun>
 8009528:	4607      	mov	r7, r0
 800952a:	b148      	cbz	r0, 8009540 <_svfprintf_r+0x3a8>
 800952c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800952e:	4a1e      	ldr	r2, [pc, #120]	; (80095a8 <_svfprintf_r+0x410>)
 8009530:	2b00      	cmp	r3, #0
 8009532:	bfb8      	it	lt
 8009534:	232d      	movlt	r3, #45	; 0x2d
 8009536:	481d      	ldr	r0, [pc, #116]	; (80095ac <_svfprintf_r+0x414>)
 8009538:	bfb8      	it	lt
 800953a:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800953e:	e7df      	b.n	8009500 <_svfprintf_r+0x368>
 8009540:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009542:	f023 0320 	bic.w	r3, r3, #32
 8009546:	2b41      	cmp	r3, #65	; 0x41
 8009548:	930c      	str	r3, [sp, #48]	; 0x30
 800954a:	d131      	bne.n	80095b0 <_svfprintf_r+0x418>
 800954c:	2330      	movs	r3, #48	; 0x30
 800954e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8009552:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009554:	f04a 0a02 	orr.w	sl, sl, #2
 8009558:	2b61      	cmp	r3, #97	; 0x61
 800955a:	bf0c      	ite	eq
 800955c:	2378      	moveq	r3, #120	; 0x78
 800955e:	2358      	movne	r3, #88	; 0x58
 8009560:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8009564:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8009568:	f340 81fa 	ble.w	8009960 <_svfprintf_r+0x7c8>
 800956c:	4648      	mov	r0, r9
 800956e:	f108 0101 	add.w	r1, r8, #1
 8009572:	f7ff fad1 	bl	8008b18 <_malloc_r>
 8009576:	9007      	str	r0, [sp, #28]
 8009578:	2800      	cmp	r0, #0
 800957a:	f040 81f4 	bne.w	8009966 <_svfprintf_r+0x7ce>
 800957e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8009582:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009586:	f8ab 300c 	strh.w	r3, [fp, #12]
 800958a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800958e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009592:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009594:	bf18      	it	ne
 8009596:	f04f 33ff 	movne.w	r3, #4294967295
 800959a:	e621      	b.n	80091e0 <_svfprintf_r+0x48>
 800959c:	7fefffff 	.word	0x7fefffff
 80095a0:	0801060c 	.word	0x0801060c
 80095a4:	08010610 	.word	0x08010610
 80095a8:	08010614 	.word	0x08010614
 80095ac:	08010618 	.word	0x08010618
 80095b0:	f1b8 3fff 	cmp.w	r8, #4294967295
 80095b4:	f000 81d9 	beq.w	800996a <_svfprintf_r+0x7d2>
 80095b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80095ba:	2b47      	cmp	r3, #71	; 0x47
 80095bc:	d105      	bne.n	80095ca <_svfprintf_r+0x432>
 80095be:	f1b8 0f00 	cmp.w	r8, #0
 80095c2:	d102      	bne.n	80095ca <_svfprintf_r+0x432>
 80095c4:	4647      	mov	r7, r8
 80095c6:	f04f 0801 	mov.w	r8, #1
 80095ca:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 80095ce:	9315      	str	r3, [sp, #84]	; 0x54
 80095d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80095d2:	1e1d      	subs	r5, r3, #0
 80095d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80095d6:	9308      	str	r3, [sp, #32]
 80095d8:	bfb7      	itett	lt
 80095da:	462b      	movlt	r3, r5
 80095dc:	2300      	movge	r3, #0
 80095de:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 80095e2:	232d      	movlt	r3, #45	; 0x2d
 80095e4:	931c      	str	r3, [sp, #112]	; 0x70
 80095e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80095e8:	2b41      	cmp	r3, #65	; 0x41
 80095ea:	f040 81d7 	bne.w	800999c <_svfprintf_r+0x804>
 80095ee:	aa20      	add	r2, sp, #128	; 0x80
 80095f0:	4629      	mov	r1, r5
 80095f2:	9808      	ldr	r0, [sp, #32]
 80095f4:	f004 fa3e 	bl	800da74 <frexp>
 80095f8:	2200      	movs	r2, #0
 80095fa:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80095fe:	f7f6 ff6b 	bl	80004d8 <__aeabi_dmul>
 8009602:	4602      	mov	r2, r0
 8009604:	460b      	mov	r3, r1
 8009606:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800960a:	2200      	movs	r2, #0
 800960c:	2300      	movs	r3, #0
 800960e:	f7f7 f9cb 	bl	80009a8 <__aeabi_dcmpeq>
 8009612:	b108      	cbz	r0, 8009618 <_svfprintf_r+0x480>
 8009614:	2301      	movs	r3, #1
 8009616:	9320      	str	r3, [sp, #128]	; 0x80
 8009618:	4eb4      	ldr	r6, [pc, #720]	; (80098ec <_svfprintf_r+0x754>)
 800961a:	4bb5      	ldr	r3, [pc, #724]	; (80098f0 <_svfprintf_r+0x758>)
 800961c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800961e:	9d07      	ldr	r5, [sp, #28]
 8009620:	2a61      	cmp	r2, #97	; 0x61
 8009622:	bf18      	it	ne
 8009624:	461e      	movne	r6, r3
 8009626:	9617      	str	r6, [sp, #92]	; 0x5c
 8009628:	f108 36ff 	add.w	r6, r8, #4294967295
 800962c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009630:	2200      	movs	r2, #0
 8009632:	4bb0      	ldr	r3, [pc, #704]	; (80098f4 <_svfprintf_r+0x75c>)
 8009634:	f7f6 ff50 	bl	80004d8 <__aeabi_dmul>
 8009638:	4602      	mov	r2, r0
 800963a:	460b      	mov	r3, r1
 800963c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009640:	f7f7 f9fa 	bl	8000a38 <__aeabi_d2iz>
 8009644:	901d      	str	r0, [sp, #116]	; 0x74
 8009646:	f7f6 fedd 	bl	8000404 <__aeabi_i2d>
 800964a:	4602      	mov	r2, r0
 800964c:	460b      	mov	r3, r1
 800964e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009652:	f7f6 fd89 	bl	8000168 <__aeabi_dsub>
 8009656:	4602      	mov	r2, r0
 8009658:	460b      	mov	r3, r1
 800965a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800965e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009660:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8009662:	960d      	str	r6, [sp, #52]	; 0x34
 8009664:	5c9b      	ldrb	r3, [r3, r2]
 8009666:	f805 3b01 	strb.w	r3, [r5], #1
 800966a:	1c73      	adds	r3, r6, #1
 800966c:	d006      	beq.n	800967c <_svfprintf_r+0x4e4>
 800966e:	2200      	movs	r2, #0
 8009670:	2300      	movs	r3, #0
 8009672:	3e01      	subs	r6, #1
 8009674:	f7f7 f998 	bl	80009a8 <__aeabi_dcmpeq>
 8009678:	2800      	cmp	r0, #0
 800967a:	d0d7      	beq.n	800962c <_svfprintf_r+0x494>
 800967c:	2200      	movs	r2, #0
 800967e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009682:	4b9d      	ldr	r3, [pc, #628]	; (80098f8 <_svfprintf_r+0x760>)
 8009684:	f7f7 f9b8 	bl	80009f8 <__aeabi_dcmpgt>
 8009688:	b960      	cbnz	r0, 80096a4 <_svfprintf_r+0x50c>
 800968a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800968e:	2200      	movs	r2, #0
 8009690:	4b99      	ldr	r3, [pc, #612]	; (80098f8 <_svfprintf_r+0x760>)
 8009692:	f7f7 f989 	bl	80009a8 <__aeabi_dcmpeq>
 8009696:	2800      	cmp	r0, #0
 8009698:	f000 817b 	beq.w	8009992 <_svfprintf_r+0x7fa>
 800969c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800969e:	07d8      	lsls	r0, r3, #31
 80096a0:	f140 8177 	bpl.w	8009992 <_svfprintf_r+0x7fa>
 80096a4:	2030      	movs	r0, #48	; 0x30
 80096a6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80096a8:	9524      	str	r5, [sp, #144]	; 0x90
 80096aa:	7bd9      	ldrb	r1, [r3, #15]
 80096ac:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80096ae:	1e53      	subs	r3, r2, #1
 80096b0:	9324      	str	r3, [sp, #144]	; 0x90
 80096b2:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80096b6:	428b      	cmp	r3, r1
 80096b8:	f000 815a 	beq.w	8009970 <_svfprintf_r+0x7d8>
 80096bc:	2b39      	cmp	r3, #57	; 0x39
 80096be:	bf0b      	itete	eq
 80096c0:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 80096c2:	3301      	addne	r3, #1
 80096c4:	7a9b      	ldrbeq	r3, [r3, #10]
 80096c6:	b2db      	uxtbne	r3, r3
 80096c8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80096cc:	9b07      	ldr	r3, [sp, #28]
 80096ce:	1aeb      	subs	r3, r5, r3
 80096d0:	9308      	str	r3, [sp, #32]
 80096d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80096d4:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80096d6:	2b47      	cmp	r3, #71	; 0x47
 80096d8:	f040 81ad 	bne.w	8009a36 <_svfprintf_r+0x89e>
 80096dc:	1ce9      	adds	r1, r5, #3
 80096de:	db02      	blt.n	80096e6 <_svfprintf_r+0x54e>
 80096e0:	45a8      	cmp	r8, r5
 80096e2:	f280 81cf 	bge.w	8009a84 <_svfprintf_r+0x8ec>
 80096e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096e8:	3b02      	subs	r3, #2
 80096ea:	930b      	str	r3, [sp, #44]	; 0x2c
 80096ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80096ee:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80096f2:	f021 0120 	bic.w	r1, r1, #32
 80096f6:	2941      	cmp	r1, #65	; 0x41
 80096f8:	bf08      	it	eq
 80096fa:	320f      	addeq	r2, #15
 80096fc:	f105 33ff 	add.w	r3, r5, #4294967295
 8009700:	bf06      	itte	eq
 8009702:	b2d2      	uxtbeq	r2, r2
 8009704:	2101      	moveq	r1, #1
 8009706:	2100      	movne	r1, #0
 8009708:	2b00      	cmp	r3, #0
 800970a:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800970e:	bfb4      	ite	lt
 8009710:	222d      	movlt	r2, #45	; 0x2d
 8009712:	222b      	movge	r2, #43	; 0x2b
 8009714:	9320      	str	r3, [sp, #128]	; 0x80
 8009716:	bfb8      	it	lt
 8009718:	f1c5 0301 	rsblt	r3, r5, #1
 800971c:	2b09      	cmp	r3, #9
 800971e:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8009722:	f340 819e 	ble.w	8009a62 <_svfprintf_r+0x8ca>
 8009726:	260a      	movs	r6, #10
 8009728:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 800972c:	fb93 f5f6 	sdiv	r5, r3, r6
 8009730:	4611      	mov	r1, r2
 8009732:	fb06 3015 	mls	r0, r6, r5, r3
 8009736:	3030      	adds	r0, #48	; 0x30
 8009738:	f801 0c01 	strb.w	r0, [r1, #-1]
 800973c:	4618      	mov	r0, r3
 800973e:	2863      	cmp	r0, #99	; 0x63
 8009740:	462b      	mov	r3, r5
 8009742:	f102 32ff 	add.w	r2, r2, #4294967295
 8009746:	dcf1      	bgt.n	800972c <_svfprintf_r+0x594>
 8009748:	3330      	adds	r3, #48	; 0x30
 800974a:	1e88      	subs	r0, r1, #2
 800974c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009750:	4603      	mov	r3, r0
 8009752:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8009756:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800975a:	42ab      	cmp	r3, r5
 800975c:	f0c0 817c 	bcc.w	8009a58 <_svfprintf_r+0x8c0>
 8009760:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8009764:	1a52      	subs	r2, r2, r1
 8009766:	42a8      	cmp	r0, r5
 8009768:	bf88      	it	hi
 800976a:	2200      	movhi	r2, #0
 800976c:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8009770:	441a      	add	r2, r3
 8009772:	ab22      	add	r3, sp, #136	; 0x88
 8009774:	1ad3      	subs	r3, r2, r3
 8009776:	9a08      	ldr	r2, [sp, #32]
 8009778:	931a      	str	r3, [sp, #104]	; 0x68
 800977a:	2a01      	cmp	r2, #1
 800977c:	eb03 0802 	add.w	r8, r3, r2
 8009780:	dc02      	bgt.n	8009788 <_svfprintf_r+0x5f0>
 8009782:	f01a 0f01 	tst.w	sl, #1
 8009786:	d001      	beq.n	800978c <_svfprintf_r+0x5f4>
 8009788:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800978a:	4498      	add	r8, r3
 800978c:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8009790:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009794:	9315      	str	r3, [sp, #84]	; 0x54
 8009796:	2300      	movs	r3, #0
 8009798:	461d      	mov	r5, r3
 800979a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800979e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80097a0:	b113      	cbz	r3, 80097a8 <_svfprintf_r+0x610>
 80097a2:	232d      	movs	r3, #45	; 0x2d
 80097a4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80097a8:	2600      	movs	r6, #0
 80097aa:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 80097ae:	4546      	cmp	r6, r8
 80097b0:	4633      	mov	r3, r6
 80097b2:	bfb8      	it	lt
 80097b4:	4643      	movlt	r3, r8
 80097b6:	9315      	str	r3, [sp, #84]	; 0x54
 80097b8:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80097bc:	b113      	cbz	r3, 80097c4 <_svfprintf_r+0x62c>
 80097be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80097c0:	3301      	adds	r3, #1
 80097c2:	9315      	str	r3, [sp, #84]	; 0x54
 80097c4:	f01a 0302 	ands.w	r3, sl, #2
 80097c8:	931c      	str	r3, [sp, #112]	; 0x70
 80097ca:	bf1e      	ittt	ne
 80097cc:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 80097ce:	3302      	addne	r3, #2
 80097d0:	9315      	strne	r3, [sp, #84]	; 0x54
 80097d2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 80097d6:	931d      	str	r3, [sp, #116]	; 0x74
 80097d8:	d121      	bne.n	800981e <_svfprintf_r+0x686>
 80097da:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80097de:	1a9b      	subs	r3, r3, r2
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	9317      	str	r3, [sp, #92]	; 0x5c
 80097e4:	dd1b      	ble.n	800981e <_svfprintf_r+0x686>
 80097e6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80097ea:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80097ec:	3301      	adds	r3, #1
 80097ee:	2810      	cmp	r0, #16
 80097f0:	4842      	ldr	r0, [pc, #264]	; (80098fc <_svfprintf_r+0x764>)
 80097f2:	f104 0108 	add.w	r1, r4, #8
 80097f6:	6020      	str	r0, [r4, #0]
 80097f8:	f300 82e6 	bgt.w	8009dc8 <_svfprintf_r+0xc30>
 80097fc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80097fe:	2b07      	cmp	r3, #7
 8009800:	4402      	add	r2, r0
 8009802:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009806:	6060      	str	r0, [r4, #4]
 8009808:	f340 82f3 	ble.w	8009df2 <_svfprintf_r+0xc5a>
 800980c:	4659      	mov	r1, fp
 800980e:	4648      	mov	r0, r9
 8009810:	aa26      	add	r2, sp, #152	; 0x98
 8009812:	f004 f9b9 	bl	800db88 <__ssprint_r>
 8009816:	2800      	cmp	r0, #0
 8009818:	f040 8636 	bne.w	800a488 <_svfprintf_r+0x12f0>
 800981c:	ac29      	add	r4, sp, #164	; 0xa4
 800981e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009822:	b173      	cbz	r3, 8009842 <_svfprintf_r+0x6aa>
 8009824:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8009828:	6023      	str	r3, [r4, #0]
 800982a:	2301      	movs	r3, #1
 800982c:	6063      	str	r3, [r4, #4]
 800982e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009830:	3301      	adds	r3, #1
 8009832:	9328      	str	r3, [sp, #160]	; 0xa0
 8009834:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009836:	3301      	adds	r3, #1
 8009838:	2b07      	cmp	r3, #7
 800983a:	9327      	str	r3, [sp, #156]	; 0x9c
 800983c:	f300 82db 	bgt.w	8009df6 <_svfprintf_r+0xc5e>
 8009840:	3408      	adds	r4, #8
 8009842:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009844:	b16b      	cbz	r3, 8009862 <_svfprintf_r+0x6ca>
 8009846:	ab1f      	add	r3, sp, #124	; 0x7c
 8009848:	6023      	str	r3, [r4, #0]
 800984a:	2302      	movs	r3, #2
 800984c:	6063      	str	r3, [r4, #4]
 800984e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009850:	3302      	adds	r3, #2
 8009852:	9328      	str	r3, [sp, #160]	; 0xa0
 8009854:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009856:	3301      	adds	r3, #1
 8009858:	2b07      	cmp	r3, #7
 800985a:	9327      	str	r3, [sp, #156]	; 0x9c
 800985c:	f300 82d5 	bgt.w	8009e0a <_svfprintf_r+0xc72>
 8009860:	3408      	adds	r4, #8
 8009862:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009864:	2b80      	cmp	r3, #128	; 0x80
 8009866:	d121      	bne.n	80098ac <_svfprintf_r+0x714>
 8009868:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800986c:	1a9b      	subs	r3, r3, r2
 800986e:	2b00      	cmp	r3, #0
 8009870:	9317      	str	r3, [sp, #92]	; 0x5c
 8009872:	dd1b      	ble.n	80098ac <_svfprintf_r+0x714>
 8009874:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009878:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800987a:	3301      	adds	r3, #1
 800987c:	2810      	cmp	r0, #16
 800987e:	4820      	ldr	r0, [pc, #128]	; (8009900 <_svfprintf_r+0x768>)
 8009880:	f104 0108 	add.w	r1, r4, #8
 8009884:	6020      	str	r0, [r4, #0]
 8009886:	f300 82ca 	bgt.w	8009e1e <_svfprintf_r+0xc86>
 800988a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800988c:	2b07      	cmp	r3, #7
 800988e:	4402      	add	r2, r0
 8009890:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009894:	6060      	str	r0, [r4, #4]
 8009896:	f340 82d7 	ble.w	8009e48 <_svfprintf_r+0xcb0>
 800989a:	4659      	mov	r1, fp
 800989c:	4648      	mov	r0, r9
 800989e:	aa26      	add	r2, sp, #152	; 0x98
 80098a0:	f004 f972 	bl	800db88 <__ssprint_r>
 80098a4:	2800      	cmp	r0, #0
 80098a6:	f040 85ef 	bne.w	800a488 <_svfprintf_r+0x12f0>
 80098aa:	ac29      	add	r4, sp, #164	; 0xa4
 80098ac:	eba6 0608 	sub.w	r6, r6, r8
 80098b0:	2e00      	cmp	r6, #0
 80098b2:	dd27      	ble.n	8009904 <_svfprintf_r+0x76c>
 80098b4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80098b8:	4811      	ldr	r0, [pc, #68]	; (8009900 <_svfprintf_r+0x768>)
 80098ba:	2e10      	cmp	r6, #16
 80098bc:	f103 0301 	add.w	r3, r3, #1
 80098c0:	f104 0108 	add.w	r1, r4, #8
 80098c4:	6020      	str	r0, [r4, #0]
 80098c6:	f300 82c1 	bgt.w	8009e4c <_svfprintf_r+0xcb4>
 80098ca:	6066      	str	r6, [r4, #4]
 80098cc:	2b07      	cmp	r3, #7
 80098ce:	4416      	add	r6, r2
 80098d0:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80098d4:	f340 82cd 	ble.w	8009e72 <_svfprintf_r+0xcda>
 80098d8:	4659      	mov	r1, fp
 80098da:	4648      	mov	r0, r9
 80098dc:	aa26      	add	r2, sp, #152	; 0x98
 80098de:	f004 f953 	bl	800db88 <__ssprint_r>
 80098e2:	2800      	cmp	r0, #0
 80098e4:	f040 85d0 	bne.w	800a488 <_svfprintf_r+0x12f0>
 80098e8:	ac29      	add	r4, sp, #164	; 0xa4
 80098ea:	e00b      	b.n	8009904 <_svfprintf_r+0x76c>
 80098ec:	0801061c 	.word	0x0801061c
 80098f0:	0801062d 	.word	0x0801062d
 80098f4:	40300000 	.word	0x40300000
 80098f8:	3fe00000 	.word	0x3fe00000
 80098fc:	08010640 	.word	0x08010640
 8009900:	08010650 	.word	0x08010650
 8009904:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009908:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800990a:	f040 82b9 	bne.w	8009e80 <_svfprintf_r+0xce8>
 800990e:	9b07      	ldr	r3, [sp, #28]
 8009910:	4446      	add	r6, r8
 8009912:	e9c4 3800 	strd	r3, r8, [r4]
 8009916:	9628      	str	r6, [sp, #160]	; 0xa0
 8009918:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800991a:	3301      	adds	r3, #1
 800991c:	2b07      	cmp	r3, #7
 800991e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009920:	f300 82f4 	bgt.w	8009f0c <_svfprintf_r+0xd74>
 8009924:	3408      	adds	r4, #8
 8009926:	f01a 0f04 	tst.w	sl, #4
 800992a:	f040 858e 	bne.w	800a44a <_svfprintf_r+0x12b2>
 800992e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8009932:	9915      	ldr	r1, [sp, #84]	; 0x54
 8009934:	428a      	cmp	r2, r1
 8009936:	bfac      	ite	ge
 8009938:	189b      	addge	r3, r3, r2
 800993a:	185b      	addlt	r3, r3, r1
 800993c:	9313      	str	r3, [sp, #76]	; 0x4c
 800993e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009940:	b13b      	cbz	r3, 8009952 <_svfprintf_r+0x7ba>
 8009942:	4659      	mov	r1, fp
 8009944:	4648      	mov	r0, r9
 8009946:	aa26      	add	r2, sp, #152	; 0x98
 8009948:	f004 f91e 	bl	800db88 <__ssprint_r>
 800994c:	2800      	cmp	r0, #0
 800994e:	f040 859b 	bne.w	800a488 <_svfprintf_r+0x12f0>
 8009952:	2300      	movs	r3, #0
 8009954:	9327      	str	r3, [sp, #156]	; 0x9c
 8009956:	2f00      	cmp	r7, #0
 8009958:	f040 85b2 	bne.w	800a4c0 <_svfprintf_r+0x1328>
 800995c:	ac29      	add	r4, sp, #164	; 0xa4
 800995e:	e0e3      	b.n	8009b28 <_svfprintf_r+0x990>
 8009960:	ab39      	add	r3, sp, #228	; 0xe4
 8009962:	9307      	str	r3, [sp, #28]
 8009964:	e631      	b.n	80095ca <_svfprintf_r+0x432>
 8009966:	9f07      	ldr	r7, [sp, #28]
 8009968:	e62f      	b.n	80095ca <_svfprintf_r+0x432>
 800996a:	f04f 0806 	mov.w	r8, #6
 800996e:	e62c      	b.n	80095ca <_svfprintf_r+0x432>
 8009970:	f802 0c01 	strb.w	r0, [r2, #-1]
 8009974:	e69a      	b.n	80096ac <_svfprintf_r+0x514>
 8009976:	f803 0b01 	strb.w	r0, [r3], #1
 800997a:	1aca      	subs	r2, r1, r3
 800997c:	2a00      	cmp	r2, #0
 800997e:	dafa      	bge.n	8009976 <_svfprintf_r+0x7de>
 8009980:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009982:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009984:	3201      	adds	r2, #1
 8009986:	f103 0301 	add.w	r3, r3, #1
 800998a:	bfb8      	it	lt
 800998c:	2300      	movlt	r3, #0
 800998e:	441d      	add	r5, r3
 8009990:	e69c      	b.n	80096cc <_svfprintf_r+0x534>
 8009992:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009994:	462b      	mov	r3, r5
 8009996:	2030      	movs	r0, #48	; 0x30
 8009998:	18a9      	adds	r1, r5, r2
 800999a:	e7ee      	b.n	800997a <_svfprintf_r+0x7e2>
 800999c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800999e:	2b46      	cmp	r3, #70	; 0x46
 80099a0:	d005      	beq.n	80099ae <_svfprintf_r+0x816>
 80099a2:	2b45      	cmp	r3, #69	; 0x45
 80099a4:	d11b      	bne.n	80099de <_svfprintf_r+0x846>
 80099a6:	f108 0601 	add.w	r6, r8, #1
 80099aa:	2302      	movs	r3, #2
 80099ac:	e001      	b.n	80099b2 <_svfprintf_r+0x81a>
 80099ae:	4646      	mov	r6, r8
 80099b0:	2303      	movs	r3, #3
 80099b2:	aa24      	add	r2, sp, #144	; 0x90
 80099b4:	9204      	str	r2, [sp, #16]
 80099b6:	aa21      	add	r2, sp, #132	; 0x84
 80099b8:	9203      	str	r2, [sp, #12]
 80099ba:	aa20      	add	r2, sp, #128	; 0x80
 80099bc:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80099c0:	9300      	str	r3, [sp, #0]
 80099c2:	4648      	mov	r0, r9
 80099c4:	462b      	mov	r3, r5
 80099c6:	9a08      	ldr	r2, [sp, #32]
 80099c8:	f002 f95a 	bl	800bc80 <_dtoa_r>
 80099cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80099ce:	9007      	str	r0, [sp, #28]
 80099d0:	2b47      	cmp	r3, #71	; 0x47
 80099d2:	d106      	bne.n	80099e2 <_svfprintf_r+0x84a>
 80099d4:	f01a 0f01 	tst.w	sl, #1
 80099d8:	d103      	bne.n	80099e2 <_svfprintf_r+0x84a>
 80099da:	9d24      	ldr	r5, [sp, #144]	; 0x90
 80099dc:	e676      	b.n	80096cc <_svfprintf_r+0x534>
 80099de:	4646      	mov	r6, r8
 80099e0:	e7e3      	b.n	80099aa <_svfprintf_r+0x812>
 80099e2:	9b07      	ldr	r3, [sp, #28]
 80099e4:	4433      	add	r3, r6
 80099e6:	930d      	str	r3, [sp, #52]	; 0x34
 80099e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80099ea:	2b46      	cmp	r3, #70	; 0x46
 80099ec:	d111      	bne.n	8009a12 <_svfprintf_r+0x87a>
 80099ee:	9b07      	ldr	r3, [sp, #28]
 80099f0:	781b      	ldrb	r3, [r3, #0]
 80099f2:	2b30      	cmp	r3, #48	; 0x30
 80099f4:	d109      	bne.n	8009a0a <_svfprintf_r+0x872>
 80099f6:	2200      	movs	r2, #0
 80099f8:	2300      	movs	r3, #0
 80099fa:	4629      	mov	r1, r5
 80099fc:	9808      	ldr	r0, [sp, #32]
 80099fe:	f7f6 ffd3 	bl	80009a8 <__aeabi_dcmpeq>
 8009a02:	b910      	cbnz	r0, 8009a0a <_svfprintf_r+0x872>
 8009a04:	f1c6 0601 	rsb	r6, r6, #1
 8009a08:	9620      	str	r6, [sp, #128]	; 0x80
 8009a0a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009a0c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009a0e:	441a      	add	r2, r3
 8009a10:	920d      	str	r2, [sp, #52]	; 0x34
 8009a12:	2200      	movs	r2, #0
 8009a14:	2300      	movs	r3, #0
 8009a16:	4629      	mov	r1, r5
 8009a18:	9808      	ldr	r0, [sp, #32]
 8009a1a:	f7f6 ffc5 	bl	80009a8 <__aeabi_dcmpeq>
 8009a1e:	b108      	cbz	r0, 8009a24 <_svfprintf_r+0x88c>
 8009a20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a22:	9324      	str	r3, [sp, #144]	; 0x90
 8009a24:	2230      	movs	r2, #48	; 0x30
 8009a26:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009a28:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009a2a:	4299      	cmp	r1, r3
 8009a2c:	d9d5      	bls.n	80099da <_svfprintf_r+0x842>
 8009a2e:	1c59      	adds	r1, r3, #1
 8009a30:	9124      	str	r1, [sp, #144]	; 0x90
 8009a32:	701a      	strb	r2, [r3, #0]
 8009a34:	e7f7      	b.n	8009a26 <_svfprintf_r+0x88e>
 8009a36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a38:	2b46      	cmp	r3, #70	; 0x46
 8009a3a:	f47f ae57 	bne.w	80096ec <_svfprintf_r+0x554>
 8009a3e:	f00a 0301 	and.w	r3, sl, #1
 8009a42:	2d00      	cmp	r5, #0
 8009a44:	ea43 0308 	orr.w	r3, r3, r8
 8009a48:	dd18      	ble.n	8009a7c <_svfprintf_r+0x8e4>
 8009a4a:	b383      	cbz	r3, 8009aae <_svfprintf_r+0x916>
 8009a4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009a4e:	18eb      	adds	r3, r5, r3
 8009a50:	4498      	add	r8, r3
 8009a52:	2366      	movs	r3, #102	; 0x66
 8009a54:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a56:	e030      	b.n	8009aba <_svfprintf_r+0x922>
 8009a58:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009a5c:	f802 6b01 	strb.w	r6, [r2], #1
 8009a60:	e67b      	b.n	800975a <_svfprintf_r+0x5c2>
 8009a62:	b941      	cbnz	r1, 8009a76 <_svfprintf_r+0x8de>
 8009a64:	2230      	movs	r2, #48	; 0x30
 8009a66:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8009a6a:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8009a6e:	3330      	adds	r3, #48	; 0x30
 8009a70:	f802 3b01 	strb.w	r3, [r2], #1
 8009a74:	e67d      	b.n	8009772 <_svfprintf_r+0x5da>
 8009a76:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8009a7a:	e7f8      	b.n	8009a6e <_svfprintf_r+0x8d6>
 8009a7c:	b1cb      	cbz	r3, 8009ab2 <_svfprintf_r+0x91a>
 8009a7e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009a80:	3301      	adds	r3, #1
 8009a82:	e7e5      	b.n	8009a50 <_svfprintf_r+0x8b8>
 8009a84:	9b08      	ldr	r3, [sp, #32]
 8009a86:	429d      	cmp	r5, r3
 8009a88:	db07      	blt.n	8009a9a <_svfprintf_r+0x902>
 8009a8a:	f01a 0f01 	tst.w	sl, #1
 8009a8e:	d029      	beq.n	8009ae4 <_svfprintf_r+0x94c>
 8009a90:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009a92:	eb05 0803 	add.w	r8, r5, r3
 8009a96:	2367      	movs	r3, #103	; 0x67
 8009a98:	e7dc      	b.n	8009a54 <_svfprintf_r+0x8bc>
 8009a9a:	9b08      	ldr	r3, [sp, #32]
 8009a9c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009a9e:	2d00      	cmp	r5, #0
 8009aa0:	eb03 0802 	add.w	r8, r3, r2
 8009aa4:	dcf7      	bgt.n	8009a96 <_svfprintf_r+0x8fe>
 8009aa6:	f1c5 0301 	rsb	r3, r5, #1
 8009aaa:	4498      	add	r8, r3
 8009aac:	e7f3      	b.n	8009a96 <_svfprintf_r+0x8fe>
 8009aae:	46a8      	mov	r8, r5
 8009ab0:	e7cf      	b.n	8009a52 <_svfprintf_r+0x8ba>
 8009ab2:	2366      	movs	r3, #102	; 0x66
 8009ab4:	f04f 0801 	mov.w	r8, #1
 8009ab8:	930b      	str	r3, [sp, #44]	; 0x2c
 8009aba:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 8009abe:	930d      	str	r3, [sp, #52]	; 0x34
 8009ac0:	d023      	beq.n	8009b0a <_svfprintf_r+0x972>
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	2d00      	cmp	r5, #0
 8009ac6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8009aca:	f77f ae68 	ble.w	800979e <_svfprintf_r+0x606>
 8009ace:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009ad0:	781b      	ldrb	r3, [r3, #0]
 8009ad2:	2bff      	cmp	r3, #255	; 0xff
 8009ad4:	d108      	bne.n	8009ae8 <_svfprintf_r+0x950>
 8009ad6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009ada:	4413      	add	r3, r2
 8009adc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009ade:	fb02 8803 	mla	r8, r2, r3, r8
 8009ae2:	e65c      	b.n	800979e <_svfprintf_r+0x606>
 8009ae4:	46a8      	mov	r8, r5
 8009ae6:	e7d6      	b.n	8009a96 <_svfprintf_r+0x8fe>
 8009ae8:	42ab      	cmp	r3, r5
 8009aea:	daf4      	bge.n	8009ad6 <_svfprintf_r+0x93e>
 8009aec:	1aed      	subs	r5, r5, r3
 8009aee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009af0:	785b      	ldrb	r3, [r3, #1]
 8009af2:	b133      	cbz	r3, 8009b02 <_svfprintf_r+0x96a>
 8009af4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009af6:	3301      	adds	r3, #1
 8009af8:	930d      	str	r3, [sp, #52]	; 0x34
 8009afa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009afc:	3301      	adds	r3, #1
 8009afe:	930e      	str	r3, [sp, #56]	; 0x38
 8009b00:	e7e5      	b.n	8009ace <_svfprintf_r+0x936>
 8009b02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b04:	3301      	adds	r3, #1
 8009b06:	930c      	str	r3, [sp, #48]	; 0x30
 8009b08:	e7e1      	b.n	8009ace <_svfprintf_r+0x936>
 8009b0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b0c:	930c      	str	r3, [sp, #48]	; 0x30
 8009b0e:	e646      	b.n	800979e <_svfprintf_r+0x606>
 8009b10:	4632      	mov	r2, r6
 8009b12:	f852 3b04 	ldr.w	r3, [r2], #4
 8009b16:	f01a 0f20 	tst.w	sl, #32
 8009b1a:	920a      	str	r2, [sp, #40]	; 0x28
 8009b1c:	d009      	beq.n	8009b32 <_svfprintf_r+0x99a>
 8009b1e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009b20:	4610      	mov	r0, r2
 8009b22:	17d1      	asrs	r1, r2, #31
 8009b24:	e9c3 0100 	strd	r0, r1, [r3]
 8009b28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009b2a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009b2c:	9307      	str	r3, [sp, #28]
 8009b2e:	f7ff bb6f 	b.w	8009210 <_svfprintf_r+0x78>
 8009b32:	f01a 0f10 	tst.w	sl, #16
 8009b36:	d002      	beq.n	8009b3e <_svfprintf_r+0x9a6>
 8009b38:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009b3a:	601a      	str	r2, [r3, #0]
 8009b3c:	e7f4      	b.n	8009b28 <_svfprintf_r+0x990>
 8009b3e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009b42:	d002      	beq.n	8009b4a <_svfprintf_r+0x9b2>
 8009b44:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009b46:	801a      	strh	r2, [r3, #0]
 8009b48:	e7ee      	b.n	8009b28 <_svfprintf_r+0x990>
 8009b4a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009b4e:	d0f3      	beq.n	8009b38 <_svfprintf_r+0x9a0>
 8009b50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009b52:	701a      	strb	r2, [r3, #0]
 8009b54:	e7e8      	b.n	8009b28 <_svfprintf_r+0x990>
 8009b56:	f04a 0a10 	orr.w	sl, sl, #16
 8009b5a:	f01a 0f20 	tst.w	sl, #32
 8009b5e:	d01e      	beq.n	8009b9e <_svfprintf_r+0xa06>
 8009b60:	3607      	adds	r6, #7
 8009b62:	f026 0307 	bic.w	r3, r6, #7
 8009b66:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009b6a:	930a      	str	r3, [sp, #40]	; 0x28
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009b72:	2200      	movs	r2, #0
 8009b74:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8009b78:	f1b8 3fff 	cmp.w	r8, #4294967295
 8009b7c:	f000 84b1 	beq.w	800a4e2 <_svfprintf_r+0x134a>
 8009b80:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8009b84:	920c      	str	r2, [sp, #48]	; 0x30
 8009b86:	ea56 0207 	orrs.w	r2, r6, r7
 8009b8a:	f040 84b0 	bne.w	800a4ee <_svfprintf_r+0x1356>
 8009b8e:	f1b8 0f00 	cmp.w	r8, #0
 8009b92:	f000 8103 	beq.w	8009d9c <_svfprintf_r+0xc04>
 8009b96:	2b01      	cmp	r3, #1
 8009b98:	f040 84ac 	bne.w	800a4f4 <_svfprintf_r+0x135c>
 8009b9c:	e098      	b.n	8009cd0 <_svfprintf_r+0xb38>
 8009b9e:	1d33      	adds	r3, r6, #4
 8009ba0:	f01a 0f10 	tst.w	sl, #16
 8009ba4:	930a      	str	r3, [sp, #40]	; 0x28
 8009ba6:	d001      	beq.n	8009bac <_svfprintf_r+0xa14>
 8009ba8:	6836      	ldr	r6, [r6, #0]
 8009baa:	e003      	b.n	8009bb4 <_svfprintf_r+0xa1c>
 8009bac:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009bb0:	d002      	beq.n	8009bb8 <_svfprintf_r+0xa20>
 8009bb2:	8836      	ldrh	r6, [r6, #0]
 8009bb4:	2700      	movs	r7, #0
 8009bb6:	e7d9      	b.n	8009b6c <_svfprintf_r+0x9d4>
 8009bb8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009bbc:	d0f4      	beq.n	8009ba8 <_svfprintf_r+0xa10>
 8009bbe:	7836      	ldrb	r6, [r6, #0]
 8009bc0:	e7f8      	b.n	8009bb4 <_svfprintf_r+0xa1c>
 8009bc2:	4633      	mov	r3, r6
 8009bc4:	f853 6b04 	ldr.w	r6, [r3], #4
 8009bc8:	2278      	movs	r2, #120	; 0x78
 8009bca:	930a      	str	r3, [sp, #40]	; 0x28
 8009bcc:	f647 0330 	movw	r3, #30768	; 0x7830
 8009bd0:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8009bd4:	4ba8      	ldr	r3, [pc, #672]	; (8009e78 <_svfprintf_r+0xce0>)
 8009bd6:	2700      	movs	r7, #0
 8009bd8:	931b      	str	r3, [sp, #108]	; 0x6c
 8009bda:	f04a 0a02 	orr.w	sl, sl, #2
 8009bde:	2302      	movs	r3, #2
 8009be0:	920b      	str	r2, [sp, #44]	; 0x2c
 8009be2:	e7c6      	b.n	8009b72 <_svfprintf_r+0x9da>
 8009be4:	4632      	mov	r2, r6
 8009be6:	2500      	movs	r5, #0
 8009be8:	f852 3b04 	ldr.w	r3, [r2], #4
 8009bec:	f1b8 3fff 	cmp.w	r8, #4294967295
 8009bf0:	9307      	str	r3, [sp, #28]
 8009bf2:	920a      	str	r2, [sp, #40]	; 0x28
 8009bf4:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8009bf8:	d010      	beq.n	8009c1c <_svfprintf_r+0xa84>
 8009bfa:	4642      	mov	r2, r8
 8009bfc:	4629      	mov	r1, r5
 8009bfe:	9807      	ldr	r0, [sp, #28]
 8009c00:	f003 fa24 	bl	800d04c <memchr>
 8009c04:	4607      	mov	r7, r0
 8009c06:	2800      	cmp	r0, #0
 8009c08:	f43f ac85 	beq.w	8009516 <_svfprintf_r+0x37e>
 8009c0c:	9b07      	ldr	r3, [sp, #28]
 8009c0e:	462f      	mov	r7, r5
 8009c10:	462e      	mov	r6, r5
 8009c12:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8009c16:	eba0 0803 	sub.w	r8, r0, r3
 8009c1a:	e5c8      	b.n	80097ae <_svfprintf_r+0x616>
 8009c1c:	9807      	ldr	r0, [sp, #28]
 8009c1e:	f7f6 fa97 	bl	8000150 <strlen>
 8009c22:	462f      	mov	r7, r5
 8009c24:	4680      	mov	r8, r0
 8009c26:	e476      	b.n	8009516 <_svfprintf_r+0x37e>
 8009c28:	f04a 0a10 	orr.w	sl, sl, #16
 8009c2c:	f01a 0f20 	tst.w	sl, #32
 8009c30:	d007      	beq.n	8009c42 <_svfprintf_r+0xaaa>
 8009c32:	3607      	adds	r6, #7
 8009c34:	f026 0307 	bic.w	r3, r6, #7
 8009c38:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009c3c:	930a      	str	r3, [sp, #40]	; 0x28
 8009c3e:	2301      	movs	r3, #1
 8009c40:	e797      	b.n	8009b72 <_svfprintf_r+0x9da>
 8009c42:	1d33      	adds	r3, r6, #4
 8009c44:	f01a 0f10 	tst.w	sl, #16
 8009c48:	930a      	str	r3, [sp, #40]	; 0x28
 8009c4a:	d001      	beq.n	8009c50 <_svfprintf_r+0xab8>
 8009c4c:	6836      	ldr	r6, [r6, #0]
 8009c4e:	e003      	b.n	8009c58 <_svfprintf_r+0xac0>
 8009c50:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009c54:	d002      	beq.n	8009c5c <_svfprintf_r+0xac4>
 8009c56:	8836      	ldrh	r6, [r6, #0]
 8009c58:	2700      	movs	r7, #0
 8009c5a:	e7f0      	b.n	8009c3e <_svfprintf_r+0xaa6>
 8009c5c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009c60:	d0f4      	beq.n	8009c4c <_svfprintf_r+0xab4>
 8009c62:	7836      	ldrb	r6, [r6, #0]
 8009c64:	e7f8      	b.n	8009c58 <_svfprintf_r+0xac0>
 8009c66:	4b85      	ldr	r3, [pc, #532]	; (8009e7c <_svfprintf_r+0xce4>)
 8009c68:	f01a 0f20 	tst.w	sl, #32
 8009c6c:	931b      	str	r3, [sp, #108]	; 0x6c
 8009c6e:	d019      	beq.n	8009ca4 <_svfprintf_r+0xb0c>
 8009c70:	3607      	adds	r6, #7
 8009c72:	f026 0307 	bic.w	r3, r6, #7
 8009c76:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009c7a:	930a      	str	r3, [sp, #40]	; 0x28
 8009c7c:	f01a 0f01 	tst.w	sl, #1
 8009c80:	d00a      	beq.n	8009c98 <_svfprintf_r+0xb00>
 8009c82:	ea56 0307 	orrs.w	r3, r6, r7
 8009c86:	d007      	beq.n	8009c98 <_svfprintf_r+0xb00>
 8009c88:	2330      	movs	r3, #48	; 0x30
 8009c8a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8009c8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c90:	f04a 0a02 	orr.w	sl, sl, #2
 8009c94:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8009c98:	2302      	movs	r3, #2
 8009c9a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009c9e:	e768      	b.n	8009b72 <_svfprintf_r+0x9da>
 8009ca0:	4b75      	ldr	r3, [pc, #468]	; (8009e78 <_svfprintf_r+0xce0>)
 8009ca2:	e7e1      	b.n	8009c68 <_svfprintf_r+0xad0>
 8009ca4:	1d33      	adds	r3, r6, #4
 8009ca6:	f01a 0f10 	tst.w	sl, #16
 8009caa:	930a      	str	r3, [sp, #40]	; 0x28
 8009cac:	d001      	beq.n	8009cb2 <_svfprintf_r+0xb1a>
 8009cae:	6836      	ldr	r6, [r6, #0]
 8009cb0:	e003      	b.n	8009cba <_svfprintf_r+0xb22>
 8009cb2:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009cb6:	d002      	beq.n	8009cbe <_svfprintf_r+0xb26>
 8009cb8:	8836      	ldrh	r6, [r6, #0]
 8009cba:	2700      	movs	r7, #0
 8009cbc:	e7de      	b.n	8009c7c <_svfprintf_r+0xae4>
 8009cbe:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009cc2:	d0f4      	beq.n	8009cae <_svfprintf_r+0xb16>
 8009cc4:	7836      	ldrb	r6, [r6, #0]
 8009cc6:	e7f8      	b.n	8009cba <_svfprintf_r+0xb22>
 8009cc8:	2f00      	cmp	r7, #0
 8009cca:	bf08      	it	eq
 8009ccc:	2e0a      	cmpeq	r6, #10
 8009cce:	d206      	bcs.n	8009cde <_svfprintf_r+0xb46>
 8009cd0:	3630      	adds	r6, #48	; 0x30
 8009cd2:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8009cd6:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8009cda:	f000 bc2d 	b.w	800a538 <_svfprintf_r+0x13a0>
 8009cde:	2300      	movs	r3, #0
 8009ce0:	9308      	str	r3, [sp, #32]
 8009ce2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ce4:	ad52      	add	r5, sp, #328	; 0x148
 8009ce6:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8009cea:	1e6b      	subs	r3, r5, #1
 8009cec:	9307      	str	r3, [sp, #28]
 8009cee:	220a      	movs	r2, #10
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	4630      	mov	r0, r6
 8009cf4:	4639      	mov	r1, r7
 8009cf6:	f7f7 fa5b 	bl	80011b0 <__aeabi_uldivmod>
 8009cfa:	9b08      	ldr	r3, [sp, #32]
 8009cfc:	3230      	adds	r2, #48	; 0x30
 8009cfe:	3301      	adds	r3, #1
 8009d00:	f805 2c01 	strb.w	r2, [r5, #-1]
 8009d04:	9308      	str	r3, [sp, #32]
 8009d06:	f1ba 0f00 	cmp.w	sl, #0
 8009d0a:	d019      	beq.n	8009d40 <_svfprintf_r+0xba8>
 8009d0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d0e:	9a08      	ldr	r2, [sp, #32]
 8009d10:	781b      	ldrb	r3, [r3, #0]
 8009d12:	429a      	cmp	r2, r3
 8009d14:	d114      	bne.n	8009d40 <_svfprintf_r+0xba8>
 8009d16:	2aff      	cmp	r2, #255	; 0xff
 8009d18:	d012      	beq.n	8009d40 <_svfprintf_r+0xba8>
 8009d1a:	2f00      	cmp	r7, #0
 8009d1c:	bf08      	it	eq
 8009d1e:	2e0a      	cmpeq	r6, #10
 8009d20:	d30e      	bcc.n	8009d40 <_svfprintf_r+0xba8>
 8009d22:	9b07      	ldr	r3, [sp, #28]
 8009d24:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009d26:	9919      	ldr	r1, [sp, #100]	; 0x64
 8009d28:	1a9b      	subs	r3, r3, r2
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	9307      	str	r3, [sp, #28]
 8009d2e:	f003 ff18 	bl	800db62 <strncpy>
 8009d32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d34:	785d      	ldrb	r5, [r3, #1]
 8009d36:	b1ed      	cbz	r5, 8009d74 <_svfprintf_r+0xbdc>
 8009d38:	3301      	adds	r3, #1
 8009d3a:	930e      	str	r3, [sp, #56]	; 0x38
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	9308      	str	r3, [sp, #32]
 8009d40:	220a      	movs	r2, #10
 8009d42:	2300      	movs	r3, #0
 8009d44:	4630      	mov	r0, r6
 8009d46:	4639      	mov	r1, r7
 8009d48:	f7f7 fa32 	bl	80011b0 <__aeabi_uldivmod>
 8009d4c:	2f00      	cmp	r7, #0
 8009d4e:	bf08      	it	eq
 8009d50:	2e0a      	cmpeq	r6, #10
 8009d52:	d20b      	bcs.n	8009d6c <_svfprintf_r+0xbd4>
 8009d54:	2700      	movs	r7, #0
 8009d56:	9b07      	ldr	r3, [sp, #28]
 8009d58:	aa52      	add	r2, sp, #328	; 0x148
 8009d5a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009d5e:	4646      	mov	r6, r8
 8009d60:	eba2 0803 	sub.w	r8, r2, r3
 8009d64:	463d      	mov	r5, r7
 8009d66:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8009d6a:	e520      	b.n	80097ae <_svfprintf_r+0x616>
 8009d6c:	4606      	mov	r6, r0
 8009d6e:	460f      	mov	r7, r1
 8009d70:	9d07      	ldr	r5, [sp, #28]
 8009d72:	e7ba      	b.n	8009cea <_svfprintf_r+0xb52>
 8009d74:	9508      	str	r5, [sp, #32]
 8009d76:	e7e3      	b.n	8009d40 <_svfprintf_r+0xba8>
 8009d78:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009d7a:	f006 030f 	and.w	r3, r6, #15
 8009d7e:	5cd3      	ldrb	r3, [r2, r3]
 8009d80:	9a07      	ldr	r2, [sp, #28]
 8009d82:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8009d86:	0933      	lsrs	r3, r6, #4
 8009d88:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8009d8c:	9207      	str	r2, [sp, #28]
 8009d8e:	093a      	lsrs	r2, r7, #4
 8009d90:	461e      	mov	r6, r3
 8009d92:	4617      	mov	r7, r2
 8009d94:	ea56 0307 	orrs.w	r3, r6, r7
 8009d98:	d1ee      	bne.n	8009d78 <_svfprintf_r+0xbe0>
 8009d9a:	e7db      	b.n	8009d54 <_svfprintf_r+0xbbc>
 8009d9c:	b933      	cbnz	r3, 8009dac <_svfprintf_r+0xc14>
 8009d9e:	f01a 0f01 	tst.w	sl, #1
 8009da2:	d003      	beq.n	8009dac <_svfprintf_r+0xc14>
 8009da4:	2330      	movs	r3, #48	; 0x30
 8009da6:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8009daa:	e794      	b.n	8009cd6 <_svfprintf_r+0xb3e>
 8009dac:	ab52      	add	r3, sp, #328	; 0x148
 8009dae:	e3c3      	b.n	800a538 <_svfprintf_r+0x13a0>
 8009db0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	f000 838a 	beq.w	800a4cc <_svfprintf_r+0x1334>
 8009db8:	2000      	movs	r0, #0
 8009dba:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8009dbe:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8009dc2:	960a      	str	r6, [sp, #40]	; 0x28
 8009dc4:	f7ff bb3f 	b.w	8009446 <_svfprintf_r+0x2ae>
 8009dc8:	2010      	movs	r0, #16
 8009dca:	2b07      	cmp	r3, #7
 8009dcc:	4402      	add	r2, r0
 8009dce:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009dd2:	6060      	str	r0, [r4, #4]
 8009dd4:	dd08      	ble.n	8009de8 <_svfprintf_r+0xc50>
 8009dd6:	4659      	mov	r1, fp
 8009dd8:	4648      	mov	r0, r9
 8009dda:	aa26      	add	r2, sp, #152	; 0x98
 8009ddc:	f003 fed4 	bl	800db88 <__ssprint_r>
 8009de0:	2800      	cmp	r0, #0
 8009de2:	f040 8351 	bne.w	800a488 <_svfprintf_r+0x12f0>
 8009de6:	a929      	add	r1, sp, #164	; 0xa4
 8009de8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009dea:	460c      	mov	r4, r1
 8009dec:	3b10      	subs	r3, #16
 8009dee:	9317      	str	r3, [sp, #92]	; 0x5c
 8009df0:	e4f9      	b.n	80097e6 <_svfprintf_r+0x64e>
 8009df2:	460c      	mov	r4, r1
 8009df4:	e513      	b.n	800981e <_svfprintf_r+0x686>
 8009df6:	4659      	mov	r1, fp
 8009df8:	4648      	mov	r0, r9
 8009dfa:	aa26      	add	r2, sp, #152	; 0x98
 8009dfc:	f003 fec4 	bl	800db88 <__ssprint_r>
 8009e00:	2800      	cmp	r0, #0
 8009e02:	f040 8341 	bne.w	800a488 <_svfprintf_r+0x12f0>
 8009e06:	ac29      	add	r4, sp, #164	; 0xa4
 8009e08:	e51b      	b.n	8009842 <_svfprintf_r+0x6aa>
 8009e0a:	4659      	mov	r1, fp
 8009e0c:	4648      	mov	r0, r9
 8009e0e:	aa26      	add	r2, sp, #152	; 0x98
 8009e10:	f003 feba 	bl	800db88 <__ssprint_r>
 8009e14:	2800      	cmp	r0, #0
 8009e16:	f040 8337 	bne.w	800a488 <_svfprintf_r+0x12f0>
 8009e1a:	ac29      	add	r4, sp, #164	; 0xa4
 8009e1c:	e521      	b.n	8009862 <_svfprintf_r+0x6ca>
 8009e1e:	2010      	movs	r0, #16
 8009e20:	2b07      	cmp	r3, #7
 8009e22:	4402      	add	r2, r0
 8009e24:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009e28:	6060      	str	r0, [r4, #4]
 8009e2a:	dd08      	ble.n	8009e3e <_svfprintf_r+0xca6>
 8009e2c:	4659      	mov	r1, fp
 8009e2e:	4648      	mov	r0, r9
 8009e30:	aa26      	add	r2, sp, #152	; 0x98
 8009e32:	f003 fea9 	bl	800db88 <__ssprint_r>
 8009e36:	2800      	cmp	r0, #0
 8009e38:	f040 8326 	bne.w	800a488 <_svfprintf_r+0x12f0>
 8009e3c:	a929      	add	r1, sp, #164	; 0xa4
 8009e3e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009e40:	460c      	mov	r4, r1
 8009e42:	3b10      	subs	r3, #16
 8009e44:	9317      	str	r3, [sp, #92]	; 0x5c
 8009e46:	e515      	b.n	8009874 <_svfprintf_r+0x6dc>
 8009e48:	460c      	mov	r4, r1
 8009e4a:	e52f      	b.n	80098ac <_svfprintf_r+0x714>
 8009e4c:	2010      	movs	r0, #16
 8009e4e:	2b07      	cmp	r3, #7
 8009e50:	4402      	add	r2, r0
 8009e52:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009e56:	6060      	str	r0, [r4, #4]
 8009e58:	dd08      	ble.n	8009e6c <_svfprintf_r+0xcd4>
 8009e5a:	4659      	mov	r1, fp
 8009e5c:	4648      	mov	r0, r9
 8009e5e:	aa26      	add	r2, sp, #152	; 0x98
 8009e60:	f003 fe92 	bl	800db88 <__ssprint_r>
 8009e64:	2800      	cmp	r0, #0
 8009e66:	f040 830f 	bne.w	800a488 <_svfprintf_r+0x12f0>
 8009e6a:	a929      	add	r1, sp, #164	; 0xa4
 8009e6c:	460c      	mov	r4, r1
 8009e6e:	3e10      	subs	r6, #16
 8009e70:	e520      	b.n	80098b4 <_svfprintf_r+0x71c>
 8009e72:	460c      	mov	r4, r1
 8009e74:	e546      	b.n	8009904 <_svfprintf_r+0x76c>
 8009e76:	bf00      	nop
 8009e78:	0801061c 	.word	0x0801061c
 8009e7c:	0801062d 	.word	0x0801062d
 8009e80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e82:	2b65      	cmp	r3, #101	; 0x65
 8009e84:	f340 824a 	ble.w	800a31c <_svfprintf_r+0x1184>
 8009e88:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	2300      	movs	r3, #0
 8009e90:	f7f6 fd8a 	bl	80009a8 <__aeabi_dcmpeq>
 8009e94:	2800      	cmp	r0, #0
 8009e96:	d06a      	beq.n	8009f6e <_svfprintf_r+0xdd6>
 8009e98:	4b6f      	ldr	r3, [pc, #444]	; (800a058 <_svfprintf_r+0xec0>)
 8009e9a:	6023      	str	r3, [r4, #0]
 8009e9c:	2301      	movs	r3, #1
 8009e9e:	441e      	add	r6, r3
 8009ea0:	6063      	str	r3, [r4, #4]
 8009ea2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009ea4:	9628      	str	r6, [sp, #160]	; 0xa0
 8009ea6:	3301      	adds	r3, #1
 8009ea8:	2b07      	cmp	r3, #7
 8009eaa:	9327      	str	r3, [sp, #156]	; 0x9c
 8009eac:	dc38      	bgt.n	8009f20 <_svfprintf_r+0xd88>
 8009eae:	3408      	adds	r4, #8
 8009eb0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009eb2:	9a08      	ldr	r2, [sp, #32]
 8009eb4:	4293      	cmp	r3, r2
 8009eb6:	db03      	blt.n	8009ec0 <_svfprintf_r+0xd28>
 8009eb8:	f01a 0f01 	tst.w	sl, #1
 8009ebc:	f43f ad33 	beq.w	8009926 <_svfprintf_r+0x78e>
 8009ec0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009ec2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009ec4:	6023      	str	r3, [r4, #0]
 8009ec6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009ec8:	6063      	str	r3, [r4, #4]
 8009eca:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009ecc:	4413      	add	r3, r2
 8009ece:	9328      	str	r3, [sp, #160]	; 0xa0
 8009ed0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009ed2:	3301      	adds	r3, #1
 8009ed4:	2b07      	cmp	r3, #7
 8009ed6:	9327      	str	r3, [sp, #156]	; 0x9c
 8009ed8:	dc2c      	bgt.n	8009f34 <_svfprintf_r+0xd9c>
 8009eda:	3408      	adds	r4, #8
 8009edc:	9b08      	ldr	r3, [sp, #32]
 8009ede:	1e5d      	subs	r5, r3, #1
 8009ee0:	2d00      	cmp	r5, #0
 8009ee2:	f77f ad20 	ble.w	8009926 <_svfprintf_r+0x78e>
 8009ee6:	f04f 0810 	mov.w	r8, #16
 8009eea:	4e5c      	ldr	r6, [pc, #368]	; (800a05c <_svfprintf_r+0xec4>)
 8009eec:	2d10      	cmp	r5, #16
 8009eee:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009ef2:	f104 0108 	add.w	r1, r4, #8
 8009ef6:	f103 0301 	add.w	r3, r3, #1
 8009efa:	6026      	str	r6, [r4, #0]
 8009efc:	dc24      	bgt.n	8009f48 <_svfprintf_r+0xdb0>
 8009efe:	6065      	str	r5, [r4, #4]
 8009f00:	2b07      	cmp	r3, #7
 8009f02:	4415      	add	r5, r2
 8009f04:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8009f08:	f340 829c 	ble.w	800a444 <_svfprintf_r+0x12ac>
 8009f0c:	4659      	mov	r1, fp
 8009f0e:	4648      	mov	r0, r9
 8009f10:	aa26      	add	r2, sp, #152	; 0x98
 8009f12:	f003 fe39 	bl	800db88 <__ssprint_r>
 8009f16:	2800      	cmp	r0, #0
 8009f18:	f040 82b6 	bne.w	800a488 <_svfprintf_r+0x12f0>
 8009f1c:	ac29      	add	r4, sp, #164	; 0xa4
 8009f1e:	e502      	b.n	8009926 <_svfprintf_r+0x78e>
 8009f20:	4659      	mov	r1, fp
 8009f22:	4648      	mov	r0, r9
 8009f24:	aa26      	add	r2, sp, #152	; 0x98
 8009f26:	f003 fe2f 	bl	800db88 <__ssprint_r>
 8009f2a:	2800      	cmp	r0, #0
 8009f2c:	f040 82ac 	bne.w	800a488 <_svfprintf_r+0x12f0>
 8009f30:	ac29      	add	r4, sp, #164	; 0xa4
 8009f32:	e7bd      	b.n	8009eb0 <_svfprintf_r+0xd18>
 8009f34:	4659      	mov	r1, fp
 8009f36:	4648      	mov	r0, r9
 8009f38:	aa26      	add	r2, sp, #152	; 0x98
 8009f3a:	f003 fe25 	bl	800db88 <__ssprint_r>
 8009f3e:	2800      	cmp	r0, #0
 8009f40:	f040 82a2 	bne.w	800a488 <_svfprintf_r+0x12f0>
 8009f44:	ac29      	add	r4, sp, #164	; 0xa4
 8009f46:	e7c9      	b.n	8009edc <_svfprintf_r+0xd44>
 8009f48:	3210      	adds	r2, #16
 8009f4a:	2b07      	cmp	r3, #7
 8009f4c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009f50:	f8c4 8004 	str.w	r8, [r4, #4]
 8009f54:	dd08      	ble.n	8009f68 <_svfprintf_r+0xdd0>
 8009f56:	4659      	mov	r1, fp
 8009f58:	4648      	mov	r0, r9
 8009f5a:	aa26      	add	r2, sp, #152	; 0x98
 8009f5c:	f003 fe14 	bl	800db88 <__ssprint_r>
 8009f60:	2800      	cmp	r0, #0
 8009f62:	f040 8291 	bne.w	800a488 <_svfprintf_r+0x12f0>
 8009f66:	a929      	add	r1, sp, #164	; 0xa4
 8009f68:	460c      	mov	r4, r1
 8009f6a:	3d10      	subs	r5, #16
 8009f6c:	e7be      	b.n	8009eec <_svfprintf_r+0xd54>
 8009f6e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	dc75      	bgt.n	800a060 <_svfprintf_r+0xec8>
 8009f74:	4b38      	ldr	r3, [pc, #224]	; (800a058 <_svfprintf_r+0xec0>)
 8009f76:	6023      	str	r3, [r4, #0]
 8009f78:	2301      	movs	r3, #1
 8009f7a:	441e      	add	r6, r3
 8009f7c:	6063      	str	r3, [r4, #4]
 8009f7e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009f80:	9628      	str	r6, [sp, #160]	; 0xa0
 8009f82:	3301      	adds	r3, #1
 8009f84:	2b07      	cmp	r3, #7
 8009f86:	9327      	str	r3, [sp, #156]	; 0x9c
 8009f88:	dc3e      	bgt.n	800a008 <_svfprintf_r+0xe70>
 8009f8a:	3408      	adds	r4, #8
 8009f8c:	9908      	ldr	r1, [sp, #32]
 8009f8e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009f90:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009f92:	430a      	orrs	r2, r1
 8009f94:	f00a 0101 	and.w	r1, sl, #1
 8009f98:	430a      	orrs	r2, r1
 8009f9a:	f43f acc4 	beq.w	8009926 <_svfprintf_r+0x78e>
 8009f9e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009fa0:	6022      	str	r2, [r4, #0]
 8009fa2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009fa4:	4413      	add	r3, r2
 8009fa6:	9328      	str	r3, [sp, #160]	; 0xa0
 8009fa8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009faa:	6062      	str	r2, [r4, #4]
 8009fac:	3301      	adds	r3, #1
 8009fae:	2b07      	cmp	r3, #7
 8009fb0:	9327      	str	r3, [sp, #156]	; 0x9c
 8009fb2:	dc33      	bgt.n	800a01c <_svfprintf_r+0xe84>
 8009fb4:	3408      	adds	r4, #8
 8009fb6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8009fb8:	2d00      	cmp	r5, #0
 8009fba:	da1c      	bge.n	8009ff6 <_svfprintf_r+0xe5e>
 8009fbc:	4623      	mov	r3, r4
 8009fbe:	f04f 0810 	mov.w	r8, #16
 8009fc2:	4e26      	ldr	r6, [pc, #152]	; (800a05c <_svfprintf_r+0xec4>)
 8009fc4:	426d      	negs	r5, r5
 8009fc6:	2d10      	cmp	r5, #16
 8009fc8:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8009fcc:	f104 0408 	add.w	r4, r4, #8
 8009fd0:	f102 0201 	add.w	r2, r2, #1
 8009fd4:	601e      	str	r6, [r3, #0]
 8009fd6:	dc2b      	bgt.n	800a030 <_svfprintf_r+0xe98>
 8009fd8:	605d      	str	r5, [r3, #4]
 8009fda:	2a07      	cmp	r2, #7
 8009fdc:	440d      	add	r5, r1
 8009fde:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8009fe2:	dd08      	ble.n	8009ff6 <_svfprintf_r+0xe5e>
 8009fe4:	4659      	mov	r1, fp
 8009fe6:	4648      	mov	r0, r9
 8009fe8:	aa26      	add	r2, sp, #152	; 0x98
 8009fea:	f003 fdcd 	bl	800db88 <__ssprint_r>
 8009fee:	2800      	cmp	r0, #0
 8009ff0:	f040 824a 	bne.w	800a488 <_svfprintf_r+0x12f0>
 8009ff4:	ac29      	add	r4, sp, #164	; 0xa4
 8009ff6:	9b07      	ldr	r3, [sp, #28]
 8009ff8:	9a08      	ldr	r2, [sp, #32]
 8009ffa:	6023      	str	r3, [r4, #0]
 8009ffc:	9b08      	ldr	r3, [sp, #32]
 8009ffe:	6063      	str	r3, [r4, #4]
 800a000:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a002:	4413      	add	r3, r2
 800a004:	9328      	str	r3, [sp, #160]	; 0xa0
 800a006:	e487      	b.n	8009918 <_svfprintf_r+0x780>
 800a008:	4659      	mov	r1, fp
 800a00a:	4648      	mov	r0, r9
 800a00c:	aa26      	add	r2, sp, #152	; 0x98
 800a00e:	f003 fdbb 	bl	800db88 <__ssprint_r>
 800a012:	2800      	cmp	r0, #0
 800a014:	f040 8238 	bne.w	800a488 <_svfprintf_r+0x12f0>
 800a018:	ac29      	add	r4, sp, #164	; 0xa4
 800a01a:	e7b7      	b.n	8009f8c <_svfprintf_r+0xdf4>
 800a01c:	4659      	mov	r1, fp
 800a01e:	4648      	mov	r0, r9
 800a020:	aa26      	add	r2, sp, #152	; 0x98
 800a022:	f003 fdb1 	bl	800db88 <__ssprint_r>
 800a026:	2800      	cmp	r0, #0
 800a028:	f040 822e 	bne.w	800a488 <_svfprintf_r+0x12f0>
 800a02c:	ac29      	add	r4, sp, #164	; 0xa4
 800a02e:	e7c2      	b.n	8009fb6 <_svfprintf_r+0xe1e>
 800a030:	3110      	adds	r1, #16
 800a032:	2a07      	cmp	r2, #7
 800a034:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800a038:	f8c3 8004 	str.w	r8, [r3, #4]
 800a03c:	dd08      	ble.n	800a050 <_svfprintf_r+0xeb8>
 800a03e:	4659      	mov	r1, fp
 800a040:	4648      	mov	r0, r9
 800a042:	aa26      	add	r2, sp, #152	; 0x98
 800a044:	f003 fda0 	bl	800db88 <__ssprint_r>
 800a048:	2800      	cmp	r0, #0
 800a04a:	f040 821d 	bne.w	800a488 <_svfprintf_r+0x12f0>
 800a04e:	ac29      	add	r4, sp, #164	; 0xa4
 800a050:	4623      	mov	r3, r4
 800a052:	3d10      	subs	r5, #16
 800a054:	e7b7      	b.n	8009fc6 <_svfprintf_r+0xe2e>
 800a056:	bf00      	nop
 800a058:	0801063e 	.word	0x0801063e
 800a05c:	08010650 	.word	0x08010650
 800a060:	9b08      	ldr	r3, [sp, #32]
 800a062:	42ab      	cmp	r3, r5
 800a064:	bfa8      	it	ge
 800a066:	462b      	movge	r3, r5
 800a068:	2b00      	cmp	r3, #0
 800a06a:	4698      	mov	r8, r3
 800a06c:	dd0b      	ble.n	800a086 <_svfprintf_r+0xeee>
 800a06e:	9b07      	ldr	r3, [sp, #28]
 800a070:	4446      	add	r6, r8
 800a072:	e9c4 3800 	strd	r3, r8, [r4]
 800a076:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a078:	9628      	str	r6, [sp, #160]	; 0xa0
 800a07a:	3301      	adds	r3, #1
 800a07c:	2b07      	cmp	r3, #7
 800a07e:	9327      	str	r3, [sp, #156]	; 0x9c
 800a080:	f300 808f 	bgt.w	800a1a2 <_svfprintf_r+0x100a>
 800a084:	3408      	adds	r4, #8
 800a086:	f1b8 0f00 	cmp.w	r8, #0
 800a08a:	bfb4      	ite	lt
 800a08c:	462e      	movlt	r6, r5
 800a08e:	eba5 0608 	subge.w	r6, r5, r8
 800a092:	2e00      	cmp	r6, #0
 800a094:	dd1c      	ble.n	800a0d0 <_svfprintf_r+0xf38>
 800a096:	f8df 8280 	ldr.w	r8, [pc, #640]	; 800a318 <_svfprintf_r+0x1180>
 800a09a:	2e10      	cmp	r6, #16
 800a09c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a0a0:	f104 0108 	add.w	r1, r4, #8
 800a0a4:	f103 0301 	add.w	r3, r3, #1
 800a0a8:	f8c4 8000 	str.w	r8, [r4]
 800a0ac:	f300 8083 	bgt.w	800a1b6 <_svfprintf_r+0x101e>
 800a0b0:	6066      	str	r6, [r4, #4]
 800a0b2:	2b07      	cmp	r3, #7
 800a0b4:	4416      	add	r6, r2
 800a0b6:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a0ba:	f340 808f 	ble.w	800a1dc <_svfprintf_r+0x1044>
 800a0be:	4659      	mov	r1, fp
 800a0c0:	4648      	mov	r0, r9
 800a0c2:	aa26      	add	r2, sp, #152	; 0x98
 800a0c4:	f003 fd60 	bl	800db88 <__ssprint_r>
 800a0c8:	2800      	cmp	r0, #0
 800a0ca:	f040 81dd 	bne.w	800a488 <_svfprintf_r+0x12f0>
 800a0ce:	ac29      	add	r4, sp, #164	; 0xa4
 800a0d0:	9b07      	ldr	r3, [sp, #28]
 800a0d2:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 800a0d6:	441d      	add	r5, r3
 800a0d8:	d00c      	beq.n	800a0f4 <_svfprintf_r+0xf5c>
 800a0da:	4e8f      	ldr	r6, [pc, #572]	; (800a318 <_svfprintf_r+0x1180>)
 800a0dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d17e      	bne.n	800a1e0 <_svfprintf_r+0x1048>
 800a0e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d17e      	bne.n	800a1e6 <_svfprintf_r+0x104e>
 800a0e8:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800a0ec:	4413      	add	r3, r2
 800a0ee:	429d      	cmp	r5, r3
 800a0f0:	bf28      	it	cs
 800a0f2:	461d      	movcs	r5, r3
 800a0f4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a0f6:	9a08      	ldr	r2, [sp, #32]
 800a0f8:	4293      	cmp	r3, r2
 800a0fa:	db02      	blt.n	800a102 <_svfprintf_r+0xf6a>
 800a0fc:	f01a 0f01 	tst.w	sl, #1
 800a100:	d00e      	beq.n	800a120 <_svfprintf_r+0xf88>
 800a102:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a104:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a106:	6023      	str	r3, [r4, #0]
 800a108:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a10a:	6063      	str	r3, [r4, #4]
 800a10c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a10e:	4413      	add	r3, r2
 800a110:	9328      	str	r3, [sp, #160]	; 0xa0
 800a112:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a114:	3301      	adds	r3, #1
 800a116:	2b07      	cmp	r3, #7
 800a118:	9327      	str	r3, [sp, #156]	; 0x9c
 800a11a:	f300 80e8 	bgt.w	800a2ee <_svfprintf_r+0x1156>
 800a11e:	3408      	adds	r4, #8
 800a120:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800a122:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 800a126:	440b      	add	r3, r1
 800a128:	1b8e      	subs	r6, r1, r6
 800a12a:	1b5a      	subs	r2, r3, r5
 800a12c:	4296      	cmp	r6, r2
 800a12e:	bfa8      	it	ge
 800a130:	4616      	movge	r6, r2
 800a132:	2e00      	cmp	r6, #0
 800a134:	dd0b      	ble.n	800a14e <_svfprintf_r+0xfb6>
 800a136:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a138:	e9c4 5600 	strd	r5, r6, [r4]
 800a13c:	4433      	add	r3, r6
 800a13e:	9328      	str	r3, [sp, #160]	; 0xa0
 800a140:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a142:	3301      	adds	r3, #1
 800a144:	2b07      	cmp	r3, #7
 800a146:	9327      	str	r3, [sp, #156]	; 0x9c
 800a148:	f300 80db 	bgt.w	800a302 <_svfprintf_r+0x116a>
 800a14c:	3408      	adds	r4, #8
 800a14e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a150:	9b08      	ldr	r3, [sp, #32]
 800a152:	2e00      	cmp	r6, #0
 800a154:	eba3 0505 	sub.w	r5, r3, r5
 800a158:	bfa8      	it	ge
 800a15a:	1bad      	subge	r5, r5, r6
 800a15c:	2d00      	cmp	r5, #0
 800a15e:	f77f abe2 	ble.w	8009926 <_svfprintf_r+0x78e>
 800a162:	f04f 0810 	mov.w	r8, #16
 800a166:	4e6c      	ldr	r6, [pc, #432]	; (800a318 <_svfprintf_r+0x1180>)
 800a168:	2d10      	cmp	r5, #16
 800a16a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a16e:	f104 0108 	add.w	r1, r4, #8
 800a172:	f103 0301 	add.w	r3, r3, #1
 800a176:	6026      	str	r6, [r4, #0]
 800a178:	f77f aec1 	ble.w	8009efe <_svfprintf_r+0xd66>
 800a17c:	3210      	adds	r2, #16
 800a17e:	2b07      	cmp	r3, #7
 800a180:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a184:	f8c4 8004 	str.w	r8, [r4, #4]
 800a188:	dd08      	ble.n	800a19c <_svfprintf_r+0x1004>
 800a18a:	4659      	mov	r1, fp
 800a18c:	4648      	mov	r0, r9
 800a18e:	aa26      	add	r2, sp, #152	; 0x98
 800a190:	f003 fcfa 	bl	800db88 <__ssprint_r>
 800a194:	2800      	cmp	r0, #0
 800a196:	f040 8177 	bne.w	800a488 <_svfprintf_r+0x12f0>
 800a19a:	a929      	add	r1, sp, #164	; 0xa4
 800a19c:	460c      	mov	r4, r1
 800a19e:	3d10      	subs	r5, #16
 800a1a0:	e7e2      	b.n	800a168 <_svfprintf_r+0xfd0>
 800a1a2:	4659      	mov	r1, fp
 800a1a4:	4648      	mov	r0, r9
 800a1a6:	aa26      	add	r2, sp, #152	; 0x98
 800a1a8:	f003 fcee 	bl	800db88 <__ssprint_r>
 800a1ac:	2800      	cmp	r0, #0
 800a1ae:	f040 816b 	bne.w	800a488 <_svfprintf_r+0x12f0>
 800a1b2:	ac29      	add	r4, sp, #164	; 0xa4
 800a1b4:	e767      	b.n	800a086 <_svfprintf_r+0xeee>
 800a1b6:	2010      	movs	r0, #16
 800a1b8:	2b07      	cmp	r3, #7
 800a1ba:	4402      	add	r2, r0
 800a1bc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a1c0:	6060      	str	r0, [r4, #4]
 800a1c2:	dd08      	ble.n	800a1d6 <_svfprintf_r+0x103e>
 800a1c4:	4659      	mov	r1, fp
 800a1c6:	4648      	mov	r0, r9
 800a1c8:	aa26      	add	r2, sp, #152	; 0x98
 800a1ca:	f003 fcdd 	bl	800db88 <__ssprint_r>
 800a1ce:	2800      	cmp	r0, #0
 800a1d0:	f040 815a 	bne.w	800a488 <_svfprintf_r+0x12f0>
 800a1d4:	a929      	add	r1, sp, #164	; 0xa4
 800a1d6:	460c      	mov	r4, r1
 800a1d8:	3e10      	subs	r6, #16
 800a1da:	e75e      	b.n	800a09a <_svfprintf_r+0xf02>
 800a1dc:	460c      	mov	r4, r1
 800a1de:	e777      	b.n	800a0d0 <_svfprintf_r+0xf38>
 800a1e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d052      	beq.n	800a28c <_svfprintf_r+0x10f4>
 800a1e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a1e8:	3b01      	subs	r3, #1
 800a1ea:	930c      	str	r3, [sp, #48]	; 0x30
 800a1ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a1ee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a1f0:	6023      	str	r3, [r4, #0]
 800a1f2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a1f4:	6063      	str	r3, [r4, #4]
 800a1f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a1f8:	4413      	add	r3, r2
 800a1fa:	9328      	str	r3, [sp, #160]	; 0xa0
 800a1fc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a1fe:	3301      	adds	r3, #1
 800a200:	2b07      	cmp	r3, #7
 800a202:	9327      	str	r3, [sp, #156]	; 0x9c
 800a204:	dc49      	bgt.n	800a29a <_svfprintf_r+0x1102>
 800a206:	3408      	adds	r4, #8
 800a208:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800a20c:	eb03 0802 	add.w	r8, r3, r2
 800a210:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a212:	eba8 0805 	sub.w	r8, r8, r5
 800a216:	781b      	ldrb	r3, [r3, #0]
 800a218:	4598      	cmp	r8, r3
 800a21a:	bfa8      	it	ge
 800a21c:	4698      	movge	r8, r3
 800a21e:	f1b8 0f00 	cmp.w	r8, #0
 800a222:	dd0a      	ble.n	800a23a <_svfprintf_r+0x10a2>
 800a224:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a226:	e9c4 5800 	strd	r5, r8, [r4]
 800a22a:	4443      	add	r3, r8
 800a22c:	9328      	str	r3, [sp, #160]	; 0xa0
 800a22e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a230:	3301      	adds	r3, #1
 800a232:	2b07      	cmp	r3, #7
 800a234:	9327      	str	r3, [sp, #156]	; 0x9c
 800a236:	dc3a      	bgt.n	800a2ae <_svfprintf_r+0x1116>
 800a238:	3408      	adds	r4, #8
 800a23a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a23c:	f1b8 0f00 	cmp.w	r8, #0
 800a240:	781b      	ldrb	r3, [r3, #0]
 800a242:	bfb4      	ite	lt
 800a244:	4698      	movlt	r8, r3
 800a246:	eba3 0808 	subge.w	r8, r3, r8
 800a24a:	f1b8 0f00 	cmp.w	r8, #0
 800a24e:	dd19      	ble.n	800a284 <_svfprintf_r+0x10ec>
 800a250:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800a254:	f1b8 0f10 	cmp.w	r8, #16
 800a258:	f102 0201 	add.w	r2, r2, #1
 800a25c:	f104 0108 	add.w	r1, r4, #8
 800a260:	6026      	str	r6, [r4, #0]
 800a262:	dc2e      	bgt.n	800a2c2 <_svfprintf_r+0x112a>
 800a264:	4443      	add	r3, r8
 800a266:	2a07      	cmp	r2, #7
 800a268:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a26c:	f8c4 8004 	str.w	r8, [r4, #4]
 800a270:	dd3b      	ble.n	800a2ea <_svfprintf_r+0x1152>
 800a272:	4659      	mov	r1, fp
 800a274:	4648      	mov	r0, r9
 800a276:	aa26      	add	r2, sp, #152	; 0x98
 800a278:	f003 fc86 	bl	800db88 <__ssprint_r>
 800a27c:	2800      	cmp	r0, #0
 800a27e:	f040 8103 	bne.w	800a488 <_svfprintf_r+0x12f0>
 800a282:	ac29      	add	r4, sp, #164	; 0xa4
 800a284:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a286:	781b      	ldrb	r3, [r3, #0]
 800a288:	441d      	add	r5, r3
 800a28a:	e727      	b.n	800a0dc <_svfprintf_r+0xf44>
 800a28c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a28e:	3b01      	subs	r3, #1
 800a290:	930e      	str	r3, [sp, #56]	; 0x38
 800a292:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a294:	3b01      	subs	r3, #1
 800a296:	930d      	str	r3, [sp, #52]	; 0x34
 800a298:	e7a8      	b.n	800a1ec <_svfprintf_r+0x1054>
 800a29a:	4659      	mov	r1, fp
 800a29c:	4648      	mov	r0, r9
 800a29e:	aa26      	add	r2, sp, #152	; 0x98
 800a2a0:	f003 fc72 	bl	800db88 <__ssprint_r>
 800a2a4:	2800      	cmp	r0, #0
 800a2a6:	f040 80ef 	bne.w	800a488 <_svfprintf_r+0x12f0>
 800a2aa:	ac29      	add	r4, sp, #164	; 0xa4
 800a2ac:	e7ac      	b.n	800a208 <_svfprintf_r+0x1070>
 800a2ae:	4659      	mov	r1, fp
 800a2b0:	4648      	mov	r0, r9
 800a2b2:	aa26      	add	r2, sp, #152	; 0x98
 800a2b4:	f003 fc68 	bl	800db88 <__ssprint_r>
 800a2b8:	2800      	cmp	r0, #0
 800a2ba:	f040 80e5 	bne.w	800a488 <_svfprintf_r+0x12f0>
 800a2be:	ac29      	add	r4, sp, #164	; 0xa4
 800a2c0:	e7bb      	b.n	800a23a <_svfprintf_r+0x10a2>
 800a2c2:	2010      	movs	r0, #16
 800a2c4:	2a07      	cmp	r2, #7
 800a2c6:	4403      	add	r3, r0
 800a2c8:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a2cc:	6060      	str	r0, [r4, #4]
 800a2ce:	dd08      	ble.n	800a2e2 <_svfprintf_r+0x114a>
 800a2d0:	4659      	mov	r1, fp
 800a2d2:	4648      	mov	r0, r9
 800a2d4:	aa26      	add	r2, sp, #152	; 0x98
 800a2d6:	f003 fc57 	bl	800db88 <__ssprint_r>
 800a2da:	2800      	cmp	r0, #0
 800a2dc:	f040 80d4 	bne.w	800a488 <_svfprintf_r+0x12f0>
 800a2e0:	a929      	add	r1, sp, #164	; 0xa4
 800a2e2:	460c      	mov	r4, r1
 800a2e4:	f1a8 0810 	sub.w	r8, r8, #16
 800a2e8:	e7b2      	b.n	800a250 <_svfprintf_r+0x10b8>
 800a2ea:	460c      	mov	r4, r1
 800a2ec:	e7ca      	b.n	800a284 <_svfprintf_r+0x10ec>
 800a2ee:	4659      	mov	r1, fp
 800a2f0:	4648      	mov	r0, r9
 800a2f2:	aa26      	add	r2, sp, #152	; 0x98
 800a2f4:	f003 fc48 	bl	800db88 <__ssprint_r>
 800a2f8:	2800      	cmp	r0, #0
 800a2fa:	f040 80c5 	bne.w	800a488 <_svfprintf_r+0x12f0>
 800a2fe:	ac29      	add	r4, sp, #164	; 0xa4
 800a300:	e70e      	b.n	800a120 <_svfprintf_r+0xf88>
 800a302:	4659      	mov	r1, fp
 800a304:	4648      	mov	r0, r9
 800a306:	aa26      	add	r2, sp, #152	; 0x98
 800a308:	f003 fc3e 	bl	800db88 <__ssprint_r>
 800a30c:	2800      	cmp	r0, #0
 800a30e:	f040 80bb 	bne.w	800a488 <_svfprintf_r+0x12f0>
 800a312:	ac29      	add	r4, sp, #164	; 0xa4
 800a314:	e71b      	b.n	800a14e <_svfprintf_r+0xfb6>
 800a316:	bf00      	nop
 800a318:	08010650 	.word	0x08010650
 800a31c:	9a08      	ldr	r2, [sp, #32]
 800a31e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a320:	2a01      	cmp	r2, #1
 800a322:	9a07      	ldr	r2, [sp, #28]
 800a324:	f106 0601 	add.w	r6, r6, #1
 800a328:	6022      	str	r2, [r4, #0]
 800a32a:	f04f 0201 	mov.w	r2, #1
 800a32e:	f103 0301 	add.w	r3, r3, #1
 800a332:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a336:	f104 0508 	add.w	r5, r4, #8
 800a33a:	6062      	str	r2, [r4, #4]
 800a33c:	dc02      	bgt.n	800a344 <_svfprintf_r+0x11ac>
 800a33e:	f01a 0f01 	tst.w	sl, #1
 800a342:	d07a      	beq.n	800a43a <_svfprintf_r+0x12a2>
 800a344:	2b07      	cmp	r3, #7
 800a346:	dd08      	ble.n	800a35a <_svfprintf_r+0x11c2>
 800a348:	4659      	mov	r1, fp
 800a34a:	4648      	mov	r0, r9
 800a34c:	aa26      	add	r2, sp, #152	; 0x98
 800a34e:	f003 fc1b 	bl	800db88 <__ssprint_r>
 800a352:	2800      	cmp	r0, #0
 800a354:	f040 8098 	bne.w	800a488 <_svfprintf_r+0x12f0>
 800a358:	ad29      	add	r5, sp, #164	; 0xa4
 800a35a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a35c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a35e:	602b      	str	r3, [r5, #0]
 800a360:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a362:	606b      	str	r3, [r5, #4]
 800a364:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a366:	4413      	add	r3, r2
 800a368:	9328      	str	r3, [sp, #160]	; 0xa0
 800a36a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a36c:	3301      	adds	r3, #1
 800a36e:	2b07      	cmp	r3, #7
 800a370:	9327      	str	r3, [sp, #156]	; 0x9c
 800a372:	dc32      	bgt.n	800a3da <_svfprintf_r+0x1242>
 800a374:	3508      	adds	r5, #8
 800a376:	9b08      	ldr	r3, [sp, #32]
 800a378:	2200      	movs	r2, #0
 800a37a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a37e:	1e5c      	subs	r4, r3, #1
 800a380:	2300      	movs	r3, #0
 800a382:	f7f6 fb11 	bl	80009a8 <__aeabi_dcmpeq>
 800a386:	2800      	cmp	r0, #0
 800a388:	d130      	bne.n	800a3ec <_svfprintf_r+0x1254>
 800a38a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a38c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a38e:	9807      	ldr	r0, [sp, #28]
 800a390:	9a08      	ldr	r2, [sp, #32]
 800a392:	3101      	adds	r1, #1
 800a394:	3b01      	subs	r3, #1
 800a396:	3001      	adds	r0, #1
 800a398:	4413      	add	r3, r2
 800a39a:	2907      	cmp	r1, #7
 800a39c:	e9c5 0400 	strd	r0, r4, [r5]
 800a3a0:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800a3a4:	dd4c      	ble.n	800a440 <_svfprintf_r+0x12a8>
 800a3a6:	4659      	mov	r1, fp
 800a3a8:	4648      	mov	r0, r9
 800a3aa:	aa26      	add	r2, sp, #152	; 0x98
 800a3ac:	f003 fbec 	bl	800db88 <__ssprint_r>
 800a3b0:	2800      	cmp	r0, #0
 800a3b2:	d169      	bne.n	800a488 <_svfprintf_r+0x12f0>
 800a3b4:	ad29      	add	r5, sp, #164	; 0xa4
 800a3b6:	ab22      	add	r3, sp, #136	; 0x88
 800a3b8:	602b      	str	r3, [r5, #0]
 800a3ba:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a3bc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a3be:	606b      	str	r3, [r5, #4]
 800a3c0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a3c2:	4413      	add	r3, r2
 800a3c4:	9328      	str	r3, [sp, #160]	; 0xa0
 800a3c6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a3c8:	3301      	adds	r3, #1
 800a3ca:	2b07      	cmp	r3, #7
 800a3cc:	9327      	str	r3, [sp, #156]	; 0x9c
 800a3ce:	f73f ad9d 	bgt.w	8009f0c <_svfprintf_r+0xd74>
 800a3d2:	f105 0408 	add.w	r4, r5, #8
 800a3d6:	f7ff baa6 	b.w	8009926 <_svfprintf_r+0x78e>
 800a3da:	4659      	mov	r1, fp
 800a3dc:	4648      	mov	r0, r9
 800a3de:	aa26      	add	r2, sp, #152	; 0x98
 800a3e0:	f003 fbd2 	bl	800db88 <__ssprint_r>
 800a3e4:	2800      	cmp	r0, #0
 800a3e6:	d14f      	bne.n	800a488 <_svfprintf_r+0x12f0>
 800a3e8:	ad29      	add	r5, sp, #164	; 0xa4
 800a3ea:	e7c4      	b.n	800a376 <_svfprintf_r+0x11de>
 800a3ec:	2c00      	cmp	r4, #0
 800a3ee:	dde2      	ble.n	800a3b6 <_svfprintf_r+0x121e>
 800a3f0:	f04f 0810 	mov.w	r8, #16
 800a3f4:	4e51      	ldr	r6, [pc, #324]	; (800a53c <_svfprintf_r+0x13a4>)
 800a3f6:	2c10      	cmp	r4, #16
 800a3f8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a3fc:	f105 0108 	add.w	r1, r5, #8
 800a400:	f103 0301 	add.w	r3, r3, #1
 800a404:	602e      	str	r6, [r5, #0]
 800a406:	dc07      	bgt.n	800a418 <_svfprintf_r+0x1280>
 800a408:	606c      	str	r4, [r5, #4]
 800a40a:	2b07      	cmp	r3, #7
 800a40c:	4414      	add	r4, r2
 800a40e:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800a412:	dcc8      	bgt.n	800a3a6 <_svfprintf_r+0x120e>
 800a414:	460d      	mov	r5, r1
 800a416:	e7ce      	b.n	800a3b6 <_svfprintf_r+0x121e>
 800a418:	3210      	adds	r2, #16
 800a41a:	2b07      	cmp	r3, #7
 800a41c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a420:	f8c5 8004 	str.w	r8, [r5, #4]
 800a424:	dd06      	ble.n	800a434 <_svfprintf_r+0x129c>
 800a426:	4659      	mov	r1, fp
 800a428:	4648      	mov	r0, r9
 800a42a:	aa26      	add	r2, sp, #152	; 0x98
 800a42c:	f003 fbac 	bl	800db88 <__ssprint_r>
 800a430:	bb50      	cbnz	r0, 800a488 <_svfprintf_r+0x12f0>
 800a432:	a929      	add	r1, sp, #164	; 0xa4
 800a434:	460d      	mov	r5, r1
 800a436:	3c10      	subs	r4, #16
 800a438:	e7dd      	b.n	800a3f6 <_svfprintf_r+0x125e>
 800a43a:	2b07      	cmp	r3, #7
 800a43c:	ddbb      	ble.n	800a3b6 <_svfprintf_r+0x121e>
 800a43e:	e7b2      	b.n	800a3a6 <_svfprintf_r+0x120e>
 800a440:	3508      	adds	r5, #8
 800a442:	e7b8      	b.n	800a3b6 <_svfprintf_r+0x121e>
 800a444:	460c      	mov	r4, r1
 800a446:	f7ff ba6e 	b.w	8009926 <_svfprintf_r+0x78e>
 800a44a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800a44e:	1a9d      	subs	r5, r3, r2
 800a450:	2d00      	cmp	r5, #0
 800a452:	f77f aa6c 	ble.w	800992e <_svfprintf_r+0x796>
 800a456:	f04f 0810 	mov.w	r8, #16
 800a45a:	4e39      	ldr	r6, [pc, #228]	; (800a540 <_svfprintf_r+0x13a8>)
 800a45c:	2d10      	cmp	r5, #16
 800a45e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a462:	6026      	str	r6, [r4, #0]
 800a464:	f103 0301 	add.w	r3, r3, #1
 800a468:	dc17      	bgt.n	800a49a <_svfprintf_r+0x1302>
 800a46a:	6065      	str	r5, [r4, #4]
 800a46c:	2b07      	cmp	r3, #7
 800a46e:	4415      	add	r5, r2
 800a470:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800a474:	f77f aa5b 	ble.w	800992e <_svfprintf_r+0x796>
 800a478:	4659      	mov	r1, fp
 800a47a:	4648      	mov	r0, r9
 800a47c:	aa26      	add	r2, sp, #152	; 0x98
 800a47e:	f003 fb83 	bl	800db88 <__ssprint_r>
 800a482:	2800      	cmp	r0, #0
 800a484:	f43f aa53 	beq.w	800992e <_svfprintf_r+0x796>
 800a488:	2f00      	cmp	r7, #0
 800a48a:	f43f a87e 	beq.w	800958a <_svfprintf_r+0x3f2>
 800a48e:	4639      	mov	r1, r7
 800a490:	4648      	mov	r0, r9
 800a492:	f002 fb3d 	bl	800cb10 <_free_r>
 800a496:	f7ff b878 	b.w	800958a <_svfprintf_r+0x3f2>
 800a49a:	3210      	adds	r2, #16
 800a49c:	2b07      	cmp	r3, #7
 800a49e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a4a2:	f8c4 8004 	str.w	r8, [r4, #4]
 800a4a6:	dc02      	bgt.n	800a4ae <_svfprintf_r+0x1316>
 800a4a8:	3408      	adds	r4, #8
 800a4aa:	3d10      	subs	r5, #16
 800a4ac:	e7d6      	b.n	800a45c <_svfprintf_r+0x12c4>
 800a4ae:	4659      	mov	r1, fp
 800a4b0:	4648      	mov	r0, r9
 800a4b2:	aa26      	add	r2, sp, #152	; 0x98
 800a4b4:	f003 fb68 	bl	800db88 <__ssprint_r>
 800a4b8:	2800      	cmp	r0, #0
 800a4ba:	d1e5      	bne.n	800a488 <_svfprintf_r+0x12f0>
 800a4bc:	ac29      	add	r4, sp, #164	; 0xa4
 800a4be:	e7f4      	b.n	800a4aa <_svfprintf_r+0x1312>
 800a4c0:	4639      	mov	r1, r7
 800a4c2:	4648      	mov	r0, r9
 800a4c4:	f002 fb24 	bl	800cb10 <_free_r>
 800a4c8:	f7ff ba48 	b.w	800995c <_svfprintf_r+0x7c4>
 800a4cc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	f43f a85b 	beq.w	800958a <_svfprintf_r+0x3f2>
 800a4d4:	4659      	mov	r1, fp
 800a4d6:	4648      	mov	r0, r9
 800a4d8:	aa26      	add	r2, sp, #152	; 0x98
 800a4da:	f003 fb55 	bl	800db88 <__ssprint_r>
 800a4de:	f7ff b854 	b.w	800958a <_svfprintf_r+0x3f2>
 800a4e2:	ea56 0207 	orrs.w	r2, r6, r7
 800a4e6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800a4ea:	f43f ab54 	beq.w	8009b96 <_svfprintf_r+0x9fe>
 800a4ee:	2b01      	cmp	r3, #1
 800a4f0:	f43f abea 	beq.w	8009cc8 <_svfprintf_r+0xb30>
 800a4f4:	2b02      	cmp	r3, #2
 800a4f6:	ab52      	add	r3, sp, #328	; 0x148
 800a4f8:	9307      	str	r3, [sp, #28]
 800a4fa:	f43f ac3d 	beq.w	8009d78 <_svfprintf_r+0xbe0>
 800a4fe:	9907      	ldr	r1, [sp, #28]
 800a500:	f006 0307 	and.w	r3, r6, #7
 800a504:	460a      	mov	r2, r1
 800a506:	3330      	adds	r3, #48	; 0x30
 800a508:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800a50c:	9207      	str	r2, [sp, #28]
 800a50e:	08f2      	lsrs	r2, r6, #3
 800a510:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800a514:	08f8      	lsrs	r0, r7, #3
 800a516:	4616      	mov	r6, r2
 800a518:	4607      	mov	r7, r0
 800a51a:	ea56 0207 	orrs.w	r2, r6, r7
 800a51e:	d1ee      	bne.n	800a4fe <_svfprintf_r+0x1366>
 800a520:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a522:	07d2      	lsls	r2, r2, #31
 800a524:	f57f ac16 	bpl.w	8009d54 <_svfprintf_r+0xbbc>
 800a528:	2b30      	cmp	r3, #48	; 0x30
 800a52a:	f43f ac13 	beq.w	8009d54 <_svfprintf_r+0xbbc>
 800a52e:	2330      	movs	r3, #48	; 0x30
 800a530:	9a07      	ldr	r2, [sp, #28]
 800a532:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a536:	1e8b      	subs	r3, r1, #2
 800a538:	9307      	str	r3, [sp, #28]
 800a53a:	e40b      	b.n	8009d54 <_svfprintf_r+0xbbc>
 800a53c:	08010650 	.word	0x08010650
 800a540:	08010640 	.word	0x08010640

0800a544 <sysconf>:
 800a544:	2808      	cmp	r0, #8
 800a546:	b508      	push	{r3, lr}
 800a548:	d006      	beq.n	800a558 <sysconf+0x14>
 800a54a:	f7fe fab3 	bl	8008ab4 <__errno>
 800a54e:	2316      	movs	r3, #22
 800a550:	6003      	str	r3, [r0, #0]
 800a552:	f04f 30ff 	mov.w	r0, #4294967295
 800a556:	bd08      	pop	{r3, pc}
 800a558:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800a55c:	e7fb      	b.n	800a556 <sysconf+0x12>
	...

0800a560 <_vfprintf_r>:
 800a560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a564:	b0d3      	sub	sp, #332	; 0x14c
 800a566:	468a      	mov	sl, r1
 800a568:	4691      	mov	r9, r2
 800a56a:	461c      	mov	r4, r3
 800a56c:	461e      	mov	r6, r3
 800a56e:	4683      	mov	fp, r0
 800a570:	f002 fcf8 	bl	800cf64 <_localeconv_r>
 800a574:	6803      	ldr	r3, [r0, #0]
 800a576:	4618      	mov	r0, r3
 800a578:	9318      	str	r3, [sp, #96]	; 0x60
 800a57a:	f7f5 fde9 	bl	8000150 <strlen>
 800a57e:	9012      	str	r0, [sp, #72]	; 0x48
 800a580:	f1bb 0f00 	cmp.w	fp, #0
 800a584:	d005      	beq.n	800a592 <_vfprintf_r+0x32>
 800a586:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 800a58a:	b913      	cbnz	r3, 800a592 <_vfprintf_r+0x32>
 800a58c:	4658      	mov	r0, fp
 800a58e:	f002 fa2f 	bl	800c9f0 <__sinit>
 800a592:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a596:	07da      	lsls	r2, r3, #31
 800a598:	d407      	bmi.n	800a5aa <_vfprintf_r+0x4a>
 800a59a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a59e:	059b      	lsls	r3, r3, #22
 800a5a0:	d403      	bmi.n	800a5aa <_vfprintf_r+0x4a>
 800a5a2:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a5a6:	f002 fce3 	bl	800cf70 <__retarget_lock_acquire_recursive>
 800a5aa:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 800a5ae:	049f      	lsls	r7, r3, #18
 800a5b0:	d409      	bmi.n	800a5c6 <_vfprintf_r+0x66>
 800a5b2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a5b6:	f8aa 300c 	strh.w	r3, [sl, #12]
 800a5ba:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a5be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a5c2:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 800a5c6:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a5ca:	071d      	lsls	r5, r3, #28
 800a5cc:	d502      	bpl.n	800a5d4 <_vfprintf_r+0x74>
 800a5ce:	f8da 3010 	ldr.w	r3, [sl, #16]
 800a5d2:	b9c3      	cbnz	r3, 800a606 <_vfprintf_r+0xa6>
 800a5d4:	4651      	mov	r1, sl
 800a5d6:	4658      	mov	r0, fp
 800a5d8:	f001 fa5c 	bl	800ba94 <__swsetup_r>
 800a5dc:	b198      	cbz	r0, 800a606 <_vfprintf_r+0xa6>
 800a5de:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a5e2:	07dc      	lsls	r4, r3, #31
 800a5e4:	d506      	bpl.n	800a5f4 <_vfprintf_r+0x94>
 800a5e6:	f04f 33ff 	mov.w	r3, #4294967295
 800a5ea:	9313      	str	r3, [sp, #76]	; 0x4c
 800a5ec:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800a5ee:	b053      	add	sp, #332	; 0x14c
 800a5f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5f4:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a5f8:	0598      	lsls	r0, r3, #22
 800a5fa:	d4f4      	bmi.n	800a5e6 <_vfprintf_r+0x86>
 800a5fc:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a600:	f002 fcb7 	bl	800cf72 <__retarget_lock_release_recursive>
 800a604:	e7ef      	b.n	800a5e6 <_vfprintf_r+0x86>
 800a606:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a60a:	f003 021a 	and.w	r2, r3, #26
 800a60e:	2a0a      	cmp	r2, #10
 800a610:	d115      	bne.n	800a63e <_vfprintf_r+0xde>
 800a612:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 800a616:	2a00      	cmp	r2, #0
 800a618:	db11      	blt.n	800a63e <_vfprintf_r+0xde>
 800a61a:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 800a61e:	07d1      	lsls	r1, r2, #31
 800a620:	d405      	bmi.n	800a62e <_vfprintf_r+0xce>
 800a622:	059a      	lsls	r2, r3, #22
 800a624:	d403      	bmi.n	800a62e <_vfprintf_r+0xce>
 800a626:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a62a:	f002 fca2 	bl	800cf72 <__retarget_lock_release_recursive>
 800a62e:	4623      	mov	r3, r4
 800a630:	464a      	mov	r2, r9
 800a632:	4651      	mov	r1, sl
 800a634:	4658      	mov	r0, fp
 800a636:	f001 f9b3 	bl	800b9a0 <__sbprintf>
 800a63a:	9013      	str	r0, [sp, #76]	; 0x4c
 800a63c:	e7d6      	b.n	800a5ec <_vfprintf_r+0x8c>
 800a63e:	2500      	movs	r5, #0
 800a640:	2200      	movs	r2, #0
 800a642:	2300      	movs	r3, #0
 800a644:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800a648:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a64c:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800a650:	ac29      	add	r4, sp, #164	; 0xa4
 800a652:	9426      	str	r4, [sp, #152]	; 0x98
 800a654:	9508      	str	r5, [sp, #32]
 800a656:	950e      	str	r5, [sp, #56]	; 0x38
 800a658:	9516      	str	r5, [sp, #88]	; 0x58
 800a65a:	9519      	str	r5, [sp, #100]	; 0x64
 800a65c:	9513      	str	r5, [sp, #76]	; 0x4c
 800a65e:	464b      	mov	r3, r9
 800a660:	461d      	mov	r5, r3
 800a662:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a666:	b10a      	cbz	r2, 800a66c <_vfprintf_r+0x10c>
 800a668:	2a25      	cmp	r2, #37	; 0x25
 800a66a:	d1f9      	bne.n	800a660 <_vfprintf_r+0x100>
 800a66c:	ebb5 0709 	subs.w	r7, r5, r9
 800a670:	d00d      	beq.n	800a68e <_vfprintf_r+0x12e>
 800a672:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a674:	e9c4 9700 	strd	r9, r7, [r4]
 800a678:	443b      	add	r3, r7
 800a67a:	9328      	str	r3, [sp, #160]	; 0xa0
 800a67c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a67e:	3301      	adds	r3, #1
 800a680:	2b07      	cmp	r3, #7
 800a682:	9327      	str	r3, [sp, #156]	; 0x9c
 800a684:	dc7a      	bgt.n	800a77c <_vfprintf_r+0x21c>
 800a686:	3408      	adds	r4, #8
 800a688:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a68a:	443b      	add	r3, r7
 800a68c:	9313      	str	r3, [sp, #76]	; 0x4c
 800a68e:	782b      	ldrb	r3, [r5, #0]
 800a690:	2b00      	cmp	r3, #0
 800a692:	f001 813d 	beq.w	800b910 <_vfprintf_r+0x13b0>
 800a696:	2300      	movs	r3, #0
 800a698:	f04f 32ff 	mov.w	r2, #4294967295
 800a69c:	4698      	mov	r8, r3
 800a69e:	270a      	movs	r7, #10
 800a6a0:	212b      	movs	r1, #43	; 0x2b
 800a6a2:	3501      	adds	r5, #1
 800a6a4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a6a8:	9207      	str	r2, [sp, #28]
 800a6aa:	9314      	str	r3, [sp, #80]	; 0x50
 800a6ac:	462a      	mov	r2, r5
 800a6ae:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a6b2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6b4:	4613      	mov	r3, r2
 800a6b6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a6b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a6ba:	3b20      	subs	r3, #32
 800a6bc:	2b5a      	cmp	r3, #90	; 0x5a
 800a6be:	f200 85a6 	bhi.w	800b20e <_vfprintf_r+0xcae>
 800a6c2:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a6c6:	007e      	.short	0x007e
 800a6c8:	05a405a4 	.word	0x05a405a4
 800a6cc:	05a40086 	.word	0x05a40086
 800a6d0:	05a405a4 	.word	0x05a405a4
 800a6d4:	05a40065 	.word	0x05a40065
 800a6d8:	008905a4 	.word	0x008905a4
 800a6dc:	05a40093 	.word	0x05a40093
 800a6e0:	00960090 	.word	0x00960090
 800a6e4:	00b205a4 	.word	0x00b205a4
 800a6e8:	00b500b5 	.word	0x00b500b5
 800a6ec:	00b500b5 	.word	0x00b500b5
 800a6f0:	00b500b5 	.word	0x00b500b5
 800a6f4:	00b500b5 	.word	0x00b500b5
 800a6f8:	05a400b5 	.word	0x05a400b5
 800a6fc:	05a405a4 	.word	0x05a405a4
 800a700:	05a405a4 	.word	0x05a405a4
 800a704:	05a405a4 	.word	0x05a405a4
 800a708:	05a4011f 	.word	0x05a4011f
 800a70c:	00f500e2 	.word	0x00f500e2
 800a710:	011f011f 	.word	0x011f011f
 800a714:	05a4011f 	.word	0x05a4011f
 800a718:	05a405a4 	.word	0x05a405a4
 800a71c:	00c505a4 	.word	0x00c505a4
 800a720:	05a405a4 	.word	0x05a405a4
 800a724:	05a40484 	.word	0x05a40484
 800a728:	05a405a4 	.word	0x05a405a4
 800a72c:	05a404cb 	.word	0x05a404cb
 800a730:	05a404ec 	.word	0x05a404ec
 800a734:	050b05a4 	.word	0x050b05a4
 800a738:	05a405a4 	.word	0x05a405a4
 800a73c:	05a405a4 	.word	0x05a405a4
 800a740:	05a405a4 	.word	0x05a405a4
 800a744:	05a405a4 	.word	0x05a405a4
 800a748:	05a4011f 	.word	0x05a4011f
 800a74c:	00f700e2 	.word	0x00f700e2
 800a750:	011f011f 	.word	0x011f011f
 800a754:	00c8011f 	.word	0x00c8011f
 800a758:	00dc00f7 	.word	0x00dc00f7
 800a75c:	00d505a4 	.word	0x00d505a4
 800a760:	046105a4 	.word	0x046105a4
 800a764:	04ba0486 	.word	0x04ba0486
 800a768:	05a400dc 	.word	0x05a400dc
 800a76c:	007c04cb 	.word	0x007c04cb
 800a770:	05a404ee 	.word	0x05a404ee
 800a774:	052805a4 	.word	0x052805a4
 800a778:	007c05a4 	.word	0x007c05a4
 800a77c:	4651      	mov	r1, sl
 800a77e:	4658      	mov	r0, fp
 800a780:	aa26      	add	r2, sp, #152	; 0x98
 800a782:	f003 fa7c 	bl	800dc7e <__sprint_r>
 800a786:	2800      	cmp	r0, #0
 800a788:	f040 8127 	bne.w	800a9da <_vfprintf_r+0x47a>
 800a78c:	ac29      	add	r4, sp, #164	; 0xa4
 800a78e:	e77b      	b.n	800a688 <_vfprintf_r+0x128>
 800a790:	4658      	mov	r0, fp
 800a792:	f002 fbe7 	bl	800cf64 <_localeconv_r>
 800a796:	6843      	ldr	r3, [r0, #4]
 800a798:	4618      	mov	r0, r3
 800a79a:	9319      	str	r3, [sp, #100]	; 0x64
 800a79c:	f7f5 fcd8 	bl	8000150 <strlen>
 800a7a0:	9016      	str	r0, [sp, #88]	; 0x58
 800a7a2:	4658      	mov	r0, fp
 800a7a4:	f002 fbde 	bl	800cf64 <_localeconv_r>
 800a7a8:	6883      	ldr	r3, [r0, #8]
 800a7aa:	212b      	movs	r1, #43	; 0x2b
 800a7ac:	930e      	str	r3, [sp, #56]	; 0x38
 800a7ae:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a7b0:	b12b      	cbz	r3, 800a7be <_vfprintf_r+0x25e>
 800a7b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7b4:	b11b      	cbz	r3, 800a7be <_vfprintf_r+0x25e>
 800a7b6:	781b      	ldrb	r3, [r3, #0]
 800a7b8:	b10b      	cbz	r3, 800a7be <_vfprintf_r+0x25e>
 800a7ba:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800a7be:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a7c0:	e774      	b.n	800a6ac <_vfprintf_r+0x14c>
 800a7c2:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d1f9      	bne.n	800a7be <_vfprintf_r+0x25e>
 800a7ca:	2320      	movs	r3, #32
 800a7cc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a7d0:	e7f5      	b.n	800a7be <_vfprintf_r+0x25e>
 800a7d2:	f048 0801 	orr.w	r8, r8, #1
 800a7d6:	e7f2      	b.n	800a7be <_vfprintf_r+0x25e>
 800a7d8:	f856 3b04 	ldr.w	r3, [r6], #4
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	9314      	str	r3, [sp, #80]	; 0x50
 800a7e0:	daed      	bge.n	800a7be <_vfprintf_r+0x25e>
 800a7e2:	425b      	negs	r3, r3
 800a7e4:	9314      	str	r3, [sp, #80]	; 0x50
 800a7e6:	f048 0804 	orr.w	r8, r8, #4
 800a7ea:	e7e8      	b.n	800a7be <_vfprintf_r+0x25e>
 800a7ec:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800a7f0:	e7e5      	b.n	800a7be <_vfprintf_r+0x25e>
 800a7f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a7f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a7f8:	2a2a      	cmp	r2, #42	; 0x2a
 800a7fa:	920b      	str	r2, [sp, #44]	; 0x2c
 800a7fc:	d112      	bne.n	800a824 <_vfprintf_r+0x2c4>
 800a7fe:	f856 0b04 	ldr.w	r0, [r6], #4
 800a802:	930f      	str	r3, [sp, #60]	; 0x3c
 800a804:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 800a808:	9207      	str	r2, [sp, #28]
 800a80a:	e7d8      	b.n	800a7be <_vfprintf_r+0x25e>
 800a80c:	9807      	ldr	r0, [sp, #28]
 800a80e:	fb07 2200 	mla	r2, r7, r0, r2
 800a812:	9207      	str	r2, [sp, #28]
 800a814:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a818:	920b      	str	r2, [sp, #44]	; 0x2c
 800a81a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a81c:	3a30      	subs	r2, #48	; 0x30
 800a81e:	2a09      	cmp	r2, #9
 800a820:	d9f4      	bls.n	800a80c <_vfprintf_r+0x2ac>
 800a822:	e748      	b.n	800a6b6 <_vfprintf_r+0x156>
 800a824:	2200      	movs	r2, #0
 800a826:	9207      	str	r2, [sp, #28]
 800a828:	e7f7      	b.n	800a81a <_vfprintf_r+0x2ba>
 800a82a:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800a82e:	e7c6      	b.n	800a7be <_vfprintf_r+0x25e>
 800a830:	2200      	movs	r2, #0
 800a832:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a834:	9214      	str	r2, [sp, #80]	; 0x50
 800a836:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a838:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a83a:	3a30      	subs	r2, #48	; 0x30
 800a83c:	fb07 2200 	mla	r2, r7, r0, r2
 800a840:	9214      	str	r2, [sp, #80]	; 0x50
 800a842:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a846:	920b      	str	r2, [sp, #44]	; 0x2c
 800a848:	3a30      	subs	r2, #48	; 0x30
 800a84a:	2a09      	cmp	r2, #9
 800a84c:	d9f3      	bls.n	800a836 <_vfprintf_r+0x2d6>
 800a84e:	e732      	b.n	800a6b6 <_vfprintf_r+0x156>
 800a850:	f048 0808 	orr.w	r8, r8, #8
 800a854:	e7b3      	b.n	800a7be <_vfprintf_r+0x25e>
 800a856:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a858:	781b      	ldrb	r3, [r3, #0]
 800a85a:	2b68      	cmp	r3, #104	; 0x68
 800a85c:	bf01      	itttt	eq
 800a85e:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800a860:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 800a864:	3301      	addeq	r3, #1
 800a866:	930f      	streq	r3, [sp, #60]	; 0x3c
 800a868:	bf18      	it	ne
 800a86a:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 800a86e:	e7a6      	b.n	800a7be <_vfprintf_r+0x25e>
 800a870:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a872:	781b      	ldrb	r3, [r3, #0]
 800a874:	2b6c      	cmp	r3, #108	; 0x6c
 800a876:	d105      	bne.n	800a884 <_vfprintf_r+0x324>
 800a878:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a87a:	3301      	adds	r3, #1
 800a87c:	930f      	str	r3, [sp, #60]	; 0x3c
 800a87e:	f048 0820 	orr.w	r8, r8, #32
 800a882:	e79c      	b.n	800a7be <_vfprintf_r+0x25e>
 800a884:	f048 0810 	orr.w	r8, r8, #16
 800a888:	e799      	b.n	800a7be <_vfprintf_r+0x25e>
 800a88a:	4632      	mov	r2, r6
 800a88c:	2000      	movs	r0, #0
 800a88e:	f852 3b04 	ldr.w	r3, [r2], #4
 800a892:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800a896:	920a      	str	r2, [sp, #40]	; 0x28
 800a898:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800a89c:	2301      	movs	r3, #1
 800a89e:	4607      	mov	r7, r0
 800a8a0:	4606      	mov	r6, r0
 800a8a2:	4605      	mov	r5, r0
 800a8a4:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 800a8a8:	9307      	str	r3, [sp, #28]
 800a8aa:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800a8ae:	e1b4      	b.n	800ac1a <_vfprintf_r+0x6ba>
 800a8b0:	f048 0810 	orr.w	r8, r8, #16
 800a8b4:	f018 0f20 	tst.w	r8, #32
 800a8b8:	d011      	beq.n	800a8de <_vfprintf_r+0x37e>
 800a8ba:	3607      	adds	r6, #7
 800a8bc:	f026 0307 	bic.w	r3, r6, #7
 800a8c0:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800a8c4:	930a      	str	r3, [sp, #40]	; 0x28
 800a8c6:	2e00      	cmp	r6, #0
 800a8c8:	f177 0300 	sbcs.w	r3, r7, #0
 800a8cc:	da05      	bge.n	800a8da <_vfprintf_r+0x37a>
 800a8ce:	232d      	movs	r3, #45	; 0x2d
 800a8d0:	4276      	negs	r6, r6
 800a8d2:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800a8d6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a8da:	2301      	movs	r3, #1
 800a8dc:	e388      	b.n	800aff0 <_vfprintf_r+0xa90>
 800a8de:	1d33      	adds	r3, r6, #4
 800a8e0:	f018 0f10 	tst.w	r8, #16
 800a8e4:	930a      	str	r3, [sp, #40]	; 0x28
 800a8e6:	d002      	beq.n	800a8ee <_vfprintf_r+0x38e>
 800a8e8:	6836      	ldr	r6, [r6, #0]
 800a8ea:	17f7      	asrs	r7, r6, #31
 800a8ec:	e7eb      	b.n	800a8c6 <_vfprintf_r+0x366>
 800a8ee:	f018 0f40 	tst.w	r8, #64	; 0x40
 800a8f2:	6836      	ldr	r6, [r6, #0]
 800a8f4:	d001      	beq.n	800a8fa <_vfprintf_r+0x39a>
 800a8f6:	b236      	sxth	r6, r6
 800a8f8:	e7f7      	b.n	800a8ea <_vfprintf_r+0x38a>
 800a8fa:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a8fe:	bf18      	it	ne
 800a900:	b276      	sxtbne	r6, r6
 800a902:	e7f2      	b.n	800a8ea <_vfprintf_r+0x38a>
 800a904:	3607      	adds	r6, #7
 800a906:	f026 0307 	bic.w	r3, r6, #7
 800a90a:	4619      	mov	r1, r3
 800a90c:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800a910:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a914:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800a918:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800a91c:	910a      	str	r1, [sp, #40]	; 0x28
 800a91e:	f04f 32ff 	mov.w	r2, #4294967295
 800a922:	4630      	mov	r0, r6
 800a924:	4629      	mov	r1, r5
 800a926:	4b3c      	ldr	r3, [pc, #240]	; (800aa18 <_vfprintf_r+0x4b8>)
 800a928:	f7f6 f870 	bl	8000a0c <__aeabi_dcmpun>
 800a92c:	bb00      	cbnz	r0, 800a970 <_vfprintf_r+0x410>
 800a92e:	f04f 32ff 	mov.w	r2, #4294967295
 800a932:	4630      	mov	r0, r6
 800a934:	4629      	mov	r1, r5
 800a936:	4b38      	ldr	r3, [pc, #224]	; (800aa18 <_vfprintf_r+0x4b8>)
 800a938:	f7f6 f84a 	bl	80009d0 <__aeabi_dcmple>
 800a93c:	b9c0      	cbnz	r0, 800a970 <_vfprintf_r+0x410>
 800a93e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a942:	2200      	movs	r2, #0
 800a944:	2300      	movs	r3, #0
 800a946:	f7f6 f839 	bl	80009bc <__aeabi_dcmplt>
 800a94a:	b110      	cbz	r0, 800a952 <_vfprintf_r+0x3f2>
 800a94c:	232d      	movs	r3, #45	; 0x2d
 800a94e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a952:	4a32      	ldr	r2, [pc, #200]	; (800aa1c <_vfprintf_r+0x4bc>)
 800a954:	4832      	ldr	r0, [pc, #200]	; (800aa20 <_vfprintf_r+0x4c0>)
 800a956:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a958:	2700      	movs	r7, #0
 800a95a:	2b47      	cmp	r3, #71	; 0x47
 800a95c:	bfd4      	ite	le
 800a95e:	4691      	movle	r9, r2
 800a960:	4681      	movgt	r9, r0
 800a962:	2303      	movs	r3, #3
 800a964:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 800a968:	9307      	str	r3, [sp, #28]
 800a96a:	463e      	mov	r6, r7
 800a96c:	f001 b80e 	b.w	800b98c <_vfprintf_r+0x142c>
 800a970:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a974:	4610      	mov	r0, r2
 800a976:	4619      	mov	r1, r3
 800a978:	f7f6 f848 	bl	8000a0c <__aeabi_dcmpun>
 800a97c:	4607      	mov	r7, r0
 800a97e:	b148      	cbz	r0, 800a994 <_vfprintf_r+0x434>
 800a980:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a982:	4a28      	ldr	r2, [pc, #160]	; (800aa24 <_vfprintf_r+0x4c4>)
 800a984:	2b00      	cmp	r3, #0
 800a986:	bfb8      	it	lt
 800a988:	232d      	movlt	r3, #45	; 0x2d
 800a98a:	4827      	ldr	r0, [pc, #156]	; (800aa28 <_vfprintf_r+0x4c8>)
 800a98c:	bfb8      	it	lt
 800a98e:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800a992:	e7e0      	b.n	800a956 <_vfprintf_r+0x3f6>
 800a994:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a996:	f023 0320 	bic.w	r3, r3, #32
 800a99a:	2b41      	cmp	r3, #65	; 0x41
 800a99c:	930c      	str	r3, [sp, #48]	; 0x30
 800a99e:	d12e      	bne.n	800a9fe <_vfprintf_r+0x49e>
 800a9a0:	2330      	movs	r3, #48	; 0x30
 800a9a2:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800a9a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9a8:	f048 0802 	orr.w	r8, r8, #2
 800a9ac:	2b61      	cmp	r3, #97	; 0x61
 800a9ae:	bf0c      	ite	eq
 800a9b0:	2378      	moveq	r3, #120	; 0x78
 800a9b2:	2358      	movne	r3, #88	; 0x58
 800a9b4:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800a9b8:	9b07      	ldr	r3, [sp, #28]
 800a9ba:	2b63      	cmp	r3, #99	; 0x63
 800a9bc:	dd36      	ble.n	800aa2c <_vfprintf_r+0x4cc>
 800a9be:	4658      	mov	r0, fp
 800a9c0:	1c59      	adds	r1, r3, #1
 800a9c2:	f7fe f8a9 	bl	8008b18 <_malloc_r>
 800a9c6:	4681      	mov	r9, r0
 800a9c8:	2800      	cmp	r0, #0
 800a9ca:	f040 8201 	bne.w	800add0 <_vfprintf_r+0x870>
 800a9ce:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a9d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9d6:	f8aa 300c 	strh.w	r3, [sl, #12]
 800a9da:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a9de:	07d9      	lsls	r1, r3, #31
 800a9e0:	d407      	bmi.n	800a9f2 <_vfprintf_r+0x492>
 800a9e2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a9e6:	059a      	lsls	r2, r3, #22
 800a9e8:	d403      	bmi.n	800a9f2 <_vfprintf_r+0x492>
 800a9ea:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a9ee:	f002 fac0 	bl	800cf72 <__retarget_lock_release_recursive>
 800a9f2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a9f6:	065b      	lsls	r3, r3, #25
 800a9f8:	f57f adf8 	bpl.w	800a5ec <_vfprintf_r+0x8c>
 800a9fc:	e5f3      	b.n	800a5e6 <_vfprintf_r+0x86>
 800a9fe:	9b07      	ldr	r3, [sp, #28]
 800aa00:	3301      	adds	r3, #1
 800aa02:	f000 81e7 	beq.w	800add4 <_vfprintf_r+0x874>
 800aa06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa08:	2b47      	cmp	r3, #71	; 0x47
 800aa0a:	d111      	bne.n	800aa30 <_vfprintf_r+0x4d0>
 800aa0c:	9b07      	ldr	r3, [sp, #28]
 800aa0e:	b97b      	cbnz	r3, 800aa30 <_vfprintf_r+0x4d0>
 800aa10:	461f      	mov	r7, r3
 800aa12:	2301      	movs	r3, #1
 800aa14:	9307      	str	r3, [sp, #28]
 800aa16:	e00b      	b.n	800aa30 <_vfprintf_r+0x4d0>
 800aa18:	7fefffff 	.word	0x7fefffff
 800aa1c:	0801060c 	.word	0x0801060c
 800aa20:	08010610 	.word	0x08010610
 800aa24:	08010614 	.word	0x08010614
 800aa28:	08010618 	.word	0x08010618
 800aa2c:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800aa30:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 800aa34:	9315      	str	r3, [sp, #84]	; 0x54
 800aa36:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aa38:	1e1d      	subs	r5, r3, #0
 800aa3a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aa3c:	9308      	str	r3, [sp, #32]
 800aa3e:	bfb7      	itett	lt
 800aa40:	462b      	movlt	r3, r5
 800aa42:	2300      	movge	r3, #0
 800aa44:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800aa48:	232d      	movlt	r3, #45	; 0x2d
 800aa4a:	931c      	str	r3, [sp, #112]	; 0x70
 800aa4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa4e:	2b41      	cmp	r3, #65	; 0x41
 800aa50:	f040 81d8 	bne.w	800ae04 <_vfprintf_r+0x8a4>
 800aa54:	aa20      	add	r2, sp, #128	; 0x80
 800aa56:	4629      	mov	r1, r5
 800aa58:	9808      	ldr	r0, [sp, #32]
 800aa5a:	f003 f80b 	bl	800da74 <frexp>
 800aa5e:	2200      	movs	r2, #0
 800aa60:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800aa64:	f7f5 fd38 	bl	80004d8 <__aeabi_dmul>
 800aa68:	4602      	mov	r2, r0
 800aa6a:	460b      	mov	r3, r1
 800aa6c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800aa70:	2200      	movs	r2, #0
 800aa72:	2300      	movs	r3, #0
 800aa74:	f7f5 ff98 	bl	80009a8 <__aeabi_dcmpeq>
 800aa78:	b108      	cbz	r0, 800aa7e <_vfprintf_r+0x51e>
 800aa7a:	2301      	movs	r3, #1
 800aa7c:	9320      	str	r3, [sp, #128]	; 0x80
 800aa7e:	4bb2      	ldr	r3, [pc, #712]	; (800ad48 <_vfprintf_r+0x7e8>)
 800aa80:	4eb2      	ldr	r6, [pc, #712]	; (800ad4c <_vfprintf_r+0x7ec>)
 800aa82:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aa84:	464d      	mov	r5, r9
 800aa86:	2a61      	cmp	r2, #97	; 0x61
 800aa88:	bf18      	it	ne
 800aa8a:	461e      	movne	r6, r3
 800aa8c:	9b07      	ldr	r3, [sp, #28]
 800aa8e:	9617      	str	r6, [sp, #92]	; 0x5c
 800aa90:	1e5e      	subs	r6, r3, #1
 800aa92:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800aa96:	2200      	movs	r2, #0
 800aa98:	4bad      	ldr	r3, [pc, #692]	; (800ad50 <_vfprintf_r+0x7f0>)
 800aa9a:	f7f5 fd1d 	bl	80004d8 <__aeabi_dmul>
 800aa9e:	4602      	mov	r2, r0
 800aaa0:	460b      	mov	r3, r1
 800aaa2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800aaa6:	f7f5 ffc7 	bl	8000a38 <__aeabi_d2iz>
 800aaaa:	901d      	str	r0, [sp, #116]	; 0x74
 800aaac:	f7f5 fcaa 	bl	8000404 <__aeabi_i2d>
 800aab0:	4602      	mov	r2, r0
 800aab2:	460b      	mov	r3, r1
 800aab4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800aab8:	f7f5 fb56 	bl	8000168 <__aeabi_dsub>
 800aabc:	4602      	mov	r2, r0
 800aabe:	460b      	mov	r3, r1
 800aac0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800aac4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aac6:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800aac8:	960d      	str	r6, [sp, #52]	; 0x34
 800aaca:	5c9b      	ldrb	r3, [r3, r2]
 800aacc:	f805 3b01 	strb.w	r3, [r5], #1
 800aad0:	1c73      	adds	r3, r6, #1
 800aad2:	d006      	beq.n	800aae2 <_vfprintf_r+0x582>
 800aad4:	2200      	movs	r2, #0
 800aad6:	2300      	movs	r3, #0
 800aad8:	3e01      	subs	r6, #1
 800aada:	f7f5 ff65 	bl	80009a8 <__aeabi_dcmpeq>
 800aade:	2800      	cmp	r0, #0
 800aae0:	d0d7      	beq.n	800aa92 <_vfprintf_r+0x532>
 800aae2:	2200      	movs	r2, #0
 800aae4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800aae8:	4b9a      	ldr	r3, [pc, #616]	; (800ad54 <_vfprintf_r+0x7f4>)
 800aaea:	f7f5 ff85 	bl	80009f8 <__aeabi_dcmpgt>
 800aaee:	b960      	cbnz	r0, 800ab0a <_vfprintf_r+0x5aa>
 800aaf0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	4b97      	ldr	r3, [pc, #604]	; (800ad54 <_vfprintf_r+0x7f4>)
 800aaf8:	f7f5 ff56 	bl	80009a8 <__aeabi_dcmpeq>
 800aafc:	2800      	cmp	r0, #0
 800aafe:	f000 817c 	beq.w	800adfa <_vfprintf_r+0x89a>
 800ab02:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ab04:	07da      	lsls	r2, r3, #31
 800ab06:	f140 8178 	bpl.w	800adfa <_vfprintf_r+0x89a>
 800ab0a:	2030      	movs	r0, #48	; 0x30
 800ab0c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ab0e:	9524      	str	r5, [sp, #144]	; 0x90
 800ab10:	7bd9      	ldrb	r1, [r3, #15]
 800ab12:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800ab14:	1e53      	subs	r3, r2, #1
 800ab16:	9324      	str	r3, [sp, #144]	; 0x90
 800ab18:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800ab1c:	428b      	cmp	r3, r1
 800ab1e:	f000 815b 	beq.w	800add8 <_vfprintf_r+0x878>
 800ab22:	2b39      	cmp	r3, #57	; 0x39
 800ab24:	bf0b      	itete	eq
 800ab26:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800ab28:	3301      	addne	r3, #1
 800ab2a:	7a9b      	ldrbeq	r3, [r3, #10]
 800ab2c:	b2db      	uxtbne	r3, r3
 800ab2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ab32:	eba5 0309 	sub.w	r3, r5, r9
 800ab36:	9308      	str	r3, [sp, #32]
 800ab38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ab3a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800ab3c:	2b47      	cmp	r3, #71	; 0x47
 800ab3e:	f040 81ae 	bne.w	800ae9e <_vfprintf_r+0x93e>
 800ab42:	1ceb      	adds	r3, r5, #3
 800ab44:	db03      	blt.n	800ab4e <_vfprintf_r+0x5ee>
 800ab46:	9b07      	ldr	r3, [sp, #28]
 800ab48:	429d      	cmp	r5, r3
 800ab4a:	f340 81d3 	ble.w	800aef4 <_vfprintf_r+0x994>
 800ab4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab50:	3b02      	subs	r3, #2
 800ab52:	930b      	str	r3, [sp, #44]	; 0x2c
 800ab54:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ab56:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800ab5a:	f021 0120 	bic.w	r1, r1, #32
 800ab5e:	2941      	cmp	r1, #65	; 0x41
 800ab60:	bf08      	it	eq
 800ab62:	320f      	addeq	r2, #15
 800ab64:	f105 33ff 	add.w	r3, r5, #4294967295
 800ab68:	bf06      	itte	eq
 800ab6a:	b2d2      	uxtbeq	r2, r2
 800ab6c:	2101      	moveq	r1, #1
 800ab6e:	2100      	movne	r1, #0
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800ab76:	bfb4      	ite	lt
 800ab78:	222d      	movlt	r2, #45	; 0x2d
 800ab7a:	222b      	movge	r2, #43	; 0x2b
 800ab7c:	9320      	str	r3, [sp, #128]	; 0x80
 800ab7e:	bfb8      	it	lt
 800ab80:	f1c5 0301 	rsblt	r3, r5, #1
 800ab84:	2b09      	cmp	r3, #9
 800ab86:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800ab8a:	f340 81a1 	ble.w	800aed0 <_vfprintf_r+0x970>
 800ab8e:	260a      	movs	r6, #10
 800ab90:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 800ab94:	fb93 f5f6 	sdiv	r5, r3, r6
 800ab98:	4611      	mov	r1, r2
 800ab9a:	fb06 3015 	mls	r0, r6, r5, r3
 800ab9e:	3030      	adds	r0, #48	; 0x30
 800aba0:	f801 0c01 	strb.w	r0, [r1, #-1]
 800aba4:	4618      	mov	r0, r3
 800aba6:	2863      	cmp	r0, #99	; 0x63
 800aba8:	462b      	mov	r3, r5
 800abaa:	f102 32ff 	add.w	r2, r2, #4294967295
 800abae:	dcf1      	bgt.n	800ab94 <_vfprintf_r+0x634>
 800abb0:	3330      	adds	r3, #48	; 0x30
 800abb2:	1e88      	subs	r0, r1, #2
 800abb4:	f802 3c01 	strb.w	r3, [r2, #-1]
 800abb8:	4603      	mov	r3, r0
 800abba:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800abbe:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800abc2:	42ab      	cmp	r3, r5
 800abc4:	f0c0 817f 	bcc.w	800aec6 <_vfprintf_r+0x966>
 800abc8:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 800abcc:	1a52      	subs	r2, r2, r1
 800abce:	42a8      	cmp	r0, r5
 800abd0:	bf88      	it	hi
 800abd2:	2200      	movhi	r2, #0
 800abd4:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800abd8:	441a      	add	r2, r3
 800abda:	ab22      	add	r3, sp, #136	; 0x88
 800abdc:	1ad3      	subs	r3, r2, r3
 800abde:	9a08      	ldr	r2, [sp, #32]
 800abe0:	931a      	str	r3, [sp, #104]	; 0x68
 800abe2:	2a01      	cmp	r2, #1
 800abe4:	4413      	add	r3, r2
 800abe6:	9307      	str	r3, [sp, #28]
 800abe8:	dc02      	bgt.n	800abf0 <_vfprintf_r+0x690>
 800abea:	f018 0f01 	tst.w	r8, #1
 800abee:	d003      	beq.n	800abf8 <_vfprintf_r+0x698>
 800abf0:	9b07      	ldr	r3, [sp, #28]
 800abf2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800abf4:	4413      	add	r3, r2
 800abf6:	9307      	str	r3, [sp, #28]
 800abf8:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 800abfc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ac00:	9315      	str	r3, [sp, #84]	; 0x54
 800ac02:	2300      	movs	r3, #0
 800ac04:	461d      	mov	r5, r3
 800ac06:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800ac0a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800ac0c:	b113      	cbz	r3, 800ac14 <_vfprintf_r+0x6b4>
 800ac0e:	232d      	movs	r3, #45	; 0x2d
 800ac10:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800ac14:	2600      	movs	r6, #0
 800ac16:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 800ac1a:	9b07      	ldr	r3, [sp, #28]
 800ac1c:	42b3      	cmp	r3, r6
 800ac1e:	bfb8      	it	lt
 800ac20:	4633      	movlt	r3, r6
 800ac22:	9315      	str	r3, [sp, #84]	; 0x54
 800ac24:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800ac28:	b113      	cbz	r3, 800ac30 <_vfprintf_r+0x6d0>
 800ac2a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ac2c:	3301      	adds	r3, #1
 800ac2e:	9315      	str	r3, [sp, #84]	; 0x54
 800ac30:	f018 0302 	ands.w	r3, r8, #2
 800ac34:	931c      	str	r3, [sp, #112]	; 0x70
 800ac36:	bf1e      	ittt	ne
 800ac38:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800ac3a:	3302      	addne	r3, #2
 800ac3c:	9315      	strne	r3, [sp, #84]	; 0x54
 800ac3e:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800ac42:	931d      	str	r3, [sp, #116]	; 0x74
 800ac44:	d121      	bne.n	800ac8a <_vfprintf_r+0x72a>
 800ac46:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800ac4a:	1a9b      	subs	r3, r3, r2
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	9317      	str	r3, [sp, #92]	; 0x5c
 800ac50:	dd1b      	ble.n	800ac8a <_vfprintf_r+0x72a>
 800ac52:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800ac56:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ac58:	3301      	adds	r3, #1
 800ac5a:	2810      	cmp	r0, #16
 800ac5c:	483e      	ldr	r0, [pc, #248]	; (800ad58 <_vfprintf_r+0x7f8>)
 800ac5e:	f104 0108 	add.w	r1, r4, #8
 800ac62:	6020      	str	r0, [r4, #0]
 800ac64:	f300 82df 	bgt.w	800b226 <_vfprintf_r+0xcc6>
 800ac68:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ac6a:	2b07      	cmp	r3, #7
 800ac6c:	4402      	add	r2, r0
 800ac6e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800ac72:	6060      	str	r0, [r4, #4]
 800ac74:	f340 82ec 	ble.w	800b250 <_vfprintf_r+0xcf0>
 800ac78:	4651      	mov	r1, sl
 800ac7a:	4658      	mov	r0, fp
 800ac7c:	aa26      	add	r2, sp, #152	; 0x98
 800ac7e:	f002 fffe 	bl	800dc7e <__sprint_r>
 800ac82:	2800      	cmp	r0, #0
 800ac84:	f040 8622 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800ac88:	ac29      	add	r4, sp, #164	; 0xa4
 800ac8a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800ac8e:	b173      	cbz	r3, 800acae <_vfprintf_r+0x74e>
 800ac90:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800ac94:	6023      	str	r3, [r4, #0]
 800ac96:	2301      	movs	r3, #1
 800ac98:	6063      	str	r3, [r4, #4]
 800ac9a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ac9c:	3301      	adds	r3, #1
 800ac9e:	9328      	str	r3, [sp, #160]	; 0xa0
 800aca0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800aca2:	3301      	adds	r3, #1
 800aca4:	2b07      	cmp	r3, #7
 800aca6:	9327      	str	r3, [sp, #156]	; 0x9c
 800aca8:	f300 82d4 	bgt.w	800b254 <_vfprintf_r+0xcf4>
 800acac:	3408      	adds	r4, #8
 800acae:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800acb0:	b16b      	cbz	r3, 800acce <_vfprintf_r+0x76e>
 800acb2:	ab1f      	add	r3, sp, #124	; 0x7c
 800acb4:	6023      	str	r3, [r4, #0]
 800acb6:	2302      	movs	r3, #2
 800acb8:	6063      	str	r3, [r4, #4]
 800acba:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800acbc:	3302      	adds	r3, #2
 800acbe:	9328      	str	r3, [sp, #160]	; 0xa0
 800acc0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800acc2:	3301      	adds	r3, #1
 800acc4:	2b07      	cmp	r3, #7
 800acc6:	9327      	str	r3, [sp, #156]	; 0x9c
 800acc8:	f300 82ce 	bgt.w	800b268 <_vfprintf_r+0xd08>
 800accc:	3408      	adds	r4, #8
 800acce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800acd0:	2b80      	cmp	r3, #128	; 0x80
 800acd2:	d121      	bne.n	800ad18 <_vfprintf_r+0x7b8>
 800acd4:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800acd8:	1a9b      	subs	r3, r3, r2
 800acda:	2b00      	cmp	r3, #0
 800acdc:	9317      	str	r3, [sp, #92]	; 0x5c
 800acde:	dd1b      	ble.n	800ad18 <_vfprintf_r+0x7b8>
 800ace0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800ace4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ace6:	3301      	adds	r3, #1
 800ace8:	2810      	cmp	r0, #16
 800acea:	481c      	ldr	r0, [pc, #112]	; (800ad5c <_vfprintf_r+0x7fc>)
 800acec:	f104 0108 	add.w	r1, r4, #8
 800acf0:	6020      	str	r0, [r4, #0]
 800acf2:	f300 82c3 	bgt.w	800b27c <_vfprintf_r+0xd1c>
 800acf6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800acf8:	2b07      	cmp	r3, #7
 800acfa:	4402      	add	r2, r0
 800acfc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800ad00:	6060      	str	r0, [r4, #4]
 800ad02:	f340 82d0 	ble.w	800b2a6 <_vfprintf_r+0xd46>
 800ad06:	4651      	mov	r1, sl
 800ad08:	4658      	mov	r0, fp
 800ad0a:	aa26      	add	r2, sp, #152	; 0x98
 800ad0c:	f002 ffb7 	bl	800dc7e <__sprint_r>
 800ad10:	2800      	cmp	r0, #0
 800ad12:	f040 85db 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800ad16:	ac29      	add	r4, sp, #164	; 0xa4
 800ad18:	9b07      	ldr	r3, [sp, #28]
 800ad1a:	1af6      	subs	r6, r6, r3
 800ad1c:	2e00      	cmp	r6, #0
 800ad1e:	dd28      	ble.n	800ad72 <_vfprintf_r+0x812>
 800ad20:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800ad24:	480d      	ldr	r0, [pc, #52]	; (800ad5c <_vfprintf_r+0x7fc>)
 800ad26:	2e10      	cmp	r6, #16
 800ad28:	f103 0301 	add.w	r3, r3, #1
 800ad2c:	f104 0108 	add.w	r1, r4, #8
 800ad30:	6020      	str	r0, [r4, #0]
 800ad32:	f300 82ba 	bgt.w	800b2aa <_vfprintf_r+0xd4a>
 800ad36:	6066      	str	r6, [r4, #4]
 800ad38:	2b07      	cmp	r3, #7
 800ad3a:	4416      	add	r6, r2
 800ad3c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800ad40:	f340 82c6 	ble.w	800b2d0 <_vfprintf_r+0xd70>
 800ad44:	e00c      	b.n	800ad60 <_vfprintf_r+0x800>
 800ad46:	bf00      	nop
 800ad48:	0801062d 	.word	0x0801062d
 800ad4c:	0801061c 	.word	0x0801061c
 800ad50:	40300000 	.word	0x40300000
 800ad54:	3fe00000 	.word	0x3fe00000
 800ad58:	08010660 	.word	0x08010660
 800ad5c:	08010670 	.word	0x08010670
 800ad60:	4651      	mov	r1, sl
 800ad62:	4658      	mov	r0, fp
 800ad64:	aa26      	add	r2, sp, #152	; 0x98
 800ad66:	f002 ff8a 	bl	800dc7e <__sprint_r>
 800ad6a:	2800      	cmp	r0, #0
 800ad6c:	f040 85ae 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800ad70:	ac29      	add	r4, sp, #164	; 0xa4
 800ad72:	f418 7f80 	tst.w	r8, #256	; 0x100
 800ad76:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800ad78:	f040 82b0 	bne.w	800b2dc <_vfprintf_r+0xd7c>
 800ad7c:	9b07      	ldr	r3, [sp, #28]
 800ad7e:	f8c4 9000 	str.w	r9, [r4]
 800ad82:	441e      	add	r6, r3
 800ad84:	6063      	str	r3, [r4, #4]
 800ad86:	9628      	str	r6, [sp, #160]	; 0xa0
 800ad88:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ad8a:	3301      	adds	r3, #1
 800ad8c:	2b07      	cmp	r3, #7
 800ad8e:	9327      	str	r3, [sp, #156]	; 0x9c
 800ad90:	f300 82ea 	bgt.w	800b368 <_vfprintf_r+0xe08>
 800ad94:	3408      	adds	r4, #8
 800ad96:	f018 0f04 	tst.w	r8, #4
 800ad9a:	f040 8578 	bne.w	800b88e <_vfprintf_r+0x132e>
 800ad9e:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800ada2:	9915      	ldr	r1, [sp, #84]	; 0x54
 800ada4:	428a      	cmp	r2, r1
 800ada6:	bfac      	ite	ge
 800ada8:	189b      	addge	r3, r3, r2
 800adaa:	185b      	addlt	r3, r3, r1
 800adac:	9313      	str	r3, [sp, #76]	; 0x4c
 800adae:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800adb0:	b13b      	cbz	r3, 800adc2 <_vfprintf_r+0x862>
 800adb2:	4651      	mov	r1, sl
 800adb4:	4658      	mov	r0, fp
 800adb6:	aa26      	add	r2, sp, #152	; 0x98
 800adb8:	f002 ff61 	bl	800dc7e <__sprint_r>
 800adbc:	2800      	cmp	r0, #0
 800adbe:	f040 8585 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800adc2:	2300      	movs	r3, #0
 800adc4:	9327      	str	r3, [sp, #156]	; 0x9c
 800adc6:	2f00      	cmp	r7, #0
 800adc8:	f040 859c 	bne.w	800b904 <_vfprintf_r+0x13a4>
 800adcc:	ac29      	add	r4, sp, #164	; 0xa4
 800adce:	e0e7      	b.n	800afa0 <_vfprintf_r+0xa40>
 800add0:	4607      	mov	r7, r0
 800add2:	e62d      	b.n	800aa30 <_vfprintf_r+0x4d0>
 800add4:	2306      	movs	r3, #6
 800add6:	e61d      	b.n	800aa14 <_vfprintf_r+0x4b4>
 800add8:	f802 0c01 	strb.w	r0, [r2, #-1]
 800addc:	e699      	b.n	800ab12 <_vfprintf_r+0x5b2>
 800adde:	f803 0b01 	strb.w	r0, [r3], #1
 800ade2:	1aca      	subs	r2, r1, r3
 800ade4:	2a00      	cmp	r2, #0
 800ade6:	dafa      	bge.n	800adde <_vfprintf_r+0x87e>
 800ade8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800adea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800adec:	3201      	adds	r2, #1
 800adee:	f103 0301 	add.w	r3, r3, #1
 800adf2:	bfb8      	it	lt
 800adf4:	2300      	movlt	r3, #0
 800adf6:	441d      	add	r5, r3
 800adf8:	e69b      	b.n	800ab32 <_vfprintf_r+0x5d2>
 800adfa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800adfc:	462b      	mov	r3, r5
 800adfe:	2030      	movs	r0, #48	; 0x30
 800ae00:	18a9      	adds	r1, r5, r2
 800ae02:	e7ee      	b.n	800ade2 <_vfprintf_r+0x882>
 800ae04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ae06:	2b46      	cmp	r3, #70	; 0x46
 800ae08:	d005      	beq.n	800ae16 <_vfprintf_r+0x8b6>
 800ae0a:	2b45      	cmp	r3, #69	; 0x45
 800ae0c:	d11b      	bne.n	800ae46 <_vfprintf_r+0x8e6>
 800ae0e:	9b07      	ldr	r3, [sp, #28]
 800ae10:	1c5e      	adds	r6, r3, #1
 800ae12:	2302      	movs	r3, #2
 800ae14:	e001      	b.n	800ae1a <_vfprintf_r+0x8ba>
 800ae16:	2303      	movs	r3, #3
 800ae18:	9e07      	ldr	r6, [sp, #28]
 800ae1a:	aa24      	add	r2, sp, #144	; 0x90
 800ae1c:	9204      	str	r2, [sp, #16]
 800ae1e:	aa21      	add	r2, sp, #132	; 0x84
 800ae20:	9203      	str	r2, [sp, #12]
 800ae22:	aa20      	add	r2, sp, #128	; 0x80
 800ae24:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800ae28:	9300      	str	r3, [sp, #0]
 800ae2a:	4658      	mov	r0, fp
 800ae2c:	462b      	mov	r3, r5
 800ae2e:	9a08      	ldr	r2, [sp, #32]
 800ae30:	f000 ff26 	bl	800bc80 <_dtoa_r>
 800ae34:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ae36:	4681      	mov	r9, r0
 800ae38:	2b47      	cmp	r3, #71	; 0x47
 800ae3a:	d106      	bne.n	800ae4a <_vfprintf_r+0x8ea>
 800ae3c:	f018 0f01 	tst.w	r8, #1
 800ae40:	d103      	bne.n	800ae4a <_vfprintf_r+0x8ea>
 800ae42:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800ae44:	e675      	b.n	800ab32 <_vfprintf_r+0x5d2>
 800ae46:	9e07      	ldr	r6, [sp, #28]
 800ae48:	e7e3      	b.n	800ae12 <_vfprintf_r+0x8b2>
 800ae4a:	eb09 0306 	add.w	r3, r9, r6
 800ae4e:	930d      	str	r3, [sp, #52]	; 0x34
 800ae50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ae52:	2b46      	cmp	r3, #70	; 0x46
 800ae54:	d111      	bne.n	800ae7a <_vfprintf_r+0x91a>
 800ae56:	f899 3000 	ldrb.w	r3, [r9]
 800ae5a:	2b30      	cmp	r3, #48	; 0x30
 800ae5c:	d109      	bne.n	800ae72 <_vfprintf_r+0x912>
 800ae5e:	2200      	movs	r2, #0
 800ae60:	2300      	movs	r3, #0
 800ae62:	4629      	mov	r1, r5
 800ae64:	9808      	ldr	r0, [sp, #32]
 800ae66:	f7f5 fd9f 	bl	80009a8 <__aeabi_dcmpeq>
 800ae6a:	b910      	cbnz	r0, 800ae72 <_vfprintf_r+0x912>
 800ae6c:	f1c6 0601 	rsb	r6, r6, #1
 800ae70:	9620      	str	r6, [sp, #128]	; 0x80
 800ae72:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ae74:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800ae76:	441a      	add	r2, r3
 800ae78:	920d      	str	r2, [sp, #52]	; 0x34
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	4629      	mov	r1, r5
 800ae80:	9808      	ldr	r0, [sp, #32]
 800ae82:	f7f5 fd91 	bl	80009a8 <__aeabi_dcmpeq>
 800ae86:	b108      	cbz	r0, 800ae8c <_vfprintf_r+0x92c>
 800ae88:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ae8a:	9324      	str	r3, [sp, #144]	; 0x90
 800ae8c:	2230      	movs	r2, #48	; 0x30
 800ae8e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800ae90:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ae92:	4299      	cmp	r1, r3
 800ae94:	d9d5      	bls.n	800ae42 <_vfprintf_r+0x8e2>
 800ae96:	1c59      	adds	r1, r3, #1
 800ae98:	9124      	str	r1, [sp, #144]	; 0x90
 800ae9a:	701a      	strb	r2, [r3, #0]
 800ae9c:	e7f7      	b.n	800ae8e <_vfprintf_r+0x92e>
 800ae9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aea0:	2b46      	cmp	r3, #70	; 0x46
 800aea2:	f47f ae57 	bne.w	800ab54 <_vfprintf_r+0x5f4>
 800aea6:	9a07      	ldr	r2, [sp, #28]
 800aea8:	f008 0301 	and.w	r3, r8, #1
 800aeac:	2d00      	cmp	r5, #0
 800aeae:	ea43 0302 	orr.w	r3, r3, r2
 800aeb2:	dd1a      	ble.n	800aeea <_vfprintf_r+0x98a>
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d034      	beq.n	800af22 <_vfprintf_r+0x9c2>
 800aeb8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800aeba:	18eb      	adds	r3, r5, r3
 800aebc:	441a      	add	r2, r3
 800aebe:	9207      	str	r2, [sp, #28]
 800aec0:	2366      	movs	r3, #102	; 0x66
 800aec2:	930b      	str	r3, [sp, #44]	; 0x2c
 800aec4:	e033      	b.n	800af2e <_vfprintf_r+0x9ce>
 800aec6:	f813 6b01 	ldrb.w	r6, [r3], #1
 800aeca:	f802 6b01 	strb.w	r6, [r2], #1
 800aece:	e678      	b.n	800abc2 <_vfprintf_r+0x662>
 800aed0:	b941      	cbnz	r1, 800aee4 <_vfprintf_r+0x984>
 800aed2:	2230      	movs	r2, #48	; 0x30
 800aed4:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800aed8:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800aedc:	3330      	adds	r3, #48	; 0x30
 800aede:	f802 3b01 	strb.w	r3, [r2], #1
 800aee2:	e67a      	b.n	800abda <_vfprintf_r+0x67a>
 800aee4:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800aee8:	e7f8      	b.n	800aedc <_vfprintf_r+0x97c>
 800aeea:	b1e3      	cbz	r3, 800af26 <_vfprintf_r+0x9c6>
 800aeec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800aeee:	9a07      	ldr	r2, [sp, #28]
 800aef0:	3301      	adds	r3, #1
 800aef2:	e7e3      	b.n	800aebc <_vfprintf_r+0x95c>
 800aef4:	9b08      	ldr	r3, [sp, #32]
 800aef6:	429d      	cmp	r5, r3
 800aef8:	db07      	blt.n	800af0a <_vfprintf_r+0x9aa>
 800aefa:	f018 0f01 	tst.w	r8, #1
 800aefe:	d02d      	beq.n	800af5c <_vfprintf_r+0x9fc>
 800af00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800af02:	18eb      	adds	r3, r5, r3
 800af04:	9307      	str	r3, [sp, #28]
 800af06:	2367      	movs	r3, #103	; 0x67
 800af08:	e7db      	b.n	800aec2 <_vfprintf_r+0x962>
 800af0a:	9b08      	ldr	r3, [sp, #32]
 800af0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800af0e:	2d00      	cmp	r5, #0
 800af10:	4413      	add	r3, r2
 800af12:	9307      	str	r3, [sp, #28]
 800af14:	dcf7      	bgt.n	800af06 <_vfprintf_r+0x9a6>
 800af16:	9a07      	ldr	r2, [sp, #28]
 800af18:	f1c5 0301 	rsb	r3, r5, #1
 800af1c:	441a      	add	r2, r3
 800af1e:	4613      	mov	r3, r2
 800af20:	e7f0      	b.n	800af04 <_vfprintf_r+0x9a4>
 800af22:	9507      	str	r5, [sp, #28]
 800af24:	e7cc      	b.n	800aec0 <_vfprintf_r+0x960>
 800af26:	2366      	movs	r3, #102	; 0x66
 800af28:	930b      	str	r3, [sp, #44]	; 0x2c
 800af2a:	2301      	movs	r3, #1
 800af2c:	9307      	str	r3, [sp, #28]
 800af2e:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800af32:	930d      	str	r3, [sp, #52]	; 0x34
 800af34:	d025      	beq.n	800af82 <_vfprintf_r+0xa22>
 800af36:	2300      	movs	r3, #0
 800af38:	2d00      	cmp	r5, #0
 800af3a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800af3e:	f77f ae64 	ble.w	800ac0a <_vfprintf_r+0x6aa>
 800af42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af44:	781b      	ldrb	r3, [r3, #0]
 800af46:	2bff      	cmp	r3, #255	; 0xff
 800af48:	d10a      	bne.n	800af60 <_vfprintf_r+0xa00>
 800af4a:	9907      	ldr	r1, [sp, #28]
 800af4c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800af50:	4413      	add	r3, r2
 800af52:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800af54:	fb02 1303 	mla	r3, r2, r3, r1
 800af58:	9307      	str	r3, [sp, #28]
 800af5a:	e656      	b.n	800ac0a <_vfprintf_r+0x6aa>
 800af5c:	9507      	str	r5, [sp, #28]
 800af5e:	e7d2      	b.n	800af06 <_vfprintf_r+0x9a6>
 800af60:	42ab      	cmp	r3, r5
 800af62:	daf2      	bge.n	800af4a <_vfprintf_r+0x9ea>
 800af64:	1aed      	subs	r5, r5, r3
 800af66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af68:	785b      	ldrb	r3, [r3, #1]
 800af6a:	b133      	cbz	r3, 800af7a <_vfprintf_r+0xa1a>
 800af6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af6e:	3301      	adds	r3, #1
 800af70:	930d      	str	r3, [sp, #52]	; 0x34
 800af72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af74:	3301      	adds	r3, #1
 800af76:	930e      	str	r3, [sp, #56]	; 0x38
 800af78:	e7e3      	b.n	800af42 <_vfprintf_r+0x9e2>
 800af7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af7c:	3301      	adds	r3, #1
 800af7e:	930c      	str	r3, [sp, #48]	; 0x30
 800af80:	e7df      	b.n	800af42 <_vfprintf_r+0x9e2>
 800af82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af84:	930c      	str	r3, [sp, #48]	; 0x30
 800af86:	e640      	b.n	800ac0a <_vfprintf_r+0x6aa>
 800af88:	4632      	mov	r2, r6
 800af8a:	f852 3b04 	ldr.w	r3, [r2], #4
 800af8e:	f018 0f20 	tst.w	r8, #32
 800af92:	920a      	str	r2, [sp, #40]	; 0x28
 800af94:	d009      	beq.n	800afaa <_vfprintf_r+0xa4a>
 800af96:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800af98:	4610      	mov	r0, r2
 800af9a:	17d1      	asrs	r1, r2, #31
 800af9c:	e9c3 0100 	strd	r0, r1, [r3]
 800afa0:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800afa2:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800afa6:	f7ff bb5a 	b.w	800a65e <_vfprintf_r+0xfe>
 800afaa:	f018 0f10 	tst.w	r8, #16
 800afae:	d002      	beq.n	800afb6 <_vfprintf_r+0xa56>
 800afb0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800afb2:	601a      	str	r2, [r3, #0]
 800afb4:	e7f4      	b.n	800afa0 <_vfprintf_r+0xa40>
 800afb6:	f018 0f40 	tst.w	r8, #64	; 0x40
 800afba:	d002      	beq.n	800afc2 <_vfprintf_r+0xa62>
 800afbc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800afbe:	801a      	strh	r2, [r3, #0]
 800afc0:	e7ee      	b.n	800afa0 <_vfprintf_r+0xa40>
 800afc2:	f418 7f00 	tst.w	r8, #512	; 0x200
 800afc6:	d0f3      	beq.n	800afb0 <_vfprintf_r+0xa50>
 800afc8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800afca:	701a      	strb	r2, [r3, #0]
 800afcc:	e7e8      	b.n	800afa0 <_vfprintf_r+0xa40>
 800afce:	f048 0810 	orr.w	r8, r8, #16
 800afd2:	f018 0f20 	tst.w	r8, #32
 800afd6:	d01e      	beq.n	800b016 <_vfprintf_r+0xab6>
 800afd8:	3607      	adds	r6, #7
 800afda:	f026 0307 	bic.w	r3, r6, #7
 800afde:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800afe2:	930a      	str	r3, [sp, #40]	; 0x28
 800afe4:	2300      	movs	r3, #0
 800afe6:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800afea:	2200      	movs	r2, #0
 800afec:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800aff0:	9a07      	ldr	r2, [sp, #28]
 800aff2:	3201      	adds	r2, #1
 800aff4:	f000 849b 	beq.w	800b92e <_vfprintf_r+0x13ce>
 800aff8:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800affc:	920c      	str	r2, [sp, #48]	; 0x30
 800affe:	ea56 0207 	orrs.w	r2, r6, r7
 800b002:	f040 849a 	bne.w	800b93a <_vfprintf_r+0x13da>
 800b006:	9a07      	ldr	r2, [sp, #28]
 800b008:	2a00      	cmp	r2, #0
 800b00a:	f000 80f5 	beq.w	800b1f8 <_vfprintf_r+0xc98>
 800b00e:	2b01      	cmp	r3, #1
 800b010:	f040 8496 	bne.w	800b940 <_vfprintf_r+0x13e0>
 800b014:	e097      	b.n	800b146 <_vfprintf_r+0xbe6>
 800b016:	1d33      	adds	r3, r6, #4
 800b018:	f018 0f10 	tst.w	r8, #16
 800b01c:	930a      	str	r3, [sp, #40]	; 0x28
 800b01e:	d001      	beq.n	800b024 <_vfprintf_r+0xac4>
 800b020:	6836      	ldr	r6, [r6, #0]
 800b022:	e003      	b.n	800b02c <_vfprintf_r+0xacc>
 800b024:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b028:	d002      	beq.n	800b030 <_vfprintf_r+0xad0>
 800b02a:	8836      	ldrh	r6, [r6, #0]
 800b02c:	2700      	movs	r7, #0
 800b02e:	e7d9      	b.n	800afe4 <_vfprintf_r+0xa84>
 800b030:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b034:	d0f4      	beq.n	800b020 <_vfprintf_r+0xac0>
 800b036:	7836      	ldrb	r6, [r6, #0]
 800b038:	e7f8      	b.n	800b02c <_vfprintf_r+0xacc>
 800b03a:	4633      	mov	r3, r6
 800b03c:	f853 6b04 	ldr.w	r6, [r3], #4
 800b040:	2278      	movs	r2, #120	; 0x78
 800b042:	930a      	str	r3, [sp, #40]	; 0x28
 800b044:	f647 0330 	movw	r3, #30768	; 0x7830
 800b048:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 800b04c:	4ba1      	ldr	r3, [pc, #644]	; (800b2d4 <_vfprintf_r+0xd74>)
 800b04e:	2700      	movs	r7, #0
 800b050:	931b      	str	r3, [sp, #108]	; 0x6c
 800b052:	f048 0802 	orr.w	r8, r8, #2
 800b056:	2302      	movs	r3, #2
 800b058:	920b      	str	r2, [sp, #44]	; 0x2c
 800b05a:	e7c6      	b.n	800afea <_vfprintf_r+0xa8a>
 800b05c:	4633      	mov	r3, r6
 800b05e:	2500      	movs	r5, #0
 800b060:	f853 9b04 	ldr.w	r9, [r3], #4
 800b064:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800b068:	930a      	str	r3, [sp, #40]	; 0x28
 800b06a:	9b07      	ldr	r3, [sp, #28]
 800b06c:	1c5e      	adds	r6, r3, #1
 800b06e:	d010      	beq.n	800b092 <_vfprintf_r+0xb32>
 800b070:	461a      	mov	r2, r3
 800b072:	4629      	mov	r1, r5
 800b074:	4648      	mov	r0, r9
 800b076:	f001 ffe9 	bl	800d04c <memchr>
 800b07a:	4607      	mov	r7, r0
 800b07c:	2800      	cmp	r0, #0
 800b07e:	f43f ac74 	beq.w	800a96a <_vfprintf_r+0x40a>
 800b082:	eba0 0309 	sub.w	r3, r0, r9
 800b086:	462f      	mov	r7, r5
 800b088:	462e      	mov	r6, r5
 800b08a:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800b08e:	9307      	str	r3, [sp, #28]
 800b090:	e5c3      	b.n	800ac1a <_vfprintf_r+0x6ba>
 800b092:	4648      	mov	r0, r9
 800b094:	f7f5 f85c 	bl	8000150 <strlen>
 800b098:	462f      	mov	r7, r5
 800b09a:	9007      	str	r0, [sp, #28]
 800b09c:	e465      	b.n	800a96a <_vfprintf_r+0x40a>
 800b09e:	f048 0810 	orr.w	r8, r8, #16
 800b0a2:	f018 0f20 	tst.w	r8, #32
 800b0a6:	d007      	beq.n	800b0b8 <_vfprintf_r+0xb58>
 800b0a8:	3607      	adds	r6, #7
 800b0aa:	f026 0307 	bic.w	r3, r6, #7
 800b0ae:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800b0b2:	930a      	str	r3, [sp, #40]	; 0x28
 800b0b4:	2301      	movs	r3, #1
 800b0b6:	e798      	b.n	800afea <_vfprintf_r+0xa8a>
 800b0b8:	1d33      	adds	r3, r6, #4
 800b0ba:	f018 0f10 	tst.w	r8, #16
 800b0be:	930a      	str	r3, [sp, #40]	; 0x28
 800b0c0:	d001      	beq.n	800b0c6 <_vfprintf_r+0xb66>
 800b0c2:	6836      	ldr	r6, [r6, #0]
 800b0c4:	e003      	b.n	800b0ce <_vfprintf_r+0xb6e>
 800b0c6:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b0ca:	d002      	beq.n	800b0d2 <_vfprintf_r+0xb72>
 800b0cc:	8836      	ldrh	r6, [r6, #0]
 800b0ce:	2700      	movs	r7, #0
 800b0d0:	e7f0      	b.n	800b0b4 <_vfprintf_r+0xb54>
 800b0d2:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b0d6:	d0f4      	beq.n	800b0c2 <_vfprintf_r+0xb62>
 800b0d8:	7836      	ldrb	r6, [r6, #0]
 800b0da:	e7f8      	b.n	800b0ce <_vfprintf_r+0xb6e>
 800b0dc:	4b7e      	ldr	r3, [pc, #504]	; (800b2d8 <_vfprintf_r+0xd78>)
 800b0de:	f018 0f20 	tst.w	r8, #32
 800b0e2:	931b      	str	r3, [sp, #108]	; 0x6c
 800b0e4:	d019      	beq.n	800b11a <_vfprintf_r+0xbba>
 800b0e6:	3607      	adds	r6, #7
 800b0e8:	f026 0307 	bic.w	r3, r6, #7
 800b0ec:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800b0f0:	930a      	str	r3, [sp, #40]	; 0x28
 800b0f2:	f018 0f01 	tst.w	r8, #1
 800b0f6:	d00a      	beq.n	800b10e <_vfprintf_r+0xbae>
 800b0f8:	ea56 0307 	orrs.w	r3, r6, r7
 800b0fc:	d007      	beq.n	800b10e <_vfprintf_r+0xbae>
 800b0fe:	2330      	movs	r3, #48	; 0x30
 800b100:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800b104:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b106:	f048 0802 	orr.w	r8, r8, #2
 800b10a:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800b10e:	2302      	movs	r3, #2
 800b110:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800b114:	e769      	b.n	800afea <_vfprintf_r+0xa8a>
 800b116:	4b6f      	ldr	r3, [pc, #444]	; (800b2d4 <_vfprintf_r+0xd74>)
 800b118:	e7e1      	b.n	800b0de <_vfprintf_r+0xb7e>
 800b11a:	1d33      	adds	r3, r6, #4
 800b11c:	f018 0f10 	tst.w	r8, #16
 800b120:	930a      	str	r3, [sp, #40]	; 0x28
 800b122:	d001      	beq.n	800b128 <_vfprintf_r+0xbc8>
 800b124:	6836      	ldr	r6, [r6, #0]
 800b126:	e003      	b.n	800b130 <_vfprintf_r+0xbd0>
 800b128:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b12c:	d002      	beq.n	800b134 <_vfprintf_r+0xbd4>
 800b12e:	8836      	ldrh	r6, [r6, #0]
 800b130:	2700      	movs	r7, #0
 800b132:	e7de      	b.n	800b0f2 <_vfprintf_r+0xb92>
 800b134:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b138:	d0f4      	beq.n	800b124 <_vfprintf_r+0xbc4>
 800b13a:	7836      	ldrb	r6, [r6, #0]
 800b13c:	e7f8      	b.n	800b130 <_vfprintf_r+0xbd0>
 800b13e:	2f00      	cmp	r7, #0
 800b140:	bf08      	it	eq
 800b142:	2e0a      	cmpeq	r6, #10
 800b144:	d206      	bcs.n	800b154 <_vfprintf_r+0xbf4>
 800b146:	3630      	adds	r6, #48	; 0x30
 800b148:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800b14c:	f20d 1947 	addw	r9, sp, #327	; 0x147
 800b150:	f000 bc14 	b.w	800b97c <_vfprintf_r+0x141c>
 800b154:	2300      	movs	r3, #0
 800b156:	9308      	str	r3, [sp, #32]
 800b158:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b15a:	ad52      	add	r5, sp, #328	; 0x148
 800b15c:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 800b160:	220a      	movs	r2, #10
 800b162:	2300      	movs	r3, #0
 800b164:	4630      	mov	r0, r6
 800b166:	4639      	mov	r1, r7
 800b168:	f7f6 f822 	bl	80011b0 <__aeabi_uldivmod>
 800b16c:	9b08      	ldr	r3, [sp, #32]
 800b16e:	3230      	adds	r2, #48	; 0x30
 800b170:	3301      	adds	r3, #1
 800b172:	f105 39ff 	add.w	r9, r5, #4294967295
 800b176:	f805 2c01 	strb.w	r2, [r5, #-1]
 800b17a:	9308      	str	r3, [sp, #32]
 800b17c:	f1b8 0f00 	cmp.w	r8, #0
 800b180:	d019      	beq.n	800b1b6 <_vfprintf_r+0xc56>
 800b182:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b184:	9a08      	ldr	r2, [sp, #32]
 800b186:	781b      	ldrb	r3, [r3, #0]
 800b188:	429a      	cmp	r2, r3
 800b18a:	d114      	bne.n	800b1b6 <_vfprintf_r+0xc56>
 800b18c:	2aff      	cmp	r2, #255	; 0xff
 800b18e:	d012      	beq.n	800b1b6 <_vfprintf_r+0xc56>
 800b190:	2f00      	cmp	r7, #0
 800b192:	bf08      	it	eq
 800b194:	2e0a      	cmpeq	r6, #10
 800b196:	d30e      	bcc.n	800b1b6 <_vfprintf_r+0xc56>
 800b198:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b19a:	9919      	ldr	r1, [sp, #100]	; 0x64
 800b19c:	eba9 0903 	sub.w	r9, r9, r3
 800b1a0:	461a      	mov	r2, r3
 800b1a2:	4648      	mov	r0, r9
 800b1a4:	f002 fcdd 	bl	800db62 <strncpy>
 800b1a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b1aa:	785d      	ldrb	r5, [r3, #1]
 800b1ac:	b195      	cbz	r5, 800b1d4 <_vfprintf_r+0xc74>
 800b1ae:	3301      	adds	r3, #1
 800b1b0:	930e      	str	r3, [sp, #56]	; 0x38
 800b1b2:	2300      	movs	r3, #0
 800b1b4:	9308      	str	r3, [sp, #32]
 800b1b6:	220a      	movs	r2, #10
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	4630      	mov	r0, r6
 800b1bc:	4639      	mov	r1, r7
 800b1be:	f7f5 fff7 	bl	80011b0 <__aeabi_uldivmod>
 800b1c2:	2f00      	cmp	r7, #0
 800b1c4:	bf08      	it	eq
 800b1c6:	2e0a      	cmpeq	r6, #10
 800b1c8:	f0c0 83d8 	bcc.w	800b97c <_vfprintf_r+0x141c>
 800b1cc:	4606      	mov	r6, r0
 800b1ce:	460f      	mov	r7, r1
 800b1d0:	464d      	mov	r5, r9
 800b1d2:	e7c5      	b.n	800b160 <_vfprintf_r+0xc00>
 800b1d4:	9508      	str	r5, [sp, #32]
 800b1d6:	e7ee      	b.n	800b1b6 <_vfprintf_r+0xc56>
 800b1d8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b1da:	f006 030f 	and.w	r3, r6, #15
 800b1de:	5cd3      	ldrb	r3, [r2, r3]
 800b1e0:	093a      	lsrs	r2, r7, #4
 800b1e2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b1e6:	0933      	lsrs	r3, r6, #4
 800b1e8:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800b1ec:	461e      	mov	r6, r3
 800b1ee:	4617      	mov	r7, r2
 800b1f0:	ea56 0307 	orrs.w	r3, r6, r7
 800b1f4:	d1f0      	bne.n	800b1d8 <_vfprintf_r+0xc78>
 800b1f6:	e3c1      	b.n	800b97c <_vfprintf_r+0x141c>
 800b1f8:	b933      	cbnz	r3, 800b208 <_vfprintf_r+0xca8>
 800b1fa:	f018 0f01 	tst.w	r8, #1
 800b1fe:	d003      	beq.n	800b208 <_vfprintf_r+0xca8>
 800b200:	2330      	movs	r3, #48	; 0x30
 800b202:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800b206:	e7a1      	b.n	800b14c <_vfprintf_r+0xbec>
 800b208:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800b20c:	e3b6      	b.n	800b97c <_vfprintf_r+0x141c>
 800b20e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b210:	2b00      	cmp	r3, #0
 800b212:	f000 837d 	beq.w	800b910 <_vfprintf_r+0x13b0>
 800b216:	2000      	movs	r0, #0
 800b218:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800b21c:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800b220:	960a      	str	r6, [sp, #40]	; 0x28
 800b222:	f7ff bb3b 	b.w	800a89c <_vfprintf_r+0x33c>
 800b226:	2010      	movs	r0, #16
 800b228:	2b07      	cmp	r3, #7
 800b22a:	4402      	add	r2, r0
 800b22c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b230:	6060      	str	r0, [r4, #4]
 800b232:	dd08      	ble.n	800b246 <_vfprintf_r+0xce6>
 800b234:	4651      	mov	r1, sl
 800b236:	4658      	mov	r0, fp
 800b238:	aa26      	add	r2, sp, #152	; 0x98
 800b23a:	f002 fd20 	bl	800dc7e <__sprint_r>
 800b23e:	2800      	cmp	r0, #0
 800b240:	f040 8344 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b244:	a929      	add	r1, sp, #164	; 0xa4
 800b246:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b248:	460c      	mov	r4, r1
 800b24a:	3b10      	subs	r3, #16
 800b24c:	9317      	str	r3, [sp, #92]	; 0x5c
 800b24e:	e500      	b.n	800ac52 <_vfprintf_r+0x6f2>
 800b250:	460c      	mov	r4, r1
 800b252:	e51a      	b.n	800ac8a <_vfprintf_r+0x72a>
 800b254:	4651      	mov	r1, sl
 800b256:	4658      	mov	r0, fp
 800b258:	aa26      	add	r2, sp, #152	; 0x98
 800b25a:	f002 fd10 	bl	800dc7e <__sprint_r>
 800b25e:	2800      	cmp	r0, #0
 800b260:	f040 8334 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b264:	ac29      	add	r4, sp, #164	; 0xa4
 800b266:	e522      	b.n	800acae <_vfprintf_r+0x74e>
 800b268:	4651      	mov	r1, sl
 800b26a:	4658      	mov	r0, fp
 800b26c:	aa26      	add	r2, sp, #152	; 0x98
 800b26e:	f002 fd06 	bl	800dc7e <__sprint_r>
 800b272:	2800      	cmp	r0, #0
 800b274:	f040 832a 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b278:	ac29      	add	r4, sp, #164	; 0xa4
 800b27a:	e528      	b.n	800acce <_vfprintf_r+0x76e>
 800b27c:	2010      	movs	r0, #16
 800b27e:	2b07      	cmp	r3, #7
 800b280:	4402      	add	r2, r0
 800b282:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b286:	6060      	str	r0, [r4, #4]
 800b288:	dd08      	ble.n	800b29c <_vfprintf_r+0xd3c>
 800b28a:	4651      	mov	r1, sl
 800b28c:	4658      	mov	r0, fp
 800b28e:	aa26      	add	r2, sp, #152	; 0x98
 800b290:	f002 fcf5 	bl	800dc7e <__sprint_r>
 800b294:	2800      	cmp	r0, #0
 800b296:	f040 8319 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b29a:	a929      	add	r1, sp, #164	; 0xa4
 800b29c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b29e:	460c      	mov	r4, r1
 800b2a0:	3b10      	subs	r3, #16
 800b2a2:	9317      	str	r3, [sp, #92]	; 0x5c
 800b2a4:	e51c      	b.n	800ace0 <_vfprintf_r+0x780>
 800b2a6:	460c      	mov	r4, r1
 800b2a8:	e536      	b.n	800ad18 <_vfprintf_r+0x7b8>
 800b2aa:	2010      	movs	r0, #16
 800b2ac:	2b07      	cmp	r3, #7
 800b2ae:	4402      	add	r2, r0
 800b2b0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b2b4:	6060      	str	r0, [r4, #4]
 800b2b6:	dd08      	ble.n	800b2ca <_vfprintf_r+0xd6a>
 800b2b8:	4651      	mov	r1, sl
 800b2ba:	4658      	mov	r0, fp
 800b2bc:	aa26      	add	r2, sp, #152	; 0x98
 800b2be:	f002 fcde 	bl	800dc7e <__sprint_r>
 800b2c2:	2800      	cmp	r0, #0
 800b2c4:	f040 8302 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b2c8:	a929      	add	r1, sp, #164	; 0xa4
 800b2ca:	460c      	mov	r4, r1
 800b2cc:	3e10      	subs	r6, #16
 800b2ce:	e527      	b.n	800ad20 <_vfprintf_r+0x7c0>
 800b2d0:	460c      	mov	r4, r1
 800b2d2:	e54e      	b.n	800ad72 <_vfprintf_r+0x812>
 800b2d4:	0801061c 	.word	0x0801061c
 800b2d8:	0801062d 	.word	0x0801062d
 800b2dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2de:	2b65      	cmp	r3, #101	; 0x65
 800b2e0:	f340 8238 	ble.w	800b754 <_vfprintf_r+0x11f4>
 800b2e4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b2e8:	2200      	movs	r2, #0
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	f7f5 fb5c 	bl	80009a8 <__aeabi_dcmpeq>
 800b2f0:	2800      	cmp	r0, #0
 800b2f2:	d06a      	beq.n	800b3ca <_vfprintf_r+0xe6a>
 800b2f4:	4b6e      	ldr	r3, [pc, #440]	; (800b4b0 <_vfprintf_r+0xf50>)
 800b2f6:	6023      	str	r3, [r4, #0]
 800b2f8:	2301      	movs	r3, #1
 800b2fa:	441e      	add	r6, r3
 800b2fc:	6063      	str	r3, [r4, #4]
 800b2fe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b300:	9628      	str	r6, [sp, #160]	; 0xa0
 800b302:	3301      	adds	r3, #1
 800b304:	2b07      	cmp	r3, #7
 800b306:	9327      	str	r3, [sp, #156]	; 0x9c
 800b308:	dc38      	bgt.n	800b37c <_vfprintf_r+0xe1c>
 800b30a:	3408      	adds	r4, #8
 800b30c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b30e:	9a08      	ldr	r2, [sp, #32]
 800b310:	4293      	cmp	r3, r2
 800b312:	db03      	blt.n	800b31c <_vfprintf_r+0xdbc>
 800b314:	f018 0f01 	tst.w	r8, #1
 800b318:	f43f ad3d 	beq.w	800ad96 <_vfprintf_r+0x836>
 800b31c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b31e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b320:	6023      	str	r3, [r4, #0]
 800b322:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b324:	6063      	str	r3, [r4, #4]
 800b326:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b328:	4413      	add	r3, r2
 800b32a:	9328      	str	r3, [sp, #160]	; 0xa0
 800b32c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b32e:	3301      	adds	r3, #1
 800b330:	2b07      	cmp	r3, #7
 800b332:	9327      	str	r3, [sp, #156]	; 0x9c
 800b334:	dc2c      	bgt.n	800b390 <_vfprintf_r+0xe30>
 800b336:	3408      	adds	r4, #8
 800b338:	9b08      	ldr	r3, [sp, #32]
 800b33a:	1e5d      	subs	r5, r3, #1
 800b33c:	2d00      	cmp	r5, #0
 800b33e:	f77f ad2a 	ble.w	800ad96 <_vfprintf_r+0x836>
 800b342:	f04f 0910 	mov.w	r9, #16
 800b346:	4e5b      	ldr	r6, [pc, #364]	; (800b4b4 <_vfprintf_r+0xf54>)
 800b348:	2d10      	cmp	r5, #16
 800b34a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b34e:	f104 0108 	add.w	r1, r4, #8
 800b352:	f103 0301 	add.w	r3, r3, #1
 800b356:	6026      	str	r6, [r4, #0]
 800b358:	dc24      	bgt.n	800b3a4 <_vfprintf_r+0xe44>
 800b35a:	6065      	str	r5, [r4, #4]
 800b35c:	2b07      	cmp	r3, #7
 800b35e:	4415      	add	r5, r2
 800b360:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800b364:	f340 8290 	ble.w	800b888 <_vfprintf_r+0x1328>
 800b368:	4651      	mov	r1, sl
 800b36a:	4658      	mov	r0, fp
 800b36c:	aa26      	add	r2, sp, #152	; 0x98
 800b36e:	f002 fc86 	bl	800dc7e <__sprint_r>
 800b372:	2800      	cmp	r0, #0
 800b374:	f040 82aa 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b378:	ac29      	add	r4, sp, #164	; 0xa4
 800b37a:	e50c      	b.n	800ad96 <_vfprintf_r+0x836>
 800b37c:	4651      	mov	r1, sl
 800b37e:	4658      	mov	r0, fp
 800b380:	aa26      	add	r2, sp, #152	; 0x98
 800b382:	f002 fc7c 	bl	800dc7e <__sprint_r>
 800b386:	2800      	cmp	r0, #0
 800b388:	f040 82a0 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b38c:	ac29      	add	r4, sp, #164	; 0xa4
 800b38e:	e7bd      	b.n	800b30c <_vfprintf_r+0xdac>
 800b390:	4651      	mov	r1, sl
 800b392:	4658      	mov	r0, fp
 800b394:	aa26      	add	r2, sp, #152	; 0x98
 800b396:	f002 fc72 	bl	800dc7e <__sprint_r>
 800b39a:	2800      	cmp	r0, #0
 800b39c:	f040 8296 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b3a0:	ac29      	add	r4, sp, #164	; 0xa4
 800b3a2:	e7c9      	b.n	800b338 <_vfprintf_r+0xdd8>
 800b3a4:	3210      	adds	r2, #16
 800b3a6:	2b07      	cmp	r3, #7
 800b3a8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b3ac:	f8c4 9004 	str.w	r9, [r4, #4]
 800b3b0:	dd08      	ble.n	800b3c4 <_vfprintf_r+0xe64>
 800b3b2:	4651      	mov	r1, sl
 800b3b4:	4658      	mov	r0, fp
 800b3b6:	aa26      	add	r2, sp, #152	; 0x98
 800b3b8:	f002 fc61 	bl	800dc7e <__sprint_r>
 800b3bc:	2800      	cmp	r0, #0
 800b3be:	f040 8285 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b3c2:	a929      	add	r1, sp, #164	; 0xa4
 800b3c4:	460c      	mov	r4, r1
 800b3c6:	3d10      	subs	r5, #16
 800b3c8:	e7be      	b.n	800b348 <_vfprintf_r+0xde8>
 800b3ca:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	dc73      	bgt.n	800b4b8 <_vfprintf_r+0xf58>
 800b3d0:	4b37      	ldr	r3, [pc, #220]	; (800b4b0 <_vfprintf_r+0xf50>)
 800b3d2:	6023      	str	r3, [r4, #0]
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	441e      	add	r6, r3
 800b3d8:	6063      	str	r3, [r4, #4]
 800b3da:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b3dc:	9628      	str	r6, [sp, #160]	; 0xa0
 800b3de:	3301      	adds	r3, #1
 800b3e0:	2b07      	cmp	r3, #7
 800b3e2:	9327      	str	r3, [sp, #156]	; 0x9c
 800b3e4:	dc3c      	bgt.n	800b460 <_vfprintf_r+0xf00>
 800b3e6:	3408      	adds	r4, #8
 800b3e8:	9908      	ldr	r1, [sp, #32]
 800b3ea:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b3ec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b3ee:	430a      	orrs	r2, r1
 800b3f0:	f008 0101 	and.w	r1, r8, #1
 800b3f4:	430a      	orrs	r2, r1
 800b3f6:	f43f acce 	beq.w	800ad96 <_vfprintf_r+0x836>
 800b3fa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b3fc:	6022      	str	r2, [r4, #0]
 800b3fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b400:	4413      	add	r3, r2
 800b402:	9328      	str	r3, [sp, #160]	; 0xa0
 800b404:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b406:	6062      	str	r2, [r4, #4]
 800b408:	3301      	adds	r3, #1
 800b40a:	2b07      	cmp	r3, #7
 800b40c:	9327      	str	r3, [sp, #156]	; 0x9c
 800b40e:	dc31      	bgt.n	800b474 <_vfprintf_r+0xf14>
 800b410:	3408      	adds	r4, #8
 800b412:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b414:	2d00      	cmp	r5, #0
 800b416:	da1a      	bge.n	800b44e <_vfprintf_r+0xeee>
 800b418:	4623      	mov	r3, r4
 800b41a:	4e26      	ldr	r6, [pc, #152]	; (800b4b4 <_vfprintf_r+0xf54>)
 800b41c:	426d      	negs	r5, r5
 800b41e:	2d10      	cmp	r5, #16
 800b420:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800b424:	f104 0408 	add.w	r4, r4, #8
 800b428:	f102 0201 	add.w	r2, r2, #1
 800b42c:	601e      	str	r6, [r3, #0]
 800b42e:	dc2b      	bgt.n	800b488 <_vfprintf_r+0xf28>
 800b430:	605d      	str	r5, [r3, #4]
 800b432:	2a07      	cmp	r2, #7
 800b434:	440d      	add	r5, r1
 800b436:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800b43a:	dd08      	ble.n	800b44e <_vfprintf_r+0xeee>
 800b43c:	4651      	mov	r1, sl
 800b43e:	4658      	mov	r0, fp
 800b440:	aa26      	add	r2, sp, #152	; 0x98
 800b442:	f002 fc1c 	bl	800dc7e <__sprint_r>
 800b446:	2800      	cmp	r0, #0
 800b448:	f040 8240 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b44c:	ac29      	add	r4, sp, #164	; 0xa4
 800b44e:	9b08      	ldr	r3, [sp, #32]
 800b450:	9a08      	ldr	r2, [sp, #32]
 800b452:	6063      	str	r3, [r4, #4]
 800b454:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b456:	f8c4 9000 	str.w	r9, [r4]
 800b45a:	4413      	add	r3, r2
 800b45c:	9328      	str	r3, [sp, #160]	; 0xa0
 800b45e:	e493      	b.n	800ad88 <_vfprintf_r+0x828>
 800b460:	4651      	mov	r1, sl
 800b462:	4658      	mov	r0, fp
 800b464:	aa26      	add	r2, sp, #152	; 0x98
 800b466:	f002 fc0a 	bl	800dc7e <__sprint_r>
 800b46a:	2800      	cmp	r0, #0
 800b46c:	f040 822e 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b470:	ac29      	add	r4, sp, #164	; 0xa4
 800b472:	e7b9      	b.n	800b3e8 <_vfprintf_r+0xe88>
 800b474:	4651      	mov	r1, sl
 800b476:	4658      	mov	r0, fp
 800b478:	aa26      	add	r2, sp, #152	; 0x98
 800b47a:	f002 fc00 	bl	800dc7e <__sprint_r>
 800b47e:	2800      	cmp	r0, #0
 800b480:	f040 8224 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b484:	ac29      	add	r4, sp, #164	; 0xa4
 800b486:	e7c4      	b.n	800b412 <_vfprintf_r+0xeb2>
 800b488:	2010      	movs	r0, #16
 800b48a:	2a07      	cmp	r2, #7
 800b48c:	4401      	add	r1, r0
 800b48e:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800b492:	6058      	str	r0, [r3, #4]
 800b494:	dd08      	ble.n	800b4a8 <_vfprintf_r+0xf48>
 800b496:	4651      	mov	r1, sl
 800b498:	4658      	mov	r0, fp
 800b49a:	aa26      	add	r2, sp, #152	; 0x98
 800b49c:	f002 fbef 	bl	800dc7e <__sprint_r>
 800b4a0:	2800      	cmp	r0, #0
 800b4a2:	f040 8213 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b4a6:	ac29      	add	r4, sp, #164	; 0xa4
 800b4a8:	4623      	mov	r3, r4
 800b4aa:	3d10      	subs	r5, #16
 800b4ac:	e7b7      	b.n	800b41e <_vfprintf_r+0xebe>
 800b4ae:	bf00      	nop
 800b4b0:	0801063e 	.word	0x0801063e
 800b4b4:	08010670 	.word	0x08010670
 800b4b8:	9b08      	ldr	r3, [sp, #32]
 800b4ba:	42ab      	cmp	r3, r5
 800b4bc:	bfa8      	it	ge
 800b4be:	462b      	movge	r3, r5
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	9307      	str	r3, [sp, #28]
 800b4c4:	dd0a      	ble.n	800b4dc <_vfprintf_r+0xf7c>
 800b4c6:	441e      	add	r6, r3
 800b4c8:	e9c4 9300 	strd	r9, r3, [r4]
 800b4cc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b4ce:	9628      	str	r6, [sp, #160]	; 0xa0
 800b4d0:	3301      	adds	r3, #1
 800b4d2:	2b07      	cmp	r3, #7
 800b4d4:	9327      	str	r3, [sp, #156]	; 0x9c
 800b4d6:	f300 8088 	bgt.w	800b5ea <_vfprintf_r+0x108a>
 800b4da:	3408      	adds	r4, #8
 800b4dc:	9b07      	ldr	r3, [sp, #28]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	bfb4      	ite	lt
 800b4e2:	462e      	movlt	r6, r5
 800b4e4:	1aee      	subge	r6, r5, r3
 800b4e6:	2e00      	cmp	r6, #0
 800b4e8:	dd19      	ble.n	800b51e <_vfprintf_r+0xfbe>
 800b4ea:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b4ee:	4898      	ldr	r0, [pc, #608]	; (800b750 <_vfprintf_r+0x11f0>)
 800b4f0:	2e10      	cmp	r6, #16
 800b4f2:	f103 0301 	add.w	r3, r3, #1
 800b4f6:	f104 0108 	add.w	r1, r4, #8
 800b4fa:	6020      	str	r0, [r4, #0]
 800b4fc:	dc7f      	bgt.n	800b5fe <_vfprintf_r+0x109e>
 800b4fe:	6066      	str	r6, [r4, #4]
 800b500:	2b07      	cmp	r3, #7
 800b502:	4416      	add	r6, r2
 800b504:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800b508:	f340 808c 	ble.w	800b624 <_vfprintf_r+0x10c4>
 800b50c:	4651      	mov	r1, sl
 800b50e:	4658      	mov	r0, fp
 800b510:	aa26      	add	r2, sp, #152	; 0x98
 800b512:	f002 fbb4 	bl	800dc7e <__sprint_r>
 800b516:	2800      	cmp	r0, #0
 800b518:	f040 81d8 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b51c:	ac29      	add	r4, sp, #164	; 0xa4
 800b51e:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800b522:	444d      	add	r5, r9
 800b524:	d00a      	beq.n	800b53c <_vfprintf_r+0xfdc>
 800b526:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d17d      	bne.n	800b628 <_vfprintf_r+0x10c8>
 800b52c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d17d      	bne.n	800b62e <_vfprintf_r+0x10ce>
 800b532:	9b08      	ldr	r3, [sp, #32]
 800b534:	444b      	add	r3, r9
 800b536:	429d      	cmp	r5, r3
 800b538:	bf28      	it	cs
 800b53a:	461d      	movcs	r5, r3
 800b53c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b53e:	9a08      	ldr	r2, [sp, #32]
 800b540:	4293      	cmp	r3, r2
 800b542:	db02      	blt.n	800b54a <_vfprintf_r+0xfea>
 800b544:	f018 0f01 	tst.w	r8, #1
 800b548:	d00e      	beq.n	800b568 <_vfprintf_r+0x1008>
 800b54a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b54c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b54e:	6023      	str	r3, [r4, #0]
 800b550:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b552:	6063      	str	r3, [r4, #4]
 800b554:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b556:	4413      	add	r3, r2
 800b558:	9328      	str	r3, [sp, #160]	; 0xa0
 800b55a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b55c:	3301      	adds	r3, #1
 800b55e:	2b07      	cmp	r3, #7
 800b560:	9327      	str	r3, [sp, #156]	; 0x9c
 800b562:	f300 80e0 	bgt.w	800b726 <_vfprintf_r+0x11c6>
 800b566:	3408      	adds	r4, #8
 800b568:	9b08      	ldr	r3, [sp, #32]
 800b56a:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800b56c:	eb09 0203 	add.w	r2, r9, r3
 800b570:	1b9e      	subs	r6, r3, r6
 800b572:	1b52      	subs	r2, r2, r5
 800b574:	4296      	cmp	r6, r2
 800b576:	bfa8      	it	ge
 800b578:	4616      	movge	r6, r2
 800b57a:	2e00      	cmp	r6, #0
 800b57c:	dd0b      	ble.n	800b596 <_vfprintf_r+0x1036>
 800b57e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b580:	e9c4 5600 	strd	r5, r6, [r4]
 800b584:	4433      	add	r3, r6
 800b586:	9328      	str	r3, [sp, #160]	; 0xa0
 800b588:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b58a:	3301      	adds	r3, #1
 800b58c:	2b07      	cmp	r3, #7
 800b58e:	9327      	str	r3, [sp, #156]	; 0x9c
 800b590:	f300 80d3 	bgt.w	800b73a <_vfprintf_r+0x11da>
 800b594:	3408      	adds	r4, #8
 800b596:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b598:	9b08      	ldr	r3, [sp, #32]
 800b59a:	2e00      	cmp	r6, #0
 800b59c:	eba3 0505 	sub.w	r5, r3, r5
 800b5a0:	bfa8      	it	ge
 800b5a2:	1bad      	subge	r5, r5, r6
 800b5a4:	2d00      	cmp	r5, #0
 800b5a6:	f77f abf6 	ble.w	800ad96 <_vfprintf_r+0x836>
 800b5aa:	f04f 0910 	mov.w	r9, #16
 800b5ae:	4e68      	ldr	r6, [pc, #416]	; (800b750 <_vfprintf_r+0x11f0>)
 800b5b0:	2d10      	cmp	r5, #16
 800b5b2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b5b6:	f104 0108 	add.w	r1, r4, #8
 800b5ba:	f103 0301 	add.w	r3, r3, #1
 800b5be:	6026      	str	r6, [r4, #0]
 800b5c0:	f77f aecb 	ble.w	800b35a <_vfprintf_r+0xdfa>
 800b5c4:	3210      	adds	r2, #16
 800b5c6:	2b07      	cmp	r3, #7
 800b5c8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b5cc:	f8c4 9004 	str.w	r9, [r4, #4]
 800b5d0:	dd08      	ble.n	800b5e4 <_vfprintf_r+0x1084>
 800b5d2:	4651      	mov	r1, sl
 800b5d4:	4658      	mov	r0, fp
 800b5d6:	aa26      	add	r2, sp, #152	; 0x98
 800b5d8:	f002 fb51 	bl	800dc7e <__sprint_r>
 800b5dc:	2800      	cmp	r0, #0
 800b5de:	f040 8175 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b5e2:	a929      	add	r1, sp, #164	; 0xa4
 800b5e4:	460c      	mov	r4, r1
 800b5e6:	3d10      	subs	r5, #16
 800b5e8:	e7e2      	b.n	800b5b0 <_vfprintf_r+0x1050>
 800b5ea:	4651      	mov	r1, sl
 800b5ec:	4658      	mov	r0, fp
 800b5ee:	aa26      	add	r2, sp, #152	; 0x98
 800b5f0:	f002 fb45 	bl	800dc7e <__sprint_r>
 800b5f4:	2800      	cmp	r0, #0
 800b5f6:	f040 8169 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b5fa:	ac29      	add	r4, sp, #164	; 0xa4
 800b5fc:	e76e      	b.n	800b4dc <_vfprintf_r+0xf7c>
 800b5fe:	2010      	movs	r0, #16
 800b600:	2b07      	cmp	r3, #7
 800b602:	4402      	add	r2, r0
 800b604:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b608:	6060      	str	r0, [r4, #4]
 800b60a:	dd08      	ble.n	800b61e <_vfprintf_r+0x10be>
 800b60c:	4651      	mov	r1, sl
 800b60e:	4658      	mov	r0, fp
 800b610:	aa26      	add	r2, sp, #152	; 0x98
 800b612:	f002 fb34 	bl	800dc7e <__sprint_r>
 800b616:	2800      	cmp	r0, #0
 800b618:	f040 8158 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b61c:	a929      	add	r1, sp, #164	; 0xa4
 800b61e:	460c      	mov	r4, r1
 800b620:	3e10      	subs	r6, #16
 800b622:	e762      	b.n	800b4ea <_vfprintf_r+0xf8a>
 800b624:	460c      	mov	r4, r1
 800b626:	e77a      	b.n	800b51e <_vfprintf_r+0xfbe>
 800b628:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d04b      	beq.n	800b6c6 <_vfprintf_r+0x1166>
 800b62e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b630:	3b01      	subs	r3, #1
 800b632:	930c      	str	r3, [sp, #48]	; 0x30
 800b634:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b636:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b638:	6023      	str	r3, [r4, #0]
 800b63a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b63c:	6063      	str	r3, [r4, #4]
 800b63e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b640:	4413      	add	r3, r2
 800b642:	9328      	str	r3, [sp, #160]	; 0xa0
 800b644:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b646:	3301      	adds	r3, #1
 800b648:	2b07      	cmp	r3, #7
 800b64a:	9327      	str	r3, [sp, #156]	; 0x9c
 800b64c:	dc42      	bgt.n	800b6d4 <_vfprintf_r+0x1174>
 800b64e:	3408      	adds	r4, #8
 800b650:	9b08      	ldr	r3, [sp, #32]
 800b652:	444b      	add	r3, r9
 800b654:	1b5a      	subs	r2, r3, r5
 800b656:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b658:	781b      	ldrb	r3, [r3, #0]
 800b65a:	4293      	cmp	r3, r2
 800b65c:	bfa8      	it	ge
 800b65e:	4613      	movge	r3, r2
 800b660:	2b00      	cmp	r3, #0
 800b662:	461e      	mov	r6, r3
 800b664:	dd0a      	ble.n	800b67c <_vfprintf_r+0x111c>
 800b666:	e9c4 5300 	strd	r5, r3, [r4]
 800b66a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b66c:	4433      	add	r3, r6
 800b66e:	9328      	str	r3, [sp, #160]	; 0xa0
 800b670:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b672:	3301      	adds	r3, #1
 800b674:	2b07      	cmp	r3, #7
 800b676:	9327      	str	r3, [sp, #156]	; 0x9c
 800b678:	dc36      	bgt.n	800b6e8 <_vfprintf_r+0x1188>
 800b67a:	3408      	adds	r4, #8
 800b67c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b67e:	2e00      	cmp	r6, #0
 800b680:	781b      	ldrb	r3, [r3, #0]
 800b682:	bfb4      	ite	lt
 800b684:	461e      	movlt	r6, r3
 800b686:	1b9e      	subge	r6, r3, r6
 800b688:	2e00      	cmp	r6, #0
 800b68a:	dd18      	ble.n	800b6be <_vfprintf_r+0x115e>
 800b68c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800b690:	482f      	ldr	r0, [pc, #188]	; (800b750 <_vfprintf_r+0x11f0>)
 800b692:	2e10      	cmp	r6, #16
 800b694:	f102 0201 	add.w	r2, r2, #1
 800b698:	f104 0108 	add.w	r1, r4, #8
 800b69c:	6020      	str	r0, [r4, #0]
 800b69e:	dc2d      	bgt.n	800b6fc <_vfprintf_r+0x119c>
 800b6a0:	4433      	add	r3, r6
 800b6a2:	2a07      	cmp	r2, #7
 800b6a4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800b6a8:	6066      	str	r6, [r4, #4]
 800b6aa:	dd3a      	ble.n	800b722 <_vfprintf_r+0x11c2>
 800b6ac:	4651      	mov	r1, sl
 800b6ae:	4658      	mov	r0, fp
 800b6b0:	aa26      	add	r2, sp, #152	; 0x98
 800b6b2:	f002 fae4 	bl	800dc7e <__sprint_r>
 800b6b6:	2800      	cmp	r0, #0
 800b6b8:	f040 8108 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b6bc:	ac29      	add	r4, sp, #164	; 0xa4
 800b6be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b6c0:	781b      	ldrb	r3, [r3, #0]
 800b6c2:	441d      	add	r5, r3
 800b6c4:	e72f      	b.n	800b526 <_vfprintf_r+0xfc6>
 800b6c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b6c8:	3b01      	subs	r3, #1
 800b6ca:	930e      	str	r3, [sp, #56]	; 0x38
 800b6cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b6ce:	3b01      	subs	r3, #1
 800b6d0:	930d      	str	r3, [sp, #52]	; 0x34
 800b6d2:	e7af      	b.n	800b634 <_vfprintf_r+0x10d4>
 800b6d4:	4651      	mov	r1, sl
 800b6d6:	4658      	mov	r0, fp
 800b6d8:	aa26      	add	r2, sp, #152	; 0x98
 800b6da:	f002 fad0 	bl	800dc7e <__sprint_r>
 800b6de:	2800      	cmp	r0, #0
 800b6e0:	f040 80f4 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b6e4:	ac29      	add	r4, sp, #164	; 0xa4
 800b6e6:	e7b3      	b.n	800b650 <_vfprintf_r+0x10f0>
 800b6e8:	4651      	mov	r1, sl
 800b6ea:	4658      	mov	r0, fp
 800b6ec:	aa26      	add	r2, sp, #152	; 0x98
 800b6ee:	f002 fac6 	bl	800dc7e <__sprint_r>
 800b6f2:	2800      	cmp	r0, #0
 800b6f4:	f040 80ea 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b6f8:	ac29      	add	r4, sp, #164	; 0xa4
 800b6fa:	e7bf      	b.n	800b67c <_vfprintf_r+0x111c>
 800b6fc:	2010      	movs	r0, #16
 800b6fe:	2a07      	cmp	r2, #7
 800b700:	4403      	add	r3, r0
 800b702:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800b706:	6060      	str	r0, [r4, #4]
 800b708:	dd08      	ble.n	800b71c <_vfprintf_r+0x11bc>
 800b70a:	4651      	mov	r1, sl
 800b70c:	4658      	mov	r0, fp
 800b70e:	aa26      	add	r2, sp, #152	; 0x98
 800b710:	f002 fab5 	bl	800dc7e <__sprint_r>
 800b714:	2800      	cmp	r0, #0
 800b716:	f040 80d9 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b71a:	a929      	add	r1, sp, #164	; 0xa4
 800b71c:	460c      	mov	r4, r1
 800b71e:	3e10      	subs	r6, #16
 800b720:	e7b4      	b.n	800b68c <_vfprintf_r+0x112c>
 800b722:	460c      	mov	r4, r1
 800b724:	e7cb      	b.n	800b6be <_vfprintf_r+0x115e>
 800b726:	4651      	mov	r1, sl
 800b728:	4658      	mov	r0, fp
 800b72a:	aa26      	add	r2, sp, #152	; 0x98
 800b72c:	f002 faa7 	bl	800dc7e <__sprint_r>
 800b730:	2800      	cmp	r0, #0
 800b732:	f040 80cb 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b736:	ac29      	add	r4, sp, #164	; 0xa4
 800b738:	e716      	b.n	800b568 <_vfprintf_r+0x1008>
 800b73a:	4651      	mov	r1, sl
 800b73c:	4658      	mov	r0, fp
 800b73e:	aa26      	add	r2, sp, #152	; 0x98
 800b740:	f002 fa9d 	bl	800dc7e <__sprint_r>
 800b744:	2800      	cmp	r0, #0
 800b746:	f040 80c1 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b74a:	ac29      	add	r4, sp, #164	; 0xa4
 800b74c:	e723      	b.n	800b596 <_vfprintf_r+0x1036>
 800b74e:	bf00      	nop
 800b750:	08010670 	.word	0x08010670
 800b754:	9a08      	ldr	r2, [sp, #32]
 800b756:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b758:	2a01      	cmp	r2, #1
 800b75a:	f106 0601 	add.w	r6, r6, #1
 800b75e:	f103 0301 	add.w	r3, r3, #1
 800b762:	f104 0508 	add.w	r5, r4, #8
 800b766:	dc03      	bgt.n	800b770 <_vfprintf_r+0x1210>
 800b768:	f018 0f01 	tst.w	r8, #1
 800b76c:	f000 8081 	beq.w	800b872 <_vfprintf_r+0x1312>
 800b770:	2201      	movs	r2, #1
 800b772:	2b07      	cmp	r3, #7
 800b774:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800b778:	f8c4 9000 	str.w	r9, [r4]
 800b77c:	6062      	str	r2, [r4, #4]
 800b77e:	dd08      	ble.n	800b792 <_vfprintf_r+0x1232>
 800b780:	4651      	mov	r1, sl
 800b782:	4658      	mov	r0, fp
 800b784:	aa26      	add	r2, sp, #152	; 0x98
 800b786:	f002 fa7a 	bl	800dc7e <__sprint_r>
 800b78a:	2800      	cmp	r0, #0
 800b78c:	f040 809e 	bne.w	800b8cc <_vfprintf_r+0x136c>
 800b790:	ad29      	add	r5, sp, #164	; 0xa4
 800b792:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b794:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b796:	602b      	str	r3, [r5, #0]
 800b798:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b79a:	606b      	str	r3, [r5, #4]
 800b79c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b79e:	4413      	add	r3, r2
 800b7a0:	9328      	str	r3, [sp, #160]	; 0xa0
 800b7a2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b7a4:	3301      	adds	r3, #1
 800b7a6:	2b07      	cmp	r3, #7
 800b7a8:	9327      	str	r3, [sp, #156]	; 0x9c
 800b7aa:	dc32      	bgt.n	800b812 <_vfprintf_r+0x12b2>
 800b7ac:	3508      	adds	r5, #8
 800b7ae:	9b08      	ldr	r3, [sp, #32]
 800b7b0:	2200      	movs	r2, #0
 800b7b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b7b6:	1e5c      	subs	r4, r3, #1
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	f7f5 f8f5 	bl	80009a8 <__aeabi_dcmpeq>
 800b7be:	2800      	cmp	r0, #0
 800b7c0:	d130      	bne.n	800b824 <_vfprintf_r+0x12c4>
 800b7c2:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800b7c4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b7c6:	9a08      	ldr	r2, [sp, #32]
 800b7c8:	3101      	adds	r1, #1
 800b7ca:	3b01      	subs	r3, #1
 800b7cc:	f109 0001 	add.w	r0, r9, #1
 800b7d0:	4413      	add	r3, r2
 800b7d2:	2907      	cmp	r1, #7
 800b7d4:	e9c5 0400 	strd	r0, r4, [r5]
 800b7d8:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800b7dc:	dd52      	ble.n	800b884 <_vfprintf_r+0x1324>
 800b7de:	4651      	mov	r1, sl
 800b7e0:	4658      	mov	r0, fp
 800b7e2:	aa26      	add	r2, sp, #152	; 0x98
 800b7e4:	f002 fa4b 	bl	800dc7e <__sprint_r>
 800b7e8:	2800      	cmp	r0, #0
 800b7ea:	d16f      	bne.n	800b8cc <_vfprintf_r+0x136c>
 800b7ec:	ad29      	add	r5, sp, #164	; 0xa4
 800b7ee:	ab22      	add	r3, sp, #136	; 0x88
 800b7f0:	602b      	str	r3, [r5, #0]
 800b7f2:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b7f4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b7f6:	606b      	str	r3, [r5, #4]
 800b7f8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b7fa:	4413      	add	r3, r2
 800b7fc:	9328      	str	r3, [sp, #160]	; 0xa0
 800b7fe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b800:	3301      	adds	r3, #1
 800b802:	2b07      	cmp	r3, #7
 800b804:	9327      	str	r3, [sp, #156]	; 0x9c
 800b806:	f73f adaf 	bgt.w	800b368 <_vfprintf_r+0xe08>
 800b80a:	f105 0408 	add.w	r4, r5, #8
 800b80e:	f7ff bac2 	b.w	800ad96 <_vfprintf_r+0x836>
 800b812:	4651      	mov	r1, sl
 800b814:	4658      	mov	r0, fp
 800b816:	aa26      	add	r2, sp, #152	; 0x98
 800b818:	f002 fa31 	bl	800dc7e <__sprint_r>
 800b81c:	2800      	cmp	r0, #0
 800b81e:	d155      	bne.n	800b8cc <_vfprintf_r+0x136c>
 800b820:	ad29      	add	r5, sp, #164	; 0xa4
 800b822:	e7c4      	b.n	800b7ae <_vfprintf_r+0x124e>
 800b824:	2c00      	cmp	r4, #0
 800b826:	dde2      	ble.n	800b7ee <_vfprintf_r+0x128e>
 800b828:	f04f 0910 	mov.w	r9, #16
 800b82c:	4e5a      	ldr	r6, [pc, #360]	; (800b998 <_vfprintf_r+0x1438>)
 800b82e:	2c10      	cmp	r4, #16
 800b830:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b834:	f105 0108 	add.w	r1, r5, #8
 800b838:	f103 0301 	add.w	r3, r3, #1
 800b83c:	602e      	str	r6, [r5, #0]
 800b83e:	dc07      	bgt.n	800b850 <_vfprintf_r+0x12f0>
 800b840:	606c      	str	r4, [r5, #4]
 800b842:	2b07      	cmp	r3, #7
 800b844:	4414      	add	r4, r2
 800b846:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800b84a:	dcc8      	bgt.n	800b7de <_vfprintf_r+0x127e>
 800b84c:	460d      	mov	r5, r1
 800b84e:	e7ce      	b.n	800b7ee <_vfprintf_r+0x128e>
 800b850:	3210      	adds	r2, #16
 800b852:	2b07      	cmp	r3, #7
 800b854:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b858:	f8c5 9004 	str.w	r9, [r5, #4]
 800b85c:	dd06      	ble.n	800b86c <_vfprintf_r+0x130c>
 800b85e:	4651      	mov	r1, sl
 800b860:	4658      	mov	r0, fp
 800b862:	aa26      	add	r2, sp, #152	; 0x98
 800b864:	f002 fa0b 	bl	800dc7e <__sprint_r>
 800b868:	bb80      	cbnz	r0, 800b8cc <_vfprintf_r+0x136c>
 800b86a:	a929      	add	r1, sp, #164	; 0xa4
 800b86c:	460d      	mov	r5, r1
 800b86e:	3c10      	subs	r4, #16
 800b870:	e7dd      	b.n	800b82e <_vfprintf_r+0x12ce>
 800b872:	2201      	movs	r2, #1
 800b874:	2b07      	cmp	r3, #7
 800b876:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800b87a:	f8c4 9000 	str.w	r9, [r4]
 800b87e:	6062      	str	r2, [r4, #4]
 800b880:	ddb5      	ble.n	800b7ee <_vfprintf_r+0x128e>
 800b882:	e7ac      	b.n	800b7de <_vfprintf_r+0x127e>
 800b884:	3508      	adds	r5, #8
 800b886:	e7b2      	b.n	800b7ee <_vfprintf_r+0x128e>
 800b888:	460c      	mov	r4, r1
 800b88a:	f7ff ba84 	b.w	800ad96 <_vfprintf_r+0x836>
 800b88e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800b892:	1a9d      	subs	r5, r3, r2
 800b894:	2d00      	cmp	r5, #0
 800b896:	f77f aa82 	ble.w	800ad9e <_vfprintf_r+0x83e>
 800b89a:	f04f 0810 	mov.w	r8, #16
 800b89e:	4e3f      	ldr	r6, [pc, #252]	; (800b99c <_vfprintf_r+0x143c>)
 800b8a0:	2d10      	cmp	r5, #16
 800b8a2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b8a6:	6026      	str	r6, [r4, #0]
 800b8a8:	f103 0301 	add.w	r3, r3, #1
 800b8ac:	dc17      	bgt.n	800b8de <_vfprintf_r+0x137e>
 800b8ae:	6065      	str	r5, [r4, #4]
 800b8b0:	2b07      	cmp	r3, #7
 800b8b2:	4415      	add	r5, r2
 800b8b4:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800b8b8:	f77f aa71 	ble.w	800ad9e <_vfprintf_r+0x83e>
 800b8bc:	4651      	mov	r1, sl
 800b8be:	4658      	mov	r0, fp
 800b8c0:	aa26      	add	r2, sp, #152	; 0x98
 800b8c2:	f002 f9dc 	bl	800dc7e <__sprint_r>
 800b8c6:	2800      	cmp	r0, #0
 800b8c8:	f43f aa69 	beq.w	800ad9e <_vfprintf_r+0x83e>
 800b8cc:	2f00      	cmp	r7, #0
 800b8ce:	f43f a884 	beq.w	800a9da <_vfprintf_r+0x47a>
 800b8d2:	4639      	mov	r1, r7
 800b8d4:	4658      	mov	r0, fp
 800b8d6:	f001 f91b 	bl	800cb10 <_free_r>
 800b8da:	f7ff b87e 	b.w	800a9da <_vfprintf_r+0x47a>
 800b8de:	3210      	adds	r2, #16
 800b8e0:	2b07      	cmp	r3, #7
 800b8e2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b8e6:	f8c4 8004 	str.w	r8, [r4, #4]
 800b8ea:	dc02      	bgt.n	800b8f2 <_vfprintf_r+0x1392>
 800b8ec:	3408      	adds	r4, #8
 800b8ee:	3d10      	subs	r5, #16
 800b8f0:	e7d6      	b.n	800b8a0 <_vfprintf_r+0x1340>
 800b8f2:	4651      	mov	r1, sl
 800b8f4:	4658      	mov	r0, fp
 800b8f6:	aa26      	add	r2, sp, #152	; 0x98
 800b8f8:	f002 f9c1 	bl	800dc7e <__sprint_r>
 800b8fc:	2800      	cmp	r0, #0
 800b8fe:	d1e5      	bne.n	800b8cc <_vfprintf_r+0x136c>
 800b900:	ac29      	add	r4, sp, #164	; 0xa4
 800b902:	e7f4      	b.n	800b8ee <_vfprintf_r+0x138e>
 800b904:	4639      	mov	r1, r7
 800b906:	4658      	mov	r0, fp
 800b908:	f001 f902 	bl	800cb10 <_free_r>
 800b90c:	f7ff ba5e 	b.w	800adcc <_vfprintf_r+0x86c>
 800b910:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b912:	b91b      	cbnz	r3, 800b91c <_vfprintf_r+0x13bc>
 800b914:	2300      	movs	r3, #0
 800b916:	9327      	str	r3, [sp, #156]	; 0x9c
 800b918:	f7ff b85f 	b.w	800a9da <_vfprintf_r+0x47a>
 800b91c:	4651      	mov	r1, sl
 800b91e:	4658      	mov	r0, fp
 800b920:	aa26      	add	r2, sp, #152	; 0x98
 800b922:	f002 f9ac 	bl	800dc7e <__sprint_r>
 800b926:	2800      	cmp	r0, #0
 800b928:	d0f4      	beq.n	800b914 <_vfprintf_r+0x13b4>
 800b92a:	f7ff b856 	b.w	800a9da <_vfprintf_r+0x47a>
 800b92e:	ea56 0207 	orrs.w	r2, r6, r7
 800b932:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800b936:	f43f ab6a 	beq.w	800b00e <_vfprintf_r+0xaae>
 800b93a:	2b01      	cmp	r3, #1
 800b93c:	f43f abff 	beq.w	800b13e <_vfprintf_r+0xbde>
 800b940:	2b02      	cmp	r3, #2
 800b942:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800b946:	f43f ac47 	beq.w	800b1d8 <_vfprintf_r+0xc78>
 800b94a:	08f2      	lsrs	r2, r6, #3
 800b94c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800b950:	08f8      	lsrs	r0, r7, #3
 800b952:	f006 0307 	and.w	r3, r6, #7
 800b956:	4607      	mov	r7, r0
 800b958:	4616      	mov	r6, r2
 800b95a:	3330      	adds	r3, #48	; 0x30
 800b95c:	ea56 0207 	orrs.w	r2, r6, r7
 800b960:	4649      	mov	r1, r9
 800b962:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b966:	d1f0      	bne.n	800b94a <_vfprintf_r+0x13ea>
 800b968:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b96a:	07d0      	lsls	r0, r2, #31
 800b96c:	d506      	bpl.n	800b97c <_vfprintf_r+0x141c>
 800b96e:	2b30      	cmp	r3, #48	; 0x30
 800b970:	d004      	beq.n	800b97c <_vfprintf_r+0x141c>
 800b972:	2330      	movs	r3, #48	; 0x30
 800b974:	f809 3c01 	strb.w	r3, [r9, #-1]
 800b978:	f1a1 0902 	sub.w	r9, r1, #2
 800b97c:	2700      	movs	r7, #0
 800b97e:	ab52      	add	r3, sp, #328	; 0x148
 800b980:	eba3 0309 	sub.w	r3, r3, r9
 800b984:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800b988:	9e07      	ldr	r6, [sp, #28]
 800b98a:	9307      	str	r3, [sp, #28]
 800b98c:	463d      	mov	r5, r7
 800b98e:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800b992:	f7ff b942 	b.w	800ac1a <_vfprintf_r+0x6ba>
 800b996:	bf00      	nop
 800b998:	08010670 	.word	0x08010670
 800b99c:	08010660 	.word	0x08010660

0800b9a0 <__sbprintf>:
 800b9a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b9a2:	461f      	mov	r7, r3
 800b9a4:	898b      	ldrh	r3, [r1, #12]
 800b9a6:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800b9aa:	f023 0302 	bic.w	r3, r3, #2
 800b9ae:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b9b2:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b9b4:	4615      	mov	r5, r2
 800b9b6:	9319      	str	r3, [sp, #100]	; 0x64
 800b9b8:	89cb      	ldrh	r3, [r1, #14]
 800b9ba:	4606      	mov	r6, r0
 800b9bc:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b9c0:	69cb      	ldr	r3, [r1, #28]
 800b9c2:	a816      	add	r0, sp, #88	; 0x58
 800b9c4:	9307      	str	r3, [sp, #28]
 800b9c6:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800b9c8:	460c      	mov	r4, r1
 800b9ca:	9309      	str	r3, [sp, #36]	; 0x24
 800b9cc:	ab1a      	add	r3, sp, #104	; 0x68
 800b9ce:	9300      	str	r3, [sp, #0]
 800b9d0:	9304      	str	r3, [sp, #16]
 800b9d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b9d6:	9302      	str	r3, [sp, #8]
 800b9d8:	9305      	str	r3, [sp, #20]
 800b9da:	2300      	movs	r3, #0
 800b9dc:	9306      	str	r3, [sp, #24]
 800b9de:	f001 fac5 	bl	800cf6c <__retarget_lock_init_recursive>
 800b9e2:	462a      	mov	r2, r5
 800b9e4:	463b      	mov	r3, r7
 800b9e6:	4669      	mov	r1, sp
 800b9e8:	4630      	mov	r0, r6
 800b9ea:	f7fe fdb9 	bl	800a560 <_vfprintf_r>
 800b9ee:	1e05      	subs	r5, r0, #0
 800b9f0:	db07      	blt.n	800ba02 <__sbprintf+0x62>
 800b9f2:	4669      	mov	r1, sp
 800b9f4:	4630      	mov	r0, r6
 800b9f6:	f000 ff8f 	bl	800c918 <_fflush_r>
 800b9fa:	2800      	cmp	r0, #0
 800b9fc:	bf18      	it	ne
 800b9fe:	f04f 35ff 	movne.w	r5, #4294967295
 800ba02:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800ba06:	9816      	ldr	r0, [sp, #88]	; 0x58
 800ba08:	065b      	lsls	r3, r3, #25
 800ba0a:	bf42      	ittt	mi
 800ba0c:	89a3      	ldrhmi	r3, [r4, #12]
 800ba0e:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800ba12:	81a3      	strhmi	r3, [r4, #12]
 800ba14:	f001 faab 	bl	800cf6e <__retarget_lock_close_recursive>
 800ba18:	4628      	mov	r0, r5
 800ba1a:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800ba1e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ba20 <_vsnprintf_r>:
 800ba20:	b530      	push	{r4, r5, lr}
 800ba22:	1e14      	subs	r4, r2, #0
 800ba24:	4605      	mov	r5, r0
 800ba26:	b09b      	sub	sp, #108	; 0x6c
 800ba28:	4618      	mov	r0, r3
 800ba2a:	da05      	bge.n	800ba38 <_vsnprintf_r+0x18>
 800ba2c:	238b      	movs	r3, #139	; 0x8b
 800ba2e:	f04f 30ff 	mov.w	r0, #4294967295
 800ba32:	602b      	str	r3, [r5, #0]
 800ba34:	b01b      	add	sp, #108	; 0x6c
 800ba36:	bd30      	pop	{r4, r5, pc}
 800ba38:	f44f 7302 	mov.w	r3, #520	; 0x208
 800ba3c:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ba40:	bf0c      	ite	eq
 800ba42:	4623      	moveq	r3, r4
 800ba44:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ba48:	9302      	str	r3, [sp, #8]
 800ba4a:	9305      	str	r3, [sp, #20]
 800ba4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ba50:	4602      	mov	r2, r0
 800ba52:	9100      	str	r1, [sp, #0]
 800ba54:	9104      	str	r1, [sp, #16]
 800ba56:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ba5a:	4669      	mov	r1, sp
 800ba5c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ba5e:	4628      	mov	r0, r5
 800ba60:	f7fd fb9a 	bl	8009198 <_svfprintf_r>
 800ba64:	1c43      	adds	r3, r0, #1
 800ba66:	bfbc      	itt	lt
 800ba68:	238b      	movlt	r3, #139	; 0x8b
 800ba6a:	602b      	strlt	r3, [r5, #0]
 800ba6c:	2c00      	cmp	r4, #0
 800ba6e:	d0e1      	beq.n	800ba34 <_vsnprintf_r+0x14>
 800ba70:	2200      	movs	r2, #0
 800ba72:	9b00      	ldr	r3, [sp, #0]
 800ba74:	701a      	strb	r2, [r3, #0]
 800ba76:	e7dd      	b.n	800ba34 <_vsnprintf_r+0x14>

0800ba78 <vsnprintf>:
 800ba78:	b507      	push	{r0, r1, r2, lr}
 800ba7a:	9300      	str	r3, [sp, #0]
 800ba7c:	4613      	mov	r3, r2
 800ba7e:	460a      	mov	r2, r1
 800ba80:	4601      	mov	r1, r0
 800ba82:	4803      	ldr	r0, [pc, #12]	; (800ba90 <vsnprintf+0x18>)
 800ba84:	6800      	ldr	r0, [r0, #0]
 800ba86:	f7ff ffcb 	bl	800ba20 <_vsnprintf_r>
 800ba8a:	b003      	add	sp, #12
 800ba8c:	f85d fb04 	ldr.w	pc, [sp], #4
 800ba90:	2000005c 	.word	0x2000005c

0800ba94 <__swsetup_r>:
 800ba94:	b538      	push	{r3, r4, r5, lr}
 800ba96:	4b2a      	ldr	r3, [pc, #168]	; (800bb40 <__swsetup_r+0xac>)
 800ba98:	4605      	mov	r5, r0
 800ba9a:	6818      	ldr	r0, [r3, #0]
 800ba9c:	460c      	mov	r4, r1
 800ba9e:	b118      	cbz	r0, 800baa8 <__swsetup_r+0x14>
 800baa0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800baa2:	b90b      	cbnz	r3, 800baa8 <__swsetup_r+0x14>
 800baa4:	f000 ffa4 	bl	800c9f0 <__sinit>
 800baa8:	89a3      	ldrh	r3, [r4, #12]
 800baaa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800baae:	0718      	lsls	r0, r3, #28
 800bab0:	d422      	bmi.n	800baf8 <__swsetup_r+0x64>
 800bab2:	06d9      	lsls	r1, r3, #27
 800bab4:	d407      	bmi.n	800bac6 <__swsetup_r+0x32>
 800bab6:	2309      	movs	r3, #9
 800bab8:	602b      	str	r3, [r5, #0]
 800baba:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800babe:	f04f 30ff 	mov.w	r0, #4294967295
 800bac2:	81a3      	strh	r3, [r4, #12]
 800bac4:	e034      	b.n	800bb30 <__swsetup_r+0x9c>
 800bac6:	0758      	lsls	r0, r3, #29
 800bac8:	d512      	bpl.n	800baf0 <__swsetup_r+0x5c>
 800baca:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800bacc:	b141      	cbz	r1, 800bae0 <__swsetup_r+0x4c>
 800bace:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800bad2:	4299      	cmp	r1, r3
 800bad4:	d002      	beq.n	800badc <__swsetup_r+0x48>
 800bad6:	4628      	mov	r0, r5
 800bad8:	f001 f81a 	bl	800cb10 <_free_r>
 800badc:	2300      	movs	r3, #0
 800bade:	6323      	str	r3, [r4, #48]	; 0x30
 800bae0:	89a3      	ldrh	r3, [r4, #12]
 800bae2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bae6:	81a3      	strh	r3, [r4, #12]
 800bae8:	2300      	movs	r3, #0
 800baea:	6063      	str	r3, [r4, #4]
 800baec:	6923      	ldr	r3, [r4, #16]
 800baee:	6023      	str	r3, [r4, #0]
 800baf0:	89a3      	ldrh	r3, [r4, #12]
 800baf2:	f043 0308 	orr.w	r3, r3, #8
 800baf6:	81a3      	strh	r3, [r4, #12]
 800baf8:	6923      	ldr	r3, [r4, #16]
 800bafa:	b94b      	cbnz	r3, 800bb10 <__swsetup_r+0x7c>
 800bafc:	89a3      	ldrh	r3, [r4, #12]
 800bafe:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bb02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bb06:	d003      	beq.n	800bb10 <__swsetup_r+0x7c>
 800bb08:	4621      	mov	r1, r4
 800bb0a:	4628      	mov	r0, r5
 800bb0c:	f001 fa5e 	bl	800cfcc <__smakebuf_r>
 800bb10:	89a0      	ldrh	r0, [r4, #12]
 800bb12:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bb16:	f010 0301 	ands.w	r3, r0, #1
 800bb1a:	d00a      	beq.n	800bb32 <__swsetup_r+0x9e>
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	60a3      	str	r3, [r4, #8]
 800bb20:	6963      	ldr	r3, [r4, #20]
 800bb22:	425b      	negs	r3, r3
 800bb24:	61a3      	str	r3, [r4, #24]
 800bb26:	6923      	ldr	r3, [r4, #16]
 800bb28:	b943      	cbnz	r3, 800bb3c <__swsetup_r+0xa8>
 800bb2a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bb2e:	d1c4      	bne.n	800baba <__swsetup_r+0x26>
 800bb30:	bd38      	pop	{r3, r4, r5, pc}
 800bb32:	0781      	lsls	r1, r0, #30
 800bb34:	bf58      	it	pl
 800bb36:	6963      	ldrpl	r3, [r4, #20]
 800bb38:	60a3      	str	r3, [r4, #8]
 800bb3a:	e7f4      	b.n	800bb26 <__swsetup_r+0x92>
 800bb3c:	2000      	movs	r0, #0
 800bb3e:	e7f7      	b.n	800bb30 <__swsetup_r+0x9c>
 800bb40:	2000005c 	.word	0x2000005c

0800bb44 <register_fini>:
 800bb44:	4b02      	ldr	r3, [pc, #8]	; (800bb50 <register_fini+0xc>)
 800bb46:	b113      	cbz	r3, 800bb4e <register_fini+0xa>
 800bb48:	4802      	ldr	r0, [pc, #8]	; (800bb54 <register_fini+0x10>)
 800bb4a:	f000 b805 	b.w	800bb58 <atexit>
 800bb4e:	4770      	bx	lr
 800bb50:	00000000 	.word	0x00000000
 800bb54:	0800ca41 	.word	0x0800ca41

0800bb58 <atexit>:
 800bb58:	2300      	movs	r3, #0
 800bb5a:	4601      	mov	r1, r0
 800bb5c:	461a      	mov	r2, r3
 800bb5e:	4618      	mov	r0, r3
 800bb60:	f002 bddc 	b.w	800e71c <__register_exitproc>

0800bb64 <quorem>:
 800bb64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb68:	6903      	ldr	r3, [r0, #16]
 800bb6a:	690c      	ldr	r4, [r1, #16]
 800bb6c:	4607      	mov	r7, r0
 800bb6e:	42a3      	cmp	r3, r4
 800bb70:	f2c0 8083 	blt.w	800bc7a <quorem+0x116>
 800bb74:	3c01      	subs	r4, #1
 800bb76:	f100 0514 	add.w	r5, r0, #20
 800bb7a:	f101 0814 	add.w	r8, r1, #20
 800bb7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bb82:	9301      	str	r3, [sp, #4]
 800bb84:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bb88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bb8c:	3301      	adds	r3, #1
 800bb8e:	429a      	cmp	r2, r3
 800bb90:	fbb2 f6f3 	udiv	r6, r2, r3
 800bb94:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bb98:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bb9c:	d332      	bcc.n	800bc04 <quorem+0xa0>
 800bb9e:	f04f 0e00 	mov.w	lr, #0
 800bba2:	4640      	mov	r0, r8
 800bba4:	46ac      	mov	ip, r5
 800bba6:	46f2      	mov	sl, lr
 800bba8:	f850 2b04 	ldr.w	r2, [r0], #4
 800bbac:	b293      	uxth	r3, r2
 800bbae:	fb06 e303 	mla	r3, r6, r3, lr
 800bbb2:	0c12      	lsrs	r2, r2, #16
 800bbb4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800bbb8:	fb06 e202 	mla	r2, r6, r2, lr
 800bbbc:	b29b      	uxth	r3, r3
 800bbbe:	ebaa 0303 	sub.w	r3, sl, r3
 800bbc2:	f8dc a000 	ldr.w	sl, [ip]
 800bbc6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bbca:	fa1f fa8a 	uxth.w	sl, sl
 800bbce:	4453      	add	r3, sl
 800bbd0:	fa1f fa82 	uxth.w	sl, r2
 800bbd4:	f8dc 2000 	ldr.w	r2, [ip]
 800bbd8:	4581      	cmp	r9, r0
 800bbda:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800bbde:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bbe2:	b29b      	uxth	r3, r3
 800bbe4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bbe8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bbec:	f84c 3b04 	str.w	r3, [ip], #4
 800bbf0:	d2da      	bcs.n	800bba8 <quorem+0x44>
 800bbf2:	f855 300b 	ldr.w	r3, [r5, fp]
 800bbf6:	b92b      	cbnz	r3, 800bc04 <quorem+0xa0>
 800bbf8:	9b01      	ldr	r3, [sp, #4]
 800bbfa:	3b04      	subs	r3, #4
 800bbfc:	429d      	cmp	r5, r3
 800bbfe:	461a      	mov	r2, r3
 800bc00:	d32f      	bcc.n	800bc62 <quorem+0xfe>
 800bc02:	613c      	str	r4, [r7, #16]
 800bc04:	4638      	mov	r0, r7
 800bc06:	f001 fc83 	bl	800d510 <__mcmp>
 800bc0a:	2800      	cmp	r0, #0
 800bc0c:	db25      	blt.n	800bc5a <quorem+0xf6>
 800bc0e:	4628      	mov	r0, r5
 800bc10:	f04f 0c00 	mov.w	ip, #0
 800bc14:	3601      	adds	r6, #1
 800bc16:	f858 1b04 	ldr.w	r1, [r8], #4
 800bc1a:	f8d0 e000 	ldr.w	lr, [r0]
 800bc1e:	b28b      	uxth	r3, r1
 800bc20:	ebac 0303 	sub.w	r3, ip, r3
 800bc24:	fa1f f28e 	uxth.w	r2, lr
 800bc28:	4413      	add	r3, r2
 800bc2a:	0c0a      	lsrs	r2, r1, #16
 800bc2c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bc30:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc34:	b29b      	uxth	r3, r3
 800bc36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc3a:	45c1      	cmp	r9, r8
 800bc3c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bc40:	f840 3b04 	str.w	r3, [r0], #4
 800bc44:	d2e7      	bcs.n	800bc16 <quorem+0xb2>
 800bc46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bc4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bc4e:	b922      	cbnz	r2, 800bc5a <quorem+0xf6>
 800bc50:	3b04      	subs	r3, #4
 800bc52:	429d      	cmp	r5, r3
 800bc54:	461a      	mov	r2, r3
 800bc56:	d30a      	bcc.n	800bc6e <quorem+0x10a>
 800bc58:	613c      	str	r4, [r7, #16]
 800bc5a:	4630      	mov	r0, r6
 800bc5c:	b003      	add	sp, #12
 800bc5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc62:	6812      	ldr	r2, [r2, #0]
 800bc64:	3b04      	subs	r3, #4
 800bc66:	2a00      	cmp	r2, #0
 800bc68:	d1cb      	bne.n	800bc02 <quorem+0x9e>
 800bc6a:	3c01      	subs	r4, #1
 800bc6c:	e7c6      	b.n	800bbfc <quorem+0x98>
 800bc6e:	6812      	ldr	r2, [r2, #0]
 800bc70:	3b04      	subs	r3, #4
 800bc72:	2a00      	cmp	r2, #0
 800bc74:	d1f0      	bne.n	800bc58 <quorem+0xf4>
 800bc76:	3c01      	subs	r4, #1
 800bc78:	e7eb      	b.n	800bc52 <quorem+0xee>
 800bc7a:	2000      	movs	r0, #0
 800bc7c:	e7ee      	b.n	800bc5c <quorem+0xf8>
	...

0800bc80 <_dtoa_r>:
 800bc80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc84:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800bc86:	b097      	sub	sp, #92	; 0x5c
 800bc88:	4681      	mov	r9, r0
 800bc8a:	4614      	mov	r4, r2
 800bc8c:	461d      	mov	r5, r3
 800bc8e:	4692      	mov	sl, r2
 800bc90:	469b      	mov	fp, r3
 800bc92:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800bc94:	b149      	cbz	r1, 800bcaa <_dtoa_r+0x2a>
 800bc96:	2301      	movs	r3, #1
 800bc98:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bc9a:	4093      	lsls	r3, r2
 800bc9c:	608b      	str	r3, [r1, #8]
 800bc9e:	604a      	str	r2, [r1, #4]
 800bca0:	f001 fa2f 	bl	800d102 <_Bfree>
 800bca4:	2300      	movs	r3, #0
 800bca6:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800bcaa:	1e2b      	subs	r3, r5, #0
 800bcac:	bfad      	iteet	ge
 800bcae:	2300      	movge	r3, #0
 800bcb0:	2201      	movlt	r2, #1
 800bcb2:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800bcb6:	6033      	strge	r3, [r6, #0]
 800bcb8:	4ba3      	ldr	r3, [pc, #652]	; (800bf48 <_dtoa_r+0x2c8>)
 800bcba:	bfb8      	it	lt
 800bcbc:	6032      	strlt	r2, [r6, #0]
 800bcbe:	ea33 030b 	bics.w	r3, r3, fp
 800bcc2:	f8cd b00c 	str.w	fp, [sp, #12]
 800bcc6:	d119      	bne.n	800bcfc <_dtoa_r+0x7c>
 800bcc8:	f242 730f 	movw	r3, #9999	; 0x270f
 800bccc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800bcce:	6013      	str	r3, [r2, #0]
 800bcd0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bcd4:	4323      	orrs	r3, r4
 800bcd6:	f000 857b 	beq.w	800c7d0 <_dtoa_r+0xb50>
 800bcda:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bcdc:	b90b      	cbnz	r3, 800bce2 <_dtoa_r+0x62>
 800bcde:	4b9b      	ldr	r3, [pc, #620]	; (800bf4c <_dtoa_r+0x2cc>)
 800bce0:	e020      	b.n	800bd24 <_dtoa_r+0xa4>
 800bce2:	4b9a      	ldr	r3, [pc, #616]	; (800bf4c <_dtoa_r+0x2cc>)
 800bce4:	9306      	str	r3, [sp, #24]
 800bce6:	3303      	adds	r3, #3
 800bce8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bcea:	6013      	str	r3, [r2, #0]
 800bcec:	9806      	ldr	r0, [sp, #24]
 800bcee:	b017      	add	sp, #92	; 0x5c
 800bcf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcf4:	4b96      	ldr	r3, [pc, #600]	; (800bf50 <_dtoa_r+0x2d0>)
 800bcf6:	9306      	str	r3, [sp, #24]
 800bcf8:	3308      	adds	r3, #8
 800bcfa:	e7f5      	b.n	800bce8 <_dtoa_r+0x68>
 800bcfc:	2200      	movs	r2, #0
 800bcfe:	2300      	movs	r3, #0
 800bd00:	4650      	mov	r0, sl
 800bd02:	4659      	mov	r1, fp
 800bd04:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800bd08:	f7f4 fe4e 	bl	80009a8 <__aeabi_dcmpeq>
 800bd0c:	4607      	mov	r7, r0
 800bd0e:	b158      	cbz	r0, 800bd28 <_dtoa_r+0xa8>
 800bd10:	2301      	movs	r3, #1
 800bd12:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800bd14:	6013      	str	r3, [r2, #0]
 800bd16:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	f000 8556 	beq.w	800c7ca <_dtoa_r+0xb4a>
 800bd1e:	488d      	ldr	r0, [pc, #564]	; (800bf54 <_dtoa_r+0x2d4>)
 800bd20:	6018      	str	r0, [r3, #0]
 800bd22:	1e43      	subs	r3, r0, #1
 800bd24:	9306      	str	r3, [sp, #24]
 800bd26:	e7e1      	b.n	800bcec <_dtoa_r+0x6c>
 800bd28:	ab14      	add	r3, sp, #80	; 0x50
 800bd2a:	9301      	str	r3, [sp, #4]
 800bd2c:	ab15      	add	r3, sp, #84	; 0x54
 800bd2e:	9300      	str	r3, [sp, #0]
 800bd30:	4648      	mov	r0, r9
 800bd32:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800bd36:	f001 fc97 	bl	800d668 <__d2b>
 800bd3a:	9b03      	ldr	r3, [sp, #12]
 800bd3c:	4680      	mov	r8, r0
 800bd3e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800bd42:	2e00      	cmp	r6, #0
 800bd44:	d07f      	beq.n	800be46 <_dtoa_r+0x1c6>
 800bd46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bd4a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bd4c:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800bd50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bd54:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800bd58:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800bd5c:	9713      	str	r7, [sp, #76]	; 0x4c
 800bd5e:	2200      	movs	r2, #0
 800bd60:	4b7d      	ldr	r3, [pc, #500]	; (800bf58 <_dtoa_r+0x2d8>)
 800bd62:	f7f4 fa01 	bl	8000168 <__aeabi_dsub>
 800bd66:	a372      	add	r3, pc, #456	; (adr r3, 800bf30 <_dtoa_r+0x2b0>)
 800bd68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd6c:	f7f4 fbb4 	bl	80004d8 <__aeabi_dmul>
 800bd70:	a371      	add	r3, pc, #452	; (adr r3, 800bf38 <_dtoa_r+0x2b8>)
 800bd72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd76:	f7f4 f9f9 	bl	800016c <__adddf3>
 800bd7a:	4604      	mov	r4, r0
 800bd7c:	4630      	mov	r0, r6
 800bd7e:	460d      	mov	r5, r1
 800bd80:	f7f4 fb40 	bl	8000404 <__aeabi_i2d>
 800bd84:	a36e      	add	r3, pc, #440	; (adr r3, 800bf40 <_dtoa_r+0x2c0>)
 800bd86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd8a:	f7f4 fba5 	bl	80004d8 <__aeabi_dmul>
 800bd8e:	4602      	mov	r2, r0
 800bd90:	460b      	mov	r3, r1
 800bd92:	4620      	mov	r0, r4
 800bd94:	4629      	mov	r1, r5
 800bd96:	f7f4 f9e9 	bl	800016c <__adddf3>
 800bd9a:	4604      	mov	r4, r0
 800bd9c:	460d      	mov	r5, r1
 800bd9e:	f7f4 fe4b 	bl	8000a38 <__aeabi_d2iz>
 800bda2:	2200      	movs	r2, #0
 800bda4:	9003      	str	r0, [sp, #12]
 800bda6:	2300      	movs	r3, #0
 800bda8:	4620      	mov	r0, r4
 800bdaa:	4629      	mov	r1, r5
 800bdac:	f7f4 fe06 	bl	80009bc <__aeabi_dcmplt>
 800bdb0:	b150      	cbz	r0, 800bdc8 <_dtoa_r+0x148>
 800bdb2:	9803      	ldr	r0, [sp, #12]
 800bdb4:	f7f4 fb26 	bl	8000404 <__aeabi_i2d>
 800bdb8:	4622      	mov	r2, r4
 800bdba:	462b      	mov	r3, r5
 800bdbc:	f7f4 fdf4 	bl	80009a8 <__aeabi_dcmpeq>
 800bdc0:	b910      	cbnz	r0, 800bdc8 <_dtoa_r+0x148>
 800bdc2:	9b03      	ldr	r3, [sp, #12]
 800bdc4:	3b01      	subs	r3, #1
 800bdc6:	9303      	str	r3, [sp, #12]
 800bdc8:	9b03      	ldr	r3, [sp, #12]
 800bdca:	2b16      	cmp	r3, #22
 800bdcc:	d858      	bhi.n	800be80 <_dtoa_r+0x200>
 800bdce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bdd2:	9a03      	ldr	r2, [sp, #12]
 800bdd4:	4b61      	ldr	r3, [pc, #388]	; (800bf5c <_dtoa_r+0x2dc>)
 800bdd6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bdda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdde:	f7f4 fded 	bl	80009bc <__aeabi_dcmplt>
 800bde2:	2800      	cmp	r0, #0
 800bde4:	d04e      	beq.n	800be84 <_dtoa_r+0x204>
 800bde6:	9b03      	ldr	r3, [sp, #12]
 800bde8:	3b01      	subs	r3, #1
 800bdea:	9303      	str	r3, [sp, #12]
 800bdec:	2300      	movs	r3, #0
 800bdee:	930f      	str	r3, [sp, #60]	; 0x3c
 800bdf0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bdf2:	1b9e      	subs	r6, r3, r6
 800bdf4:	1e73      	subs	r3, r6, #1
 800bdf6:	9309      	str	r3, [sp, #36]	; 0x24
 800bdf8:	bf49      	itett	mi
 800bdfa:	f1c6 0301 	rsbmi	r3, r6, #1
 800bdfe:	2300      	movpl	r3, #0
 800be00:	9308      	strmi	r3, [sp, #32]
 800be02:	2300      	movmi	r3, #0
 800be04:	bf54      	ite	pl
 800be06:	9308      	strpl	r3, [sp, #32]
 800be08:	9309      	strmi	r3, [sp, #36]	; 0x24
 800be0a:	9b03      	ldr	r3, [sp, #12]
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	db3b      	blt.n	800be88 <_dtoa_r+0x208>
 800be10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be12:	9a03      	ldr	r2, [sp, #12]
 800be14:	4413      	add	r3, r2
 800be16:	9309      	str	r3, [sp, #36]	; 0x24
 800be18:	2300      	movs	r3, #0
 800be1a:	920e      	str	r2, [sp, #56]	; 0x38
 800be1c:	930a      	str	r3, [sp, #40]	; 0x28
 800be1e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800be20:	2b09      	cmp	r3, #9
 800be22:	d86b      	bhi.n	800befc <_dtoa_r+0x27c>
 800be24:	2b05      	cmp	r3, #5
 800be26:	bfc4      	itt	gt
 800be28:	3b04      	subgt	r3, #4
 800be2a:	9320      	strgt	r3, [sp, #128]	; 0x80
 800be2c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800be2e:	bfc8      	it	gt
 800be30:	2400      	movgt	r4, #0
 800be32:	f1a3 0302 	sub.w	r3, r3, #2
 800be36:	bfd8      	it	le
 800be38:	2401      	movle	r4, #1
 800be3a:	2b03      	cmp	r3, #3
 800be3c:	d869      	bhi.n	800bf12 <_dtoa_r+0x292>
 800be3e:	e8df f003 	tbb	[pc, r3]
 800be42:	392c      	.short	0x392c
 800be44:	5b37      	.short	0x5b37
 800be46:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800be4a:	441e      	add	r6, r3
 800be4c:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800be50:	2b20      	cmp	r3, #32
 800be52:	dd10      	ble.n	800be76 <_dtoa_r+0x1f6>
 800be54:	9a03      	ldr	r2, [sp, #12]
 800be56:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800be5a:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800be5e:	409a      	lsls	r2, r3
 800be60:	fa24 f000 	lsr.w	r0, r4, r0
 800be64:	4310      	orrs	r0, r2
 800be66:	f7f4 fabd 	bl	80003e4 <__aeabi_ui2d>
 800be6a:	2301      	movs	r3, #1
 800be6c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800be70:	3e01      	subs	r6, #1
 800be72:	9313      	str	r3, [sp, #76]	; 0x4c
 800be74:	e773      	b.n	800bd5e <_dtoa_r+0xde>
 800be76:	f1c3 0320 	rsb	r3, r3, #32
 800be7a:	fa04 f003 	lsl.w	r0, r4, r3
 800be7e:	e7f2      	b.n	800be66 <_dtoa_r+0x1e6>
 800be80:	2301      	movs	r3, #1
 800be82:	e7b4      	b.n	800bdee <_dtoa_r+0x16e>
 800be84:	900f      	str	r0, [sp, #60]	; 0x3c
 800be86:	e7b3      	b.n	800bdf0 <_dtoa_r+0x170>
 800be88:	9b08      	ldr	r3, [sp, #32]
 800be8a:	9a03      	ldr	r2, [sp, #12]
 800be8c:	1a9b      	subs	r3, r3, r2
 800be8e:	9308      	str	r3, [sp, #32]
 800be90:	4253      	negs	r3, r2
 800be92:	930a      	str	r3, [sp, #40]	; 0x28
 800be94:	2300      	movs	r3, #0
 800be96:	930e      	str	r3, [sp, #56]	; 0x38
 800be98:	e7c1      	b.n	800be1e <_dtoa_r+0x19e>
 800be9a:	2300      	movs	r3, #0
 800be9c:	930b      	str	r3, [sp, #44]	; 0x2c
 800be9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	dc39      	bgt.n	800bf18 <_dtoa_r+0x298>
 800bea4:	2301      	movs	r3, #1
 800bea6:	461a      	mov	r2, r3
 800bea8:	9304      	str	r3, [sp, #16]
 800beaa:	9307      	str	r3, [sp, #28]
 800beac:	9221      	str	r2, [sp, #132]	; 0x84
 800beae:	e00c      	b.n	800beca <_dtoa_r+0x24a>
 800beb0:	2301      	movs	r3, #1
 800beb2:	e7f3      	b.n	800be9c <_dtoa_r+0x21c>
 800beb4:	2300      	movs	r3, #0
 800beb6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800beb8:	930b      	str	r3, [sp, #44]	; 0x2c
 800beba:	9b03      	ldr	r3, [sp, #12]
 800bebc:	4413      	add	r3, r2
 800bebe:	9304      	str	r3, [sp, #16]
 800bec0:	3301      	adds	r3, #1
 800bec2:	2b01      	cmp	r3, #1
 800bec4:	9307      	str	r3, [sp, #28]
 800bec6:	bfb8      	it	lt
 800bec8:	2301      	movlt	r3, #1
 800beca:	2200      	movs	r2, #0
 800becc:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800bed0:	2204      	movs	r2, #4
 800bed2:	f102 0014 	add.w	r0, r2, #20
 800bed6:	4298      	cmp	r0, r3
 800bed8:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 800bedc:	d920      	bls.n	800bf20 <_dtoa_r+0x2a0>
 800bede:	4648      	mov	r0, r9
 800bee0:	f001 f8ea 	bl	800d0b8 <_Balloc>
 800bee4:	9006      	str	r0, [sp, #24]
 800bee6:	2800      	cmp	r0, #0
 800bee8:	d13e      	bne.n	800bf68 <_dtoa_r+0x2e8>
 800beea:	4602      	mov	r2, r0
 800beec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bef0:	4b1b      	ldr	r3, [pc, #108]	; (800bf60 <_dtoa_r+0x2e0>)
 800bef2:	481c      	ldr	r0, [pc, #112]	; (800bf64 <_dtoa_r+0x2e4>)
 800bef4:	f002 fc52 	bl	800e79c <__assert_func>
 800bef8:	2301      	movs	r3, #1
 800befa:	e7dc      	b.n	800beb6 <_dtoa_r+0x236>
 800befc:	2401      	movs	r4, #1
 800befe:	2300      	movs	r3, #0
 800bf00:	940b      	str	r4, [sp, #44]	; 0x2c
 800bf02:	9320      	str	r3, [sp, #128]	; 0x80
 800bf04:	f04f 33ff 	mov.w	r3, #4294967295
 800bf08:	2200      	movs	r2, #0
 800bf0a:	9304      	str	r3, [sp, #16]
 800bf0c:	9307      	str	r3, [sp, #28]
 800bf0e:	2312      	movs	r3, #18
 800bf10:	e7cc      	b.n	800beac <_dtoa_r+0x22c>
 800bf12:	2301      	movs	r3, #1
 800bf14:	930b      	str	r3, [sp, #44]	; 0x2c
 800bf16:	e7f5      	b.n	800bf04 <_dtoa_r+0x284>
 800bf18:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bf1a:	9304      	str	r3, [sp, #16]
 800bf1c:	9307      	str	r3, [sp, #28]
 800bf1e:	e7d4      	b.n	800beca <_dtoa_r+0x24a>
 800bf20:	3101      	adds	r1, #1
 800bf22:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800bf26:	0052      	lsls	r2, r2, #1
 800bf28:	e7d3      	b.n	800bed2 <_dtoa_r+0x252>
 800bf2a:	bf00      	nop
 800bf2c:	f3af 8000 	nop.w
 800bf30:	636f4361 	.word	0x636f4361
 800bf34:	3fd287a7 	.word	0x3fd287a7
 800bf38:	8b60c8b3 	.word	0x8b60c8b3
 800bf3c:	3fc68a28 	.word	0x3fc68a28
 800bf40:	509f79fb 	.word	0x509f79fb
 800bf44:	3fd34413 	.word	0x3fd34413
 800bf48:	7ff00000 	.word	0x7ff00000
 800bf4c:	08010680 	.word	0x08010680
 800bf50:	08010684 	.word	0x08010684
 800bf54:	0801063f 	.word	0x0801063f
 800bf58:	3ff80000 	.word	0x3ff80000
 800bf5c:	08010788 	.word	0x08010788
 800bf60:	0801068d 	.word	0x0801068d
 800bf64:	0801069e 	.word	0x0801069e
 800bf68:	9b06      	ldr	r3, [sp, #24]
 800bf6a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800bf6e:	9b07      	ldr	r3, [sp, #28]
 800bf70:	2b0e      	cmp	r3, #14
 800bf72:	f200 80a1 	bhi.w	800c0b8 <_dtoa_r+0x438>
 800bf76:	2c00      	cmp	r4, #0
 800bf78:	f000 809e 	beq.w	800c0b8 <_dtoa_r+0x438>
 800bf7c:	9b03      	ldr	r3, [sp, #12]
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	dd34      	ble.n	800bfec <_dtoa_r+0x36c>
 800bf82:	4a96      	ldr	r2, [pc, #600]	; (800c1dc <_dtoa_r+0x55c>)
 800bf84:	f003 030f 	and.w	r3, r3, #15
 800bf88:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bf8c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bf90:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800bf94:	9b03      	ldr	r3, [sp, #12]
 800bf96:	05d8      	lsls	r0, r3, #23
 800bf98:	ea4f 1523 	mov.w	r5, r3, asr #4
 800bf9c:	d516      	bpl.n	800bfcc <_dtoa_r+0x34c>
 800bf9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bfa2:	4b8f      	ldr	r3, [pc, #572]	; (800c1e0 <_dtoa_r+0x560>)
 800bfa4:	2603      	movs	r6, #3
 800bfa6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bfaa:	f7f4 fbbf 	bl	800072c <__aeabi_ddiv>
 800bfae:	4682      	mov	sl, r0
 800bfb0:	468b      	mov	fp, r1
 800bfb2:	f005 050f 	and.w	r5, r5, #15
 800bfb6:	4c8a      	ldr	r4, [pc, #552]	; (800c1e0 <_dtoa_r+0x560>)
 800bfb8:	b955      	cbnz	r5, 800bfd0 <_dtoa_r+0x350>
 800bfba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bfbe:	4650      	mov	r0, sl
 800bfc0:	4659      	mov	r1, fp
 800bfc2:	f7f4 fbb3 	bl	800072c <__aeabi_ddiv>
 800bfc6:	4682      	mov	sl, r0
 800bfc8:	468b      	mov	fp, r1
 800bfca:	e028      	b.n	800c01e <_dtoa_r+0x39e>
 800bfcc:	2602      	movs	r6, #2
 800bfce:	e7f2      	b.n	800bfb6 <_dtoa_r+0x336>
 800bfd0:	07e9      	lsls	r1, r5, #31
 800bfd2:	d508      	bpl.n	800bfe6 <_dtoa_r+0x366>
 800bfd4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bfd8:	e9d4 2300 	ldrd	r2, r3, [r4]
 800bfdc:	f7f4 fa7c 	bl	80004d8 <__aeabi_dmul>
 800bfe0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800bfe4:	3601      	adds	r6, #1
 800bfe6:	106d      	asrs	r5, r5, #1
 800bfe8:	3408      	adds	r4, #8
 800bfea:	e7e5      	b.n	800bfb8 <_dtoa_r+0x338>
 800bfec:	f000 809f 	beq.w	800c12e <_dtoa_r+0x4ae>
 800bff0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bff4:	9b03      	ldr	r3, [sp, #12]
 800bff6:	2602      	movs	r6, #2
 800bff8:	425c      	negs	r4, r3
 800bffa:	4b78      	ldr	r3, [pc, #480]	; (800c1dc <_dtoa_r+0x55c>)
 800bffc:	f004 020f 	and.w	r2, r4, #15
 800c000:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c004:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c008:	f7f4 fa66 	bl	80004d8 <__aeabi_dmul>
 800c00c:	2300      	movs	r3, #0
 800c00e:	4682      	mov	sl, r0
 800c010:	468b      	mov	fp, r1
 800c012:	4d73      	ldr	r5, [pc, #460]	; (800c1e0 <_dtoa_r+0x560>)
 800c014:	1124      	asrs	r4, r4, #4
 800c016:	2c00      	cmp	r4, #0
 800c018:	d17e      	bne.n	800c118 <_dtoa_r+0x498>
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d1d3      	bne.n	800bfc6 <_dtoa_r+0x346>
 800c01e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c020:	2b00      	cmp	r3, #0
 800c022:	f000 8086 	beq.w	800c132 <_dtoa_r+0x4b2>
 800c026:	2200      	movs	r2, #0
 800c028:	4650      	mov	r0, sl
 800c02a:	4659      	mov	r1, fp
 800c02c:	4b6d      	ldr	r3, [pc, #436]	; (800c1e4 <_dtoa_r+0x564>)
 800c02e:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800c032:	f7f4 fcc3 	bl	80009bc <__aeabi_dcmplt>
 800c036:	2800      	cmp	r0, #0
 800c038:	d07b      	beq.n	800c132 <_dtoa_r+0x4b2>
 800c03a:	9b07      	ldr	r3, [sp, #28]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d078      	beq.n	800c132 <_dtoa_r+0x4b2>
 800c040:	9b04      	ldr	r3, [sp, #16]
 800c042:	2b00      	cmp	r3, #0
 800c044:	dd36      	ble.n	800c0b4 <_dtoa_r+0x434>
 800c046:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c04a:	9b03      	ldr	r3, [sp, #12]
 800c04c:	2200      	movs	r2, #0
 800c04e:	1e5d      	subs	r5, r3, #1
 800c050:	4b65      	ldr	r3, [pc, #404]	; (800c1e8 <_dtoa_r+0x568>)
 800c052:	f7f4 fa41 	bl	80004d8 <__aeabi_dmul>
 800c056:	4682      	mov	sl, r0
 800c058:	468b      	mov	fp, r1
 800c05a:	9c04      	ldr	r4, [sp, #16]
 800c05c:	3601      	adds	r6, #1
 800c05e:	4630      	mov	r0, r6
 800c060:	f7f4 f9d0 	bl	8000404 <__aeabi_i2d>
 800c064:	4652      	mov	r2, sl
 800c066:	465b      	mov	r3, fp
 800c068:	f7f4 fa36 	bl	80004d8 <__aeabi_dmul>
 800c06c:	2200      	movs	r2, #0
 800c06e:	4b5f      	ldr	r3, [pc, #380]	; (800c1ec <_dtoa_r+0x56c>)
 800c070:	f7f4 f87c 	bl	800016c <__adddf3>
 800c074:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c078:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c07c:	9611      	str	r6, [sp, #68]	; 0x44
 800c07e:	2c00      	cmp	r4, #0
 800c080:	d15a      	bne.n	800c138 <_dtoa_r+0x4b8>
 800c082:	2200      	movs	r2, #0
 800c084:	4650      	mov	r0, sl
 800c086:	4659      	mov	r1, fp
 800c088:	4b59      	ldr	r3, [pc, #356]	; (800c1f0 <_dtoa_r+0x570>)
 800c08a:	f7f4 f86d 	bl	8000168 <__aeabi_dsub>
 800c08e:	4633      	mov	r3, r6
 800c090:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c092:	4682      	mov	sl, r0
 800c094:	468b      	mov	fp, r1
 800c096:	f7f4 fcaf 	bl	80009f8 <__aeabi_dcmpgt>
 800c09a:	2800      	cmp	r0, #0
 800c09c:	f040 828b 	bne.w	800c5b6 <_dtoa_r+0x936>
 800c0a0:	4650      	mov	r0, sl
 800c0a2:	4659      	mov	r1, fp
 800c0a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c0a6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c0aa:	f7f4 fc87 	bl	80009bc <__aeabi_dcmplt>
 800c0ae:	2800      	cmp	r0, #0
 800c0b0:	f040 827f 	bne.w	800c5b2 <_dtoa_r+0x932>
 800c0b4:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 800c0b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c0ba:	2b00      	cmp	r3, #0
 800c0bc:	f2c0 814d 	blt.w	800c35a <_dtoa_r+0x6da>
 800c0c0:	9a03      	ldr	r2, [sp, #12]
 800c0c2:	2a0e      	cmp	r2, #14
 800c0c4:	f300 8149 	bgt.w	800c35a <_dtoa_r+0x6da>
 800c0c8:	4b44      	ldr	r3, [pc, #272]	; (800c1dc <_dtoa_r+0x55c>)
 800c0ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c0ce:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c0d2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c0d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	f280 80d6 	bge.w	800c28a <_dtoa_r+0x60a>
 800c0de:	9b07      	ldr	r3, [sp, #28]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	f300 80d2 	bgt.w	800c28a <_dtoa_r+0x60a>
 800c0e6:	f040 8263 	bne.w	800c5b0 <_dtoa_r+0x930>
 800c0ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c0ee:	2200      	movs	r2, #0
 800c0f0:	4b3f      	ldr	r3, [pc, #252]	; (800c1f0 <_dtoa_r+0x570>)
 800c0f2:	f7f4 f9f1 	bl	80004d8 <__aeabi_dmul>
 800c0f6:	4652      	mov	r2, sl
 800c0f8:	465b      	mov	r3, fp
 800c0fa:	f7f4 fc73 	bl	80009e4 <__aeabi_dcmpge>
 800c0fe:	9c07      	ldr	r4, [sp, #28]
 800c100:	4625      	mov	r5, r4
 800c102:	2800      	cmp	r0, #0
 800c104:	f040 823c 	bne.w	800c580 <_dtoa_r+0x900>
 800c108:	2331      	movs	r3, #49	; 0x31
 800c10a:	9e06      	ldr	r6, [sp, #24]
 800c10c:	f806 3b01 	strb.w	r3, [r6], #1
 800c110:	9b03      	ldr	r3, [sp, #12]
 800c112:	3301      	adds	r3, #1
 800c114:	9303      	str	r3, [sp, #12]
 800c116:	e237      	b.n	800c588 <_dtoa_r+0x908>
 800c118:	07e2      	lsls	r2, r4, #31
 800c11a:	d505      	bpl.n	800c128 <_dtoa_r+0x4a8>
 800c11c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c120:	f7f4 f9da 	bl	80004d8 <__aeabi_dmul>
 800c124:	2301      	movs	r3, #1
 800c126:	3601      	adds	r6, #1
 800c128:	1064      	asrs	r4, r4, #1
 800c12a:	3508      	adds	r5, #8
 800c12c:	e773      	b.n	800c016 <_dtoa_r+0x396>
 800c12e:	2602      	movs	r6, #2
 800c130:	e775      	b.n	800c01e <_dtoa_r+0x39e>
 800c132:	9d03      	ldr	r5, [sp, #12]
 800c134:	9c07      	ldr	r4, [sp, #28]
 800c136:	e792      	b.n	800c05e <_dtoa_r+0x3de>
 800c138:	9906      	ldr	r1, [sp, #24]
 800c13a:	4b28      	ldr	r3, [pc, #160]	; (800c1dc <_dtoa_r+0x55c>)
 800c13c:	4421      	add	r1, r4
 800c13e:	9112      	str	r1, [sp, #72]	; 0x48
 800c140:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c142:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c146:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800c14a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c14e:	2900      	cmp	r1, #0
 800c150:	d052      	beq.n	800c1f8 <_dtoa_r+0x578>
 800c152:	2000      	movs	r0, #0
 800c154:	4927      	ldr	r1, [pc, #156]	; (800c1f4 <_dtoa_r+0x574>)
 800c156:	f7f4 fae9 	bl	800072c <__aeabi_ddiv>
 800c15a:	4632      	mov	r2, r6
 800c15c:	463b      	mov	r3, r7
 800c15e:	f7f4 f803 	bl	8000168 <__aeabi_dsub>
 800c162:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c166:	9e06      	ldr	r6, [sp, #24]
 800c168:	4659      	mov	r1, fp
 800c16a:	4650      	mov	r0, sl
 800c16c:	f7f4 fc64 	bl	8000a38 <__aeabi_d2iz>
 800c170:	4604      	mov	r4, r0
 800c172:	f7f4 f947 	bl	8000404 <__aeabi_i2d>
 800c176:	4602      	mov	r2, r0
 800c178:	460b      	mov	r3, r1
 800c17a:	4650      	mov	r0, sl
 800c17c:	4659      	mov	r1, fp
 800c17e:	f7f3 fff3 	bl	8000168 <__aeabi_dsub>
 800c182:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c186:	3430      	adds	r4, #48	; 0x30
 800c188:	f806 4b01 	strb.w	r4, [r6], #1
 800c18c:	4682      	mov	sl, r0
 800c18e:	468b      	mov	fp, r1
 800c190:	f7f4 fc14 	bl	80009bc <__aeabi_dcmplt>
 800c194:	2800      	cmp	r0, #0
 800c196:	d170      	bne.n	800c27a <_dtoa_r+0x5fa>
 800c198:	4652      	mov	r2, sl
 800c19a:	465b      	mov	r3, fp
 800c19c:	2000      	movs	r0, #0
 800c19e:	4911      	ldr	r1, [pc, #68]	; (800c1e4 <_dtoa_r+0x564>)
 800c1a0:	f7f3 ffe2 	bl	8000168 <__aeabi_dsub>
 800c1a4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c1a8:	f7f4 fc08 	bl	80009bc <__aeabi_dcmplt>
 800c1ac:	2800      	cmp	r0, #0
 800c1ae:	f040 80b6 	bne.w	800c31e <_dtoa_r+0x69e>
 800c1b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c1b4:	429e      	cmp	r6, r3
 800c1b6:	f43f af7d 	beq.w	800c0b4 <_dtoa_r+0x434>
 800c1ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c1be:	2200      	movs	r2, #0
 800c1c0:	4b09      	ldr	r3, [pc, #36]	; (800c1e8 <_dtoa_r+0x568>)
 800c1c2:	f7f4 f989 	bl	80004d8 <__aeabi_dmul>
 800c1c6:	2200      	movs	r2, #0
 800c1c8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c1cc:	4b06      	ldr	r3, [pc, #24]	; (800c1e8 <_dtoa_r+0x568>)
 800c1ce:	4650      	mov	r0, sl
 800c1d0:	4659      	mov	r1, fp
 800c1d2:	f7f4 f981 	bl	80004d8 <__aeabi_dmul>
 800c1d6:	4682      	mov	sl, r0
 800c1d8:	468b      	mov	fp, r1
 800c1da:	e7c5      	b.n	800c168 <_dtoa_r+0x4e8>
 800c1dc:	08010788 	.word	0x08010788
 800c1e0:	08010760 	.word	0x08010760
 800c1e4:	3ff00000 	.word	0x3ff00000
 800c1e8:	40240000 	.word	0x40240000
 800c1ec:	401c0000 	.word	0x401c0000
 800c1f0:	40140000 	.word	0x40140000
 800c1f4:	3fe00000 	.word	0x3fe00000
 800c1f8:	4630      	mov	r0, r6
 800c1fa:	4639      	mov	r1, r7
 800c1fc:	f7f4 f96c 	bl	80004d8 <__aeabi_dmul>
 800c200:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c204:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800c206:	9e06      	ldr	r6, [sp, #24]
 800c208:	4659      	mov	r1, fp
 800c20a:	4650      	mov	r0, sl
 800c20c:	f7f4 fc14 	bl	8000a38 <__aeabi_d2iz>
 800c210:	4604      	mov	r4, r0
 800c212:	f7f4 f8f7 	bl	8000404 <__aeabi_i2d>
 800c216:	4602      	mov	r2, r0
 800c218:	460b      	mov	r3, r1
 800c21a:	4650      	mov	r0, sl
 800c21c:	4659      	mov	r1, fp
 800c21e:	f7f3 ffa3 	bl	8000168 <__aeabi_dsub>
 800c222:	3430      	adds	r4, #48	; 0x30
 800c224:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c226:	f806 4b01 	strb.w	r4, [r6], #1
 800c22a:	429e      	cmp	r6, r3
 800c22c:	4682      	mov	sl, r0
 800c22e:	468b      	mov	fp, r1
 800c230:	f04f 0200 	mov.w	r2, #0
 800c234:	d123      	bne.n	800c27e <_dtoa_r+0x5fe>
 800c236:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c23a:	4bb2      	ldr	r3, [pc, #712]	; (800c504 <_dtoa_r+0x884>)
 800c23c:	f7f3 ff96 	bl	800016c <__adddf3>
 800c240:	4602      	mov	r2, r0
 800c242:	460b      	mov	r3, r1
 800c244:	4650      	mov	r0, sl
 800c246:	4659      	mov	r1, fp
 800c248:	f7f4 fbd6 	bl	80009f8 <__aeabi_dcmpgt>
 800c24c:	2800      	cmp	r0, #0
 800c24e:	d166      	bne.n	800c31e <_dtoa_r+0x69e>
 800c250:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c254:	2000      	movs	r0, #0
 800c256:	49ab      	ldr	r1, [pc, #684]	; (800c504 <_dtoa_r+0x884>)
 800c258:	f7f3 ff86 	bl	8000168 <__aeabi_dsub>
 800c25c:	4602      	mov	r2, r0
 800c25e:	460b      	mov	r3, r1
 800c260:	4650      	mov	r0, sl
 800c262:	4659      	mov	r1, fp
 800c264:	f7f4 fbaa 	bl	80009bc <__aeabi_dcmplt>
 800c268:	2800      	cmp	r0, #0
 800c26a:	f43f af23 	beq.w	800c0b4 <_dtoa_r+0x434>
 800c26e:	463e      	mov	r6, r7
 800c270:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c274:	3f01      	subs	r7, #1
 800c276:	2b30      	cmp	r3, #48	; 0x30
 800c278:	d0f9      	beq.n	800c26e <_dtoa_r+0x5ee>
 800c27a:	9503      	str	r5, [sp, #12]
 800c27c:	e03e      	b.n	800c2fc <_dtoa_r+0x67c>
 800c27e:	4ba2      	ldr	r3, [pc, #648]	; (800c508 <_dtoa_r+0x888>)
 800c280:	f7f4 f92a 	bl	80004d8 <__aeabi_dmul>
 800c284:	4682      	mov	sl, r0
 800c286:	468b      	mov	fp, r1
 800c288:	e7be      	b.n	800c208 <_dtoa_r+0x588>
 800c28a:	4654      	mov	r4, sl
 800c28c:	f04f 0a00 	mov.w	sl, #0
 800c290:	465d      	mov	r5, fp
 800c292:	9e06      	ldr	r6, [sp, #24]
 800c294:	f8df b270 	ldr.w	fp, [pc, #624]	; 800c508 <_dtoa_r+0x888>
 800c298:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c29c:	4620      	mov	r0, r4
 800c29e:	4629      	mov	r1, r5
 800c2a0:	f7f4 fa44 	bl	800072c <__aeabi_ddiv>
 800c2a4:	f7f4 fbc8 	bl	8000a38 <__aeabi_d2iz>
 800c2a8:	4607      	mov	r7, r0
 800c2aa:	f7f4 f8ab 	bl	8000404 <__aeabi_i2d>
 800c2ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c2b2:	f7f4 f911 	bl	80004d8 <__aeabi_dmul>
 800c2b6:	4602      	mov	r2, r0
 800c2b8:	460b      	mov	r3, r1
 800c2ba:	4620      	mov	r0, r4
 800c2bc:	4629      	mov	r1, r5
 800c2be:	f7f3 ff53 	bl	8000168 <__aeabi_dsub>
 800c2c2:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800c2c6:	f806 4b01 	strb.w	r4, [r6], #1
 800c2ca:	9c06      	ldr	r4, [sp, #24]
 800c2cc:	9d07      	ldr	r5, [sp, #28]
 800c2ce:	1b34      	subs	r4, r6, r4
 800c2d0:	42a5      	cmp	r5, r4
 800c2d2:	4602      	mov	r2, r0
 800c2d4:	460b      	mov	r3, r1
 800c2d6:	d133      	bne.n	800c340 <_dtoa_r+0x6c0>
 800c2d8:	f7f3 ff48 	bl	800016c <__adddf3>
 800c2dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c2e0:	4604      	mov	r4, r0
 800c2e2:	460d      	mov	r5, r1
 800c2e4:	f7f4 fb88 	bl	80009f8 <__aeabi_dcmpgt>
 800c2e8:	b9c0      	cbnz	r0, 800c31c <_dtoa_r+0x69c>
 800c2ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c2ee:	4620      	mov	r0, r4
 800c2f0:	4629      	mov	r1, r5
 800c2f2:	f7f4 fb59 	bl	80009a8 <__aeabi_dcmpeq>
 800c2f6:	b108      	cbz	r0, 800c2fc <_dtoa_r+0x67c>
 800c2f8:	07fb      	lsls	r3, r7, #31
 800c2fa:	d40f      	bmi.n	800c31c <_dtoa_r+0x69c>
 800c2fc:	4648      	mov	r0, r9
 800c2fe:	4641      	mov	r1, r8
 800c300:	f000 feff 	bl	800d102 <_Bfree>
 800c304:	2300      	movs	r3, #0
 800c306:	9803      	ldr	r0, [sp, #12]
 800c308:	7033      	strb	r3, [r6, #0]
 800c30a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c30c:	3001      	adds	r0, #1
 800c30e:	6018      	str	r0, [r3, #0]
 800c310:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c312:	2b00      	cmp	r3, #0
 800c314:	f43f acea 	beq.w	800bcec <_dtoa_r+0x6c>
 800c318:	601e      	str	r6, [r3, #0]
 800c31a:	e4e7      	b.n	800bcec <_dtoa_r+0x6c>
 800c31c:	9d03      	ldr	r5, [sp, #12]
 800c31e:	4633      	mov	r3, r6
 800c320:	461e      	mov	r6, r3
 800c322:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c326:	2a39      	cmp	r2, #57	; 0x39
 800c328:	d106      	bne.n	800c338 <_dtoa_r+0x6b8>
 800c32a:	9a06      	ldr	r2, [sp, #24]
 800c32c:	429a      	cmp	r2, r3
 800c32e:	d1f7      	bne.n	800c320 <_dtoa_r+0x6a0>
 800c330:	2230      	movs	r2, #48	; 0x30
 800c332:	9906      	ldr	r1, [sp, #24]
 800c334:	3501      	adds	r5, #1
 800c336:	700a      	strb	r2, [r1, #0]
 800c338:	781a      	ldrb	r2, [r3, #0]
 800c33a:	3201      	adds	r2, #1
 800c33c:	701a      	strb	r2, [r3, #0]
 800c33e:	e79c      	b.n	800c27a <_dtoa_r+0x5fa>
 800c340:	4652      	mov	r2, sl
 800c342:	465b      	mov	r3, fp
 800c344:	f7f4 f8c8 	bl	80004d8 <__aeabi_dmul>
 800c348:	2200      	movs	r2, #0
 800c34a:	2300      	movs	r3, #0
 800c34c:	4604      	mov	r4, r0
 800c34e:	460d      	mov	r5, r1
 800c350:	f7f4 fb2a 	bl	80009a8 <__aeabi_dcmpeq>
 800c354:	2800      	cmp	r0, #0
 800c356:	d09f      	beq.n	800c298 <_dtoa_r+0x618>
 800c358:	e7d0      	b.n	800c2fc <_dtoa_r+0x67c>
 800c35a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c35c:	2a00      	cmp	r2, #0
 800c35e:	f000 80cb 	beq.w	800c4f8 <_dtoa_r+0x878>
 800c362:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c364:	2a01      	cmp	r2, #1
 800c366:	f300 80ae 	bgt.w	800c4c6 <_dtoa_r+0x846>
 800c36a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c36c:	2a00      	cmp	r2, #0
 800c36e:	f000 80a6 	beq.w	800c4be <_dtoa_r+0x83e>
 800c372:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c376:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c378:	9e08      	ldr	r6, [sp, #32]
 800c37a:	9a08      	ldr	r2, [sp, #32]
 800c37c:	2101      	movs	r1, #1
 800c37e:	441a      	add	r2, r3
 800c380:	9208      	str	r2, [sp, #32]
 800c382:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c384:	4648      	mov	r0, r9
 800c386:	441a      	add	r2, r3
 800c388:	9209      	str	r2, [sp, #36]	; 0x24
 800c38a:	f000 ff5b 	bl	800d244 <__i2b>
 800c38e:	4605      	mov	r5, r0
 800c390:	2e00      	cmp	r6, #0
 800c392:	dd0c      	ble.n	800c3ae <_dtoa_r+0x72e>
 800c394:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c396:	2b00      	cmp	r3, #0
 800c398:	dd09      	ble.n	800c3ae <_dtoa_r+0x72e>
 800c39a:	42b3      	cmp	r3, r6
 800c39c:	bfa8      	it	ge
 800c39e:	4633      	movge	r3, r6
 800c3a0:	9a08      	ldr	r2, [sp, #32]
 800c3a2:	1af6      	subs	r6, r6, r3
 800c3a4:	1ad2      	subs	r2, r2, r3
 800c3a6:	9208      	str	r2, [sp, #32]
 800c3a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c3aa:	1ad3      	subs	r3, r2, r3
 800c3ac:	9309      	str	r3, [sp, #36]	; 0x24
 800c3ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3b0:	b1f3      	cbz	r3, 800c3f0 <_dtoa_r+0x770>
 800c3b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	f000 80a3 	beq.w	800c500 <_dtoa_r+0x880>
 800c3ba:	2c00      	cmp	r4, #0
 800c3bc:	dd10      	ble.n	800c3e0 <_dtoa_r+0x760>
 800c3be:	4629      	mov	r1, r5
 800c3c0:	4622      	mov	r2, r4
 800c3c2:	4648      	mov	r0, r9
 800c3c4:	f000 fff8 	bl	800d3b8 <__pow5mult>
 800c3c8:	4642      	mov	r2, r8
 800c3ca:	4601      	mov	r1, r0
 800c3cc:	4605      	mov	r5, r0
 800c3ce:	4648      	mov	r0, r9
 800c3d0:	f000 ff4e 	bl	800d270 <__multiply>
 800c3d4:	4607      	mov	r7, r0
 800c3d6:	4641      	mov	r1, r8
 800c3d8:	4648      	mov	r0, r9
 800c3da:	f000 fe92 	bl	800d102 <_Bfree>
 800c3de:	46b8      	mov	r8, r7
 800c3e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3e2:	1b1a      	subs	r2, r3, r4
 800c3e4:	d004      	beq.n	800c3f0 <_dtoa_r+0x770>
 800c3e6:	4641      	mov	r1, r8
 800c3e8:	4648      	mov	r0, r9
 800c3ea:	f000 ffe5 	bl	800d3b8 <__pow5mult>
 800c3ee:	4680      	mov	r8, r0
 800c3f0:	2101      	movs	r1, #1
 800c3f2:	4648      	mov	r0, r9
 800c3f4:	f000 ff26 	bl	800d244 <__i2b>
 800c3f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c3fa:	4604      	mov	r4, r0
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	f340 8085 	ble.w	800c50c <_dtoa_r+0x88c>
 800c402:	461a      	mov	r2, r3
 800c404:	4601      	mov	r1, r0
 800c406:	4648      	mov	r0, r9
 800c408:	f000 ffd6 	bl	800d3b8 <__pow5mult>
 800c40c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c40e:	4604      	mov	r4, r0
 800c410:	2b01      	cmp	r3, #1
 800c412:	dd7e      	ble.n	800c512 <_dtoa_r+0x892>
 800c414:	2700      	movs	r7, #0
 800c416:	6923      	ldr	r3, [r4, #16]
 800c418:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c41c:	6918      	ldr	r0, [r3, #16]
 800c41e:	f000 fec3 	bl	800d1a8 <__hi0bits>
 800c422:	f1c0 0020 	rsb	r0, r0, #32
 800c426:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c428:	4418      	add	r0, r3
 800c42a:	f010 001f 	ands.w	r0, r0, #31
 800c42e:	f000 808e 	beq.w	800c54e <_dtoa_r+0x8ce>
 800c432:	f1c0 0320 	rsb	r3, r0, #32
 800c436:	2b04      	cmp	r3, #4
 800c438:	f340 8087 	ble.w	800c54a <_dtoa_r+0x8ca>
 800c43c:	f1c0 001c 	rsb	r0, r0, #28
 800c440:	9b08      	ldr	r3, [sp, #32]
 800c442:	4406      	add	r6, r0
 800c444:	4403      	add	r3, r0
 800c446:	9308      	str	r3, [sp, #32]
 800c448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c44a:	4403      	add	r3, r0
 800c44c:	9309      	str	r3, [sp, #36]	; 0x24
 800c44e:	9b08      	ldr	r3, [sp, #32]
 800c450:	2b00      	cmp	r3, #0
 800c452:	dd05      	ble.n	800c460 <_dtoa_r+0x7e0>
 800c454:	4641      	mov	r1, r8
 800c456:	461a      	mov	r2, r3
 800c458:	4648      	mov	r0, r9
 800c45a:	f000 ffed 	bl	800d438 <__lshift>
 800c45e:	4680      	mov	r8, r0
 800c460:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c462:	2b00      	cmp	r3, #0
 800c464:	dd05      	ble.n	800c472 <_dtoa_r+0x7f2>
 800c466:	4621      	mov	r1, r4
 800c468:	461a      	mov	r2, r3
 800c46a:	4648      	mov	r0, r9
 800c46c:	f000 ffe4 	bl	800d438 <__lshift>
 800c470:	4604      	mov	r4, r0
 800c472:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c474:	2b00      	cmp	r3, #0
 800c476:	d06c      	beq.n	800c552 <_dtoa_r+0x8d2>
 800c478:	4621      	mov	r1, r4
 800c47a:	4640      	mov	r0, r8
 800c47c:	f001 f848 	bl	800d510 <__mcmp>
 800c480:	2800      	cmp	r0, #0
 800c482:	da66      	bge.n	800c552 <_dtoa_r+0x8d2>
 800c484:	9b03      	ldr	r3, [sp, #12]
 800c486:	4641      	mov	r1, r8
 800c488:	3b01      	subs	r3, #1
 800c48a:	9303      	str	r3, [sp, #12]
 800c48c:	220a      	movs	r2, #10
 800c48e:	2300      	movs	r3, #0
 800c490:	4648      	mov	r0, r9
 800c492:	f000 fe3f 	bl	800d114 <__multadd>
 800c496:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c498:	4680      	mov	r8, r0
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	f000 819f 	beq.w	800c7de <_dtoa_r+0xb5e>
 800c4a0:	2300      	movs	r3, #0
 800c4a2:	4629      	mov	r1, r5
 800c4a4:	220a      	movs	r2, #10
 800c4a6:	4648      	mov	r0, r9
 800c4a8:	f000 fe34 	bl	800d114 <__multadd>
 800c4ac:	9b04      	ldr	r3, [sp, #16]
 800c4ae:	4605      	mov	r5, r0
 800c4b0:	2b00      	cmp	r3, #0
 800c4b2:	f300 8089 	bgt.w	800c5c8 <_dtoa_r+0x948>
 800c4b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c4b8:	2b02      	cmp	r3, #2
 800c4ba:	dc52      	bgt.n	800c562 <_dtoa_r+0x8e2>
 800c4bc:	e084      	b.n	800c5c8 <_dtoa_r+0x948>
 800c4be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c4c0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c4c4:	e757      	b.n	800c376 <_dtoa_r+0x6f6>
 800c4c6:	9b07      	ldr	r3, [sp, #28]
 800c4c8:	1e5c      	subs	r4, r3, #1
 800c4ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4cc:	42a3      	cmp	r3, r4
 800c4ce:	bfb7      	itett	lt
 800c4d0:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c4d2:	1b1c      	subge	r4, r3, r4
 800c4d4:	1ae2      	sublt	r2, r4, r3
 800c4d6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800c4d8:	bfbe      	ittt	lt
 800c4da:	940a      	strlt	r4, [sp, #40]	; 0x28
 800c4dc:	189b      	addlt	r3, r3, r2
 800c4de:	930e      	strlt	r3, [sp, #56]	; 0x38
 800c4e0:	9b07      	ldr	r3, [sp, #28]
 800c4e2:	bfb8      	it	lt
 800c4e4:	2400      	movlt	r4, #0
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	bfb7      	itett	lt
 800c4ea:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800c4ee:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 800c4f2:	1a9e      	sublt	r6, r3, r2
 800c4f4:	2300      	movlt	r3, #0
 800c4f6:	e740      	b.n	800c37a <_dtoa_r+0x6fa>
 800c4f8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c4fa:	9e08      	ldr	r6, [sp, #32]
 800c4fc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800c4fe:	e747      	b.n	800c390 <_dtoa_r+0x710>
 800c500:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c502:	e770      	b.n	800c3e6 <_dtoa_r+0x766>
 800c504:	3fe00000 	.word	0x3fe00000
 800c508:	40240000 	.word	0x40240000
 800c50c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c50e:	2b01      	cmp	r3, #1
 800c510:	dc17      	bgt.n	800c542 <_dtoa_r+0x8c2>
 800c512:	f1ba 0f00 	cmp.w	sl, #0
 800c516:	d114      	bne.n	800c542 <_dtoa_r+0x8c2>
 800c518:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c51c:	b99b      	cbnz	r3, 800c546 <_dtoa_r+0x8c6>
 800c51e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800c522:	0d3f      	lsrs	r7, r7, #20
 800c524:	053f      	lsls	r7, r7, #20
 800c526:	b137      	cbz	r7, 800c536 <_dtoa_r+0x8b6>
 800c528:	2701      	movs	r7, #1
 800c52a:	9b08      	ldr	r3, [sp, #32]
 800c52c:	3301      	adds	r3, #1
 800c52e:	9308      	str	r3, [sp, #32]
 800c530:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c532:	3301      	adds	r3, #1
 800c534:	9309      	str	r3, [sp, #36]	; 0x24
 800c536:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c538:	2b00      	cmp	r3, #0
 800c53a:	f47f af6c 	bne.w	800c416 <_dtoa_r+0x796>
 800c53e:	2001      	movs	r0, #1
 800c540:	e771      	b.n	800c426 <_dtoa_r+0x7a6>
 800c542:	2700      	movs	r7, #0
 800c544:	e7f7      	b.n	800c536 <_dtoa_r+0x8b6>
 800c546:	4657      	mov	r7, sl
 800c548:	e7f5      	b.n	800c536 <_dtoa_r+0x8b6>
 800c54a:	d080      	beq.n	800c44e <_dtoa_r+0x7ce>
 800c54c:	4618      	mov	r0, r3
 800c54e:	301c      	adds	r0, #28
 800c550:	e776      	b.n	800c440 <_dtoa_r+0x7c0>
 800c552:	9b07      	ldr	r3, [sp, #28]
 800c554:	2b00      	cmp	r3, #0
 800c556:	dc31      	bgt.n	800c5bc <_dtoa_r+0x93c>
 800c558:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c55a:	2b02      	cmp	r3, #2
 800c55c:	dd2e      	ble.n	800c5bc <_dtoa_r+0x93c>
 800c55e:	9b07      	ldr	r3, [sp, #28]
 800c560:	9304      	str	r3, [sp, #16]
 800c562:	9b04      	ldr	r3, [sp, #16]
 800c564:	b963      	cbnz	r3, 800c580 <_dtoa_r+0x900>
 800c566:	4621      	mov	r1, r4
 800c568:	2205      	movs	r2, #5
 800c56a:	4648      	mov	r0, r9
 800c56c:	f000 fdd2 	bl	800d114 <__multadd>
 800c570:	4601      	mov	r1, r0
 800c572:	4604      	mov	r4, r0
 800c574:	4640      	mov	r0, r8
 800c576:	f000 ffcb 	bl	800d510 <__mcmp>
 800c57a:	2800      	cmp	r0, #0
 800c57c:	f73f adc4 	bgt.w	800c108 <_dtoa_r+0x488>
 800c580:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c582:	9e06      	ldr	r6, [sp, #24]
 800c584:	43db      	mvns	r3, r3
 800c586:	9303      	str	r3, [sp, #12]
 800c588:	2700      	movs	r7, #0
 800c58a:	4621      	mov	r1, r4
 800c58c:	4648      	mov	r0, r9
 800c58e:	f000 fdb8 	bl	800d102 <_Bfree>
 800c592:	2d00      	cmp	r5, #0
 800c594:	f43f aeb2 	beq.w	800c2fc <_dtoa_r+0x67c>
 800c598:	b12f      	cbz	r7, 800c5a6 <_dtoa_r+0x926>
 800c59a:	42af      	cmp	r7, r5
 800c59c:	d003      	beq.n	800c5a6 <_dtoa_r+0x926>
 800c59e:	4639      	mov	r1, r7
 800c5a0:	4648      	mov	r0, r9
 800c5a2:	f000 fdae 	bl	800d102 <_Bfree>
 800c5a6:	4629      	mov	r1, r5
 800c5a8:	4648      	mov	r0, r9
 800c5aa:	f000 fdaa 	bl	800d102 <_Bfree>
 800c5ae:	e6a5      	b.n	800c2fc <_dtoa_r+0x67c>
 800c5b0:	2400      	movs	r4, #0
 800c5b2:	4625      	mov	r5, r4
 800c5b4:	e7e4      	b.n	800c580 <_dtoa_r+0x900>
 800c5b6:	9503      	str	r5, [sp, #12]
 800c5b8:	4625      	mov	r5, r4
 800c5ba:	e5a5      	b.n	800c108 <_dtoa_r+0x488>
 800c5bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	f000 80c4 	beq.w	800c74c <_dtoa_r+0xacc>
 800c5c4:	9b07      	ldr	r3, [sp, #28]
 800c5c6:	9304      	str	r3, [sp, #16]
 800c5c8:	2e00      	cmp	r6, #0
 800c5ca:	dd05      	ble.n	800c5d8 <_dtoa_r+0x958>
 800c5cc:	4629      	mov	r1, r5
 800c5ce:	4632      	mov	r2, r6
 800c5d0:	4648      	mov	r0, r9
 800c5d2:	f000 ff31 	bl	800d438 <__lshift>
 800c5d6:	4605      	mov	r5, r0
 800c5d8:	2f00      	cmp	r7, #0
 800c5da:	d058      	beq.n	800c68e <_dtoa_r+0xa0e>
 800c5dc:	4648      	mov	r0, r9
 800c5de:	6869      	ldr	r1, [r5, #4]
 800c5e0:	f000 fd6a 	bl	800d0b8 <_Balloc>
 800c5e4:	4606      	mov	r6, r0
 800c5e6:	b920      	cbnz	r0, 800c5f2 <_dtoa_r+0x972>
 800c5e8:	4602      	mov	r2, r0
 800c5ea:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c5ee:	4b80      	ldr	r3, [pc, #512]	; (800c7f0 <_dtoa_r+0xb70>)
 800c5f0:	e47f      	b.n	800bef2 <_dtoa_r+0x272>
 800c5f2:	692a      	ldr	r2, [r5, #16]
 800c5f4:	f105 010c 	add.w	r1, r5, #12
 800c5f8:	3202      	adds	r2, #2
 800c5fa:	0092      	lsls	r2, r2, #2
 800c5fc:	300c      	adds	r0, #12
 800c5fe:	f000 fd33 	bl	800d068 <memcpy>
 800c602:	2201      	movs	r2, #1
 800c604:	4631      	mov	r1, r6
 800c606:	4648      	mov	r0, r9
 800c608:	f000 ff16 	bl	800d438 <__lshift>
 800c60c:	462f      	mov	r7, r5
 800c60e:	4605      	mov	r5, r0
 800c610:	9b06      	ldr	r3, [sp, #24]
 800c612:	9a06      	ldr	r2, [sp, #24]
 800c614:	3301      	adds	r3, #1
 800c616:	9307      	str	r3, [sp, #28]
 800c618:	9b04      	ldr	r3, [sp, #16]
 800c61a:	4413      	add	r3, r2
 800c61c:	930a      	str	r3, [sp, #40]	; 0x28
 800c61e:	f00a 0301 	and.w	r3, sl, #1
 800c622:	9309      	str	r3, [sp, #36]	; 0x24
 800c624:	9b07      	ldr	r3, [sp, #28]
 800c626:	4621      	mov	r1, r4
 800c628:	4640      	mov	r0, r8
 800c62a:	f103 3bff 	add.w	fp, r3, #4294967295
 800c62e:	f7ff fa99 	bl	800bb64 <quorem>
 800c632:	4639      	mov	r1, r7
 800c634:	9004      	str	r0, [sp, #16]
 800c636:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c63a:	4640      	mov	r0, r8
 800c63c:	f000 ff68 	bl	800d510 <__mcmp>
 800c640:	462a      	mov	r2, r5
 800c642:	9008      	str	r0, [sp, #32]
 800c644:	4621      	mov	r1, r4
 800c646:	4648      	mov	r0, r9
 800c648:	f000 ff7e 	bl	800d548 <__mdiff>
 800c64c:	68c2      	ldr	r2, [r0, #12]
 800c64e:	4606      	mov	r6, r0
 800c650:	b9fa      	cbnz	r2, 800c692 <_dtoa_r+0xa12>
 800c652:	4601      	mov	r1, r0
 800c654:	4640      	mov	r0, r8
 800c656:	f000 ff5b 	bl	800d510 <__mcmp>
 800c65a:	4602      	mov	r2, r0
 800c65c:	4631      	mov	r1, r6
 800c65e:	4648      	mov	r0, r9
 800c660:	920b      	str	r2, [sp, #44]	; 0x2c
 800c662:	f000 fd4e 	bl	800d102 <_Bfree>
 800c666:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c668:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c66a:	9e07      	ldr	r6, [sp, #28]
 800c66c:	ea43 0102 	orr.w	r1, r3, r2
 800c670:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c672:	430b      	orrs	r3, r1
 800c674:	d10f      	bne.n	800c696 <_dtoa_r+0xa16>
 800c676:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c67a:	d028      	beq.n	800c6ce <_dtoa_r+0xa4e>
 800c67c:	9b08      	ldr	r3, [sp, #32]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	dd02      	ble.n	800c688 <_dtoa_r+0xa08>
 800c682:	9b04      	ldr	r3, [sp, #16]
 800c684:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c688:	f88b a000 	strb.w	sl, [fp]
 800c68c:	e77d      	b.n	800c58a <_dtoa_r+0x90a>
 800c68e:	4628      	mov	r0, r5
 800c690:	e7bc      	b.n	800c60c <_dtoa_r+0x98c>
 800c692:	2201      	movs	r2, #1
 800c694:	e7e2      	b.n	800c65c <_dtoa_r+0x9dc>
 800c696:	9b08      	ldr	r3, [sp, #32]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	db04      	blt.n	800c6a6 <_dtoa_r+0xa26>
 800c69c:	9920      	ldr	r1, [sp, #128]	; 0x80
 800c69e:	430b      	orrs	r3, r1
 800c6a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c6a2:	430b      	orrs	r3, r1
 800c6a4:	d120      	bne.n	800c6e8 <_dtoa_r+0xa68>
 800c6a6:	2a00      	cmp	r2, #0
 800c6a8:	ddee      	ble.n	800c688 <_dtoa_r+0xa08>
 800c6aa:	4641      	mov	r1, r8
 800c6ac:	2201      	movs	r2, #1
 800c6ae:	4648      	mov	r0, r9
 800c6b0:	f000 fec2 	bl	800d438 <__lshift>
 800c6b4:	4621      	mov	r1, r4
 800c6b6:	4680      	mov	r8, r0
 800c6b8:	f000 ff2a 	bl	800d510 <__mcmp>
 800c6bc:	2800      	cmp	r0, #0
 800c6be:	dc03      	bgt.n	800c6c8 <_dtoa_r+0xa48>
 800c6c0:	d1e2      	bne.n	800c688 <_dtoa_r+0xa08>
 800c6c2:	f01a 0f01 	tst.w	sl, #1
 800c6c6:	d0df      	beq.n	800c688 <_dtoa_r+0xa08>
 800c6c8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c6cc:	d1d9      	bne.n	800c682 <_dtoa_r+0xa02>
 800c6ce:	2339      	movs	r3, #57	; 0x39
 800c6d0:	f88b 3000 	strb.w	r3, [fp]
 800c6d4:	4633      	mov	r3, r6
 800c6d6:	461e      	mov	r6, r3
 800c6d8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c6dc:	3b01      	subs	r3, #1
 800c6de:	2a39      	cmp	r2, #57	; 0x39
 800c6e0:	d06a      	beq.n	800c7b8 <_dtoa_r+0xb38>
 800c6e2:	3201      	adds	r2, #1
 800c6e4:	701a      	strb	r2, [r3, #0]
 800c6e6:	e750      	b.n	800c58a <_dtoa_r+0x90a>
 800c6e8:	2a00      	cmp	r2, #0
 800c6ea:	dd07      	ble.n	800c6fc <_dtoa_r+0xa7c>
 800c6ec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c6f0:	d0ed      	beq.n	800c6ce <_dtoa_r+0xa4e>
 800c6f2:	f10a 0301 	add.w	r3, sl, #1
 800c6f6:	f88b 3000 	strb.w	r3, [fp]
 800c6fa:	e746      	b.n	800c58a <_dtoa_r+0x90a>
 800c6fc:	9b07      	ldr	r3, [sp, #28]
 800c6fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c700:	f803 ac01 	strb.w	sl, [r3, #-1]
 800c704:	4293      	cmp	r3, r2
 800c706:	d041      	beq.n	800c78c <_dtoa_r+0xb0c>
 800c708:	4641      	mov	r1, r8
 800c70a:	2300      	movs	r3, #0
 800c70c:	220a      	movs	r2, #10
 800c70e:	4648      	mov	r0, r9
 800c710:	f000 fd00 	bl	800d114 <__multadd>
 800c714:	42af      	cmp	r7, r5
 800c716:	4680      	mov	r8, r0
 800c718:	f04f 0300 	mov.w	r3, #0
 800c71c:	f04f 020a 	mov.w	r2, #10
 800c720:	4639      	mov	r1, r7
 800c722:	4648      	mov	r0, r9
 800c724:	d107      	bne.n	800c736 <_dtoa_r+0xab6>
 800c726:	f000 fcf5 	bl	800d114 <__multadd>
 800c72a:	4607      	mov	r7, r0
 800c72c:	4605      	mov	r5, r0
 800c72e:	9b07      	ldr	r3, [sp, #28]
 800c730:	3301      	adds	r3, #1
 800c732:	9307      	str	r3, [sp, #28]
 800c734:	e776      	b.n	800c624 <_dtoa_r+0x9a4>
 800c736:	f000 fced 	bl	800d114 <__multadd>
 800c73a:	4629      	mov	r1, r5
 800c73c:	4607      	mov	r7, r0
 800c73e:	2300      	movs	r3, #0
 800c740:	220a      	movs	r2, #10
 800c742:	4648      	mov	r0, r9
 800c744:	f000 fce6 	bl	800d114 <__multadd>
 800c748:	4605      	mov	r5, r0
 800c74a:	e7f0      	b.n	800c72e <_dtoa_r+0xaae>
 800c74c:	9b07      	ldr	r3, [sp, #28]
 800c74e:	9304      	str	r3, [sp, #16]
 800c750:	9e06      	ldr	r6, [sp, #24]
 800c752:	4621      	mov	r1, r4
 800c754:	4640      	mov	r0, r8
 800c756:	f7ff fa05 	bl	800bb64 <quorem>
 800c75a:	9b06      	ldr	r3, [sp, #24]
 800c75c:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c760:	f806 ab01 	strb.w	sl, [r6], #1
 800c764:	1af2      	subs	r2, r6, r3
 800c766:	9b04      	ldr	r3, [sp, #16]
 800c768:	4293      	cmp	r3, r2
 800c76a:	dd07      	ble.n	800c77c <_dtoa_r+0xafc>
 800c76c:	4641      	mov	r1, r8
 800c76e:	2300      	movs	r3, #0
 800c770:	220a      	movs	r2, #10
 800c772:	4648      	mov	r0, r9
 800c774:	f000 fcce 	bl	800d114 <__multadd>
 800c778:	4680      	mov	r8, r0
 800c77a:	e7ea      	b.n	800c752 <_dtoa_r+0xad2>
 800c77c:	9b04      	ldr	r3, [sp, #16]
 800c77e:	2700      	movs	r7, #0
 800c780:	2b00      	cmp	r3, #0
 800c782:	bfcc      	ite	gt
 800c784:	461e      	movgt	r6, r3
 800c786:	2601      	movle	r6, #1
 800c788:	9b06      	ldr	r3, [sp, #24]
 800c78a:	441e      	add	r6, r3
 800c78c:	4641      	mov	r1, r8
 800c78e:	2201      	movs	r2, #1
 800c790:	4648      	mov	r0, r9
 800c792:	f000 fe51 	bl	800d438 <__lshift>
 800c796:	4621      	mov	r1, r4
 800c798:	4680      	mov	r8, r0
 800c79a:	f000 feb9 	bl	800d510 <__mcmp>
 800c79e:	2800      	cmp	r0, #0
 800c7a0:	dc98      	bgt.n	800c6d4 <_dtoa_r+0xa54>
 800c7a2:	d102      	bne.n	800c7aa <_dtoa_r+0xb2a>
 800c7a4:	f01a 0f01 	tst.w	sl, #1
 800c7a8:	d194      	bne.n	800c6d4 <_dtoa_r+0xa54>
 800c7aa:	4633      	mov	r3, r6
 800c7ac:	461e      	mov	r6, r3
 800c7ae:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c7b2:	2a30      	cmp	r2, #48	; 0x30
 800c7b4:	d0fa      	beq.n	800c7ac <_dtoa_r+0xb2c>
 800c7b6:	e6e8      	b.n	800c58a <_dtoa_r+0x90a>
 800c7b8:	9a06      	ldr	r2, [sp, #24]
 800c7ba:	429a      	cmp	r2, r3
 800c7bc:	d18b      	bne.n	800c6d6 <_dtoa_r+0xa56>
 800c7be:	9b03      	ldr	r3, [sp, #12]
 800c7c0:	3301      	adds	r3, #1
 800c7c2:	9303      	str	r3, [sp, #12]
 800c7c4:	2331      	movs	r3, #49	; 0x31
 800c7c6:	7013      	strb	r3, [r2, #0]
 800c7c8:	e6df      	b.n	800c58a <_dtoa_r+0x90a>
 800c7ca:	4b0a      	ldr	r3, [pc, #40]	; (800c7f4 <_dtoa_r+0xb74>)
 800c7cc:	f7ff baaa 	b.w	800bd24 <_dtoa_r+0xa4>
 800c7d0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	f47f aa8e 	bne.w	800bcf4 <_dtoa_r+0x74>
 800c7d8:	4b07      	ldr	r3, [pc, #28]	; (800c7f8 <_dtoa_r+0xb78>)
 800c7da:	f7ff baa3 	b.w	800bd24 <_dtoa_r+0xa4>
 800c7de:	9b04      	ldr	r3, [sp, #16]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	dcb5      	bgt.n	800c750 <_dtoa_r+0xad0>
 800c7e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c7e6:	2b02      	cmp	r3, #2
 800c7e8:	f73f aebb 	bgt.w	800c562 <_dtoa_r+0x8e2>
 800c7ec:	e7b0      	b.n	800c750 <_dtoa_r+0xad0>
 800c7ee:	bf00      	nop
 800c7f0:	0801068d 	.word	0x0801068d
 800c7f4:	0801063e 	.word	0x0801063e
 800c7f8:	08010684 	.word	0x08010684

0800c7fc <__sflush_r>:
 800c7fc:	898b      	ldrh	r3, [r1, #12]
 800c7fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c802:	4605      	mov	r5, r0
 800c804:	0718      	lsls	r0, r3, #28
 800c806:	460c      	mov	r4, r1
 800c808:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c80c:	d45f      	bmi.n	800c8ce <__sflush_r+0xd2>
 800c80e:	684b      	ldr	r3, [r1, #4]
 800c810:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c814:	2b00      	cmp	r3, #0
 800c816:	818a      	strh	r2, [r1, #12]
 800c818:	dc05      	bgt.n	800c826 <__sflush_r+0x2a>
 800c81a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	dc02      	bgt.n	800c826 <__sflush_r+0x2a>
 800c820:	2000      	movs	r0, #0
 800c822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c826:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c828:	2e00      	cmp	r6, #0
 800c82a:	d0f9      	beq.n	800c820 <__sflush_r+0x24>
 800c82c:	2300      	movs	r3, #0
 800c82e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c832:	682f      	ldr	r7, [r5, #0]
 800c834:	602b      	str	r3, [r5, #0]
 800c836:	d036      	beq.n	800c8a6 <__sflush_r+0xaa>
 800c838:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800c83a:	89a3      	ldrh	r3, [r4, #12]
 800c83c:	075a      	lsls	r2, r3, #29
 800c83e:	d505      	bpl.n	800c84c <__sflush_r+0x50>
 800c840:	6863      	ldr	r3, [r4, #4]
 800c842:	1ac0      	subs	r0, r0, r3
 800c844:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c846:	b10b      	cbz	r3, 800c84c <__sflush_r+0x50>
 800c848:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c84a:	1ac0      	subs	r0, r0, r3
 800c84c:	2300      	movs	r3, #0
 800c84e:	4602      	mov	r2, r0
 800c850:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c852:	4628      	mov	r0, r5
 800c854:	69e1      	ldr	r1, [r4, #28]
 800c856:	47b0      	blx	r6
 800c858:	1c43      	adds	r3, r0, #1
 800c85a:	89a3      	ldrh	r3, [r4, #12]
 800c85c:	d106      	bne.n	800c86c <__sflush_r+0x70>
 800c85e:	6829      	ldr	r1, [r5, #0]
 800c860:	291d      	cmp	r1, #29
 800c862:	d830      	bhi.n	800c8c6 <__sflush_r+0xca>
 800c864:	4a2b      	ldr	r2, [pc, #172]	; (800c914 <__sflush_r+0x118>)
 800c866:	40ca      	lsrs	r2, r1
 800c868:	07d6      	lsls	r6, r2, #31
 800c86a:	d52c      	bpl.n	800c8c6 <__sflush_r+0xca>
 800c86c:	2200      	movs	r2, #0
 800c86e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c872:	b21b      	sxth	r3, r3
 800c874:	6062      	str	r2, [r4, #4]
 800c876:	6922      	ldr	r2, [r4, #16]
 800c878:	04d9      	lsls	r1, r3, #19
 800c87a:	81a3      	strh	r3, [r4, #12]
 800c87c:	6022      	str	r2, [r4, #0]
 800c87e:	d504      	bpl.n	800c88a <__sflush_r+0x8e>
 800c880:	1c42      	adds	r2, r0, #1
 800c882:	d101      	bne.n	800c888 <__sflush_r+0x8c>
 800c884:	682b      	ldr	r3, [r5, #0]
 800c886:	b903      	cbnz	r3, 800c88a <__sflush_r+0x8e>
 800c888:	6520      	str	r0, [r4, #80]	; 0x50
 800c88a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c88c:	602f      	str	r7, [r5, #0]
 800c88e:	2900      	cmp	r1, #0
 800c890:	d0c6      	beq.n	800c820 <__sflush_r+0x24>
 800c892:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c896:	4299      	cmp	r1, r3
 800c898:	d002      	beq.n	800c8a0 <__sflush_r+0xa4>
 800c89a:	4628      	mov	r0, r5
 800c89c:	f000 f938 	bl	800cb10 <_free_r>
 800c8a0:	2000      	movs	r0, #0
 800c8a2:	6320      	str	r0, [r4, #48]	; 0x30
 800c8a4:	e7bd      	b.n	800c822 <__sflush_r+0x26>
 800c8a6:	69e1      	ldr	r1, [r4, #28]
 800c8a8:	2301      	movs	r3, #1
 800c8aa:	4628      	mov	r0, r5
 800c8ac:	47b0      	blx	r6
 800c8ae:	1c41      	adds	r1, r0, #1
 800c8b0:	d1c3      	bne.n	800c83a <__sflush_r+0x3e>
 800c8b2:	682b      	ldr	r3, [r5, #0]
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d0c0      	beq.n	800c83a <__sflush_r+0x3e>
 800c8b8:	2b1d      	cmp	r3, #29
 800c8ba:	d001      	beq.n	800c8c0 <__sflush_r+0xc4>
 800c8bc:	2b16      	cmp	r3, #22
 800c8be:	d101      	bne.n	800c8c4 <__sflush_r+0xc8>
 800c8c0:	602f      	str	r7, [r5, #0]
 800c8c2:	e7ad      	b.n	800c820 <__sflush_r+0x24>
 800c8c4:	89a3      	ldrh	r3, [r4, #12]
 800c8c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8ca:	81a3      	strh	r3, [r4, #12]
 800c8cc:	e7a9      	b.n	800c822 <__sflush_r+0x26>
 800c8ce:	690f      	ldr	r7, [r1, #16]
 800c8d0:	2f00      	cmp	r7, #0
 800c8d2:	d0a5      	beq.n	800c820 <__sflush_r+0x24>
 800c8d4:	079b      	lsls	r3, r3, #30
 800c8d6:	bf18      	it	ne
 800c8d8:	2300      	movne	r3, #0
 800c8da:	680e      	ldr	r6, [r1, #0]
 800c8dc:	bf08      	it	eq
 800c8de:	694b      	ldreq	r3, [r1, #20]
 800c8e0:	eba6 0807 	sub.w	r8, r6, r7
 800c8e4:	600f      	str	r7, [r1, #0]
 800c8e6:	608b      	str	r3, [r1, #8]
 800c8e8:	f1b8 0f00 	cmp.w	r8, #0
 800c8ec:	dd98      	ble.n	800c820 <__sflush_r+0x24>
 800c8ee:	4643      	mov	r3, r8
 800c8f0:	463a      	mov	r2, r7
 800c8f2:	4628      	mov	r0, r5
 800c8f4:	69e1      	ldr	r1, [r4, #28]
 800c8f6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c8f8:	47b0      	blx	r6
 800c8fa:	2800      	cmp	r0, #0
 800c8fc:	dc06      	bgt.n	800c90c <__sflush_r+0x110>
 800c8fe:	89a3      	ldrh	r3, [r4, #12]
 800c900:	f04f 30ff 	mov.w	r0, #4294967295
 800c904:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c908:	81a3      	strh	r3, [r4, #12]
 800c90a:	e78a      	b.n	800c822 <__sflush_r+0x26>
 800c90c:	4407      	add	r7, r0
 800c90e:	eba8 0800 	sub.w	r8, r8, r0
 800c912:	e7e9      	b.n	800c8e8 <__sflush_r+0xec>
 800c914:	20400001 	.word	0x20400001

0800c918 <_fflush_r>:
 800c918:	b538      	push	{r3, r4, r5, lr}
 800c91a:	460c      	mov	r4, r1
 800c91c:	4605      	mov	r5, r0
 800c91e:	b118      	cbz	r0, 800c928 <_fflush_r+0x10>
 800c920:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c922:	b90b      	cbnz	r3, 800c928 <_fflush_r+0x10>
 800c924:	f000 f864 	bl	800c9f0 <__sinit>
 800c928:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800c92c:	b1b8      	cbz	r0, 800c95e <_fflush_r+0x46>
 800c92e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c930:	07db      	lsls	r3, r3, #31
 800c932:	d404      	bmi.n	800c93e <_fflush_r+0x26>
 800c934:	0581      	lsls	r1, r0, #22
 800c936:	d402      	bmi.n	800c93e <_fflush_r+0x26>
 800c938:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c93a:	f000 fb19 	bl	800cf70 <__retarget_lock_acquire_recursive>
 800c93e:	4628      	mov	r0, r5
 800c940:	4621      	mov	r1, r4
 800c942:	f7ff ff5b 	bl	800c7fc <__sflush_r>
 800c946:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c948:	4605      	mov	r5, r0
 800c94a:	07da      	lsls	r2, r3, #31
 800c94c:	d405      	bmi.n	800c95a <_fflush_r+0x42>
 800c94e:	89a3      	ldrh	r3, [r4, #12]
 800c950:	059b      	lsls	r3, r3, #22
 800c952:	d402      	bmi.n	800c95a <_fflush_r+0x42>
 800c954:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c956:	f000 fb0c 	bl	800cf72 <__retarget_lock_release_recursive>
 800c95a:	4628      	mov	r0, r5
 800c95c:	bd38      	pop	{r3, r4, r5, pc}
 800c95e:	4605      	mov	r5, r0
 800c960:	e7fb      	b.n	800c95a <_fflush_r+0x42>
	...

0800c964 <std>:
 800c964:	2300      	movs	r3, #0
 800c966:	b510      	push	{r4, lr}
 800c968:	4604      	mov	r4, r0
 800c96a:	e9c0 3300 	strd	r3, r3, [r0]
 800c96e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c972:	6083      	str	r3, [r0, #8]
 800c974:	8181      	strh	r1, [r0, #12]
 800c976:	6643      	str	r3, [r0, #100]	; 0x64
 800c978:	81c2      	strh	r2, [r0, #14]
 800c97a:	6183      	str	r3, [r0, #24]
 800c97c:	4619      	mov	r1, r3
 800c97e:	2208      	movs	r2, #8
 800c980:	305c      	adds	r0, #92	; 0x5c
 800c982:	f7fc fb0b 	bl	8008f9c <memset>
 800c986:	4b07      	ldr	r3, [pc, #28]	; (800c9a4 <std+0x40>)
 800c988:	61e4      	str	r4, [r4, #28]
 800c98a:	6223      	str	r3, [r4, #32]
 800c98c:	4b06      	ldr	r3, [pc, #24]	; (800c9a8 <std+0x44>)
 800c98e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c992:	6263      	str	r3, [r4, #36]	; 0x24
 800c994:	4b05      	ldr	r3, [pc, #20]	; (800c9ac <std+0x48>)
 800c996:	62a3      	str	r3, [r4, #40]	; 0x28
 800c998:	4b05      	ldr	r3, [pc, #20]	; (800c9b0 <std+0x4c>)
 800c99a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c99c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c9a0:	f000 bae4 	b.w	800cf6c <__retarget_lock_init_recursive>
 800c9a4:	0800dadd 	.word	0x0800dadd
 800c9a8:	0800daff 	.word	0x0800daff
 800c9ac:	0800db37 	.word	0x0800db37
 800c9b0:	0800db5b 	.word	0x0800db5b

0800c9b4 <_cleanup_r>:
 800c9b4:	4901      	ldr	r1, [pc, #4]	; (800c9bc <_cleanup_r+0x8>)
 800c9b6:	f000 bab5 	b.w	800cf24 <_fwalk_reent>
 800c9ba:	bf00      	nop
 800c9bc:	0800e855 	.word	0x0800e855

0800c9c0 <__sfp_lock_acquire>:
 800c9c0:	4801      	ldr	r0, [pc, #4]	; (800c9c8 <__sfp_lock_acquire+0x8>)
 800c9c2:	f000 bad5 	b.w	800cf70 <__retarget_lock_acquire_recursive>
 800c9c6:	bf00      	nop
 800c9c8:	200010ec 	.word	0x200010ec

0800c9cc <__sfp_lock_release>:
 800c9cc:	4801      	ldr	r0, [pc, #4]	; (800c9d4 <__sfp_lock_release+0x8>)
 800c9ce:	f000 bad0 	b.w	800cf72 <__retarget_lock_release_recursive>
 800c9d2:	bf00      	nop
 800c9d4:	200010ec 	.word	0x200010ec

0800c9d8 <__sinit_lock_acquire>:
 800c9d8:	4801      	ldr	r0, [pc, #4]	; (800c9e0 <__sinit_lock_acquire+0x8>)
 800c9da:	f000 bac9 	b.w	800cf70 <__retarget_lock_acquire_recursive>
 800c9de:	bf00      	nop
 800c9e0:	200010e7 	.word	0x200010e7

0800c9e4 <__sinit_lock_release>:
 800c9e4:	4801      	ldr	r0, [pc, #4]	; (800c9ec <__sinit_lock_release+0x8>)
 800c9e6:	f000 bac4 	b.w	800cf72 <__retarget_lock_release_recursive>
 800c9ea:	bf00      	nop
 800c9ec:	200010e7 	.word	0x200010e7

0800c9f0 <__sinit>:
 800c9f0:	b510      	push	{r4, lr}
 800c9f2:	4604      	mov	r4, r0
 800c9f4:	f7ff fff0 	bl	800c9d8 <__sinit_lock_acquire>
 800c9f8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800c9fa:	b11a      	cbz	r2, 800ca04 <__sinit+0x14>
 800c9fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca00:	f7ff bff0 	b.w	800c9e4 <__sinit_lock_release>
 800ca04:	4b0d      	ldr	r3, [pc, #52]	; (800ca3c <__sinit+0x4c>)
 800ca06:	2104      	movs	r1, #4
 800ca08:	63e3      	str	r3, [r4, #60]	; 0x3c
 800ca0a:	2303      	movs	r3, #3
 800ca0c:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800ca10:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800ca14:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800ca18:	6860      	ldr	r0, [r4, #4]
 800ca1a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800ca1e:	f7ff ffa1 	bl	800c964 <std>
 800ca22:	2201      	movs	r2, #1
 800ca24:	2109      	movs	r1, #9
 800ca26:	68a0      	ldr	r0, [r4, #8]
 800ca28:	f7ff ff9c 	bl	800c964 <std>
 800ca2c:	2202      	movs	r2, #2
 800ca2e:	2112      	movs	r1, #18
 800ca30:	68e0      	ldr	r0, [r4, #12]
 800ca32:	f7ff ff97 	bl	800c964 <std>
 800ca36:	2301      	movs	r3, #1
 800ca38:	63a3      	str	r3, [r4, #56]	; 0x38
 800ca3a:	e7df      	b.n	800c9fc <__sinit+0xc>
 800ca3c:	0800c9b5 	.word	0x0800c9b5

0800ca40 <__libc_fini_array>:
 800ca40:	b538      	push	{r3, r4, r5, lr}
 800ca42:	4d07      	ldr	r5, [pc, #28]	; (800ca60 <__libc_fini_array+0x20>)
 800ca44:	4c07      	ldr	r4, [pc, #28]	; (800ca64 <__libc_fini_array+0x24>)
 800ca46:	1b64      	subs	r4, r4, r5
 800ca48:	10a4      	asrs	r4, r4, #2
 800ca4a:	b91c      	cbnz	r4, 800ca54 <__libc_fini_array+0x14>
 800ca4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ca50:	f003 b91a 	b.w	800fc88 <_fini>
 800ca54:	3c01      	subs	r4, #1
 800ca56:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800ca5a:	4798      	blx	r3
 800ca5c:	e7f5      	b.n	800ca4a <__libc_fini_array+0xa>
 800ca5e:	bf00      	nop
 800ca60:	08010a18 	.word	0x08010a18
 800ca64:	08010a1c 	.word	0x08010a1c

0800ca68 <_malloc_trim_r>:
 800ca68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca6c:	4606      	mov	r6, r0
 800ca6e:	2008      	movs	r0, #8
 800ca70:	460c      	mov	r4, r1
 800ca72:	f7fd fd67 	bl	800a544 <sysconf>
 800ca76:	4680      	mov	r8, r0
 800ca78:	4f22      	ldr	r7, [pc, #136]	; (800cb04 <_malloc_trim_r+0x9c>)
 800ca7a:	4630      	mov	r0, r6
 800ca7c:	f7fc fa96 	bl	8008fac <__malloc_lock>
 800ca80:	68bb      	ldr	r3, [r7, #8]
 800ca82:	685d      	ldr	r5, [r3, #4]
 800ca84:	f025 0503 	bic.w	r5, r5, #3
 800ca88:	1b2c      	subs	r4, r5, r4
 800ca8a:	3c11      	subs	r4, #17
 800ca8c:	4444      	add	r4, r8
 800ca8e:	fbb4 f4f8 	udiv	r4, r4, r8
 800ca92:	3c01      	subs	r4, #1
 800ca94:	fb08 f404 	mul.w	r4, r8, r4
 800ca98:	45a0      	cmp	r8, r4
 800ca9a:	dd05      	ble.n	800caa8 <_malloc_trim_r+0x40>
 800ca9c:	4630      	mov	r0, r6
 800ca9e:	f7fc fa8b 	bl	8008fb8 <__malloc_unlock>
 800caa2:	2000      	movs	r0, #0
 800caa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800caa8:	2100      	movs	r1, #0
 800caaa:	4630      	mov	r0, r6
 800caac:	f7f6 fb6e 	bl	800318c <_sbrk_r>
 800cab0:	68bb      	ldr	r3, [r7, #8]
 800cab2:	442b      	add	r3, r5
 800cab4:	4298      	cmp	r0, r3
 800cab6:	d1f1      	bne.n	800ca9c <_malloc_trim_r+0x34>
 800cab8:	4630      	mov	r0, r6
 800caba:	4261      	negs	r1, r4
 800cabc:	f7f6 fb66 	bl	800318c <_sbrk_r>
 800cac0:	3001      	adds	r0, #1
 800cac2:	d110      	bne.n	800cae6 <_malloc_trim_r+0x7e>
 800cac4:	2100      	movs	r1, #0
 800cac6:	4630      	mov	r0, r6
 800cac8:	f7f6 fb60 	bl	800318c <_sbrk_r>
 800cacc:	68ba      	ldr	r2, [r7, #8]
 800cace:	1a83      	subs	r3, r0, r2
 800cad0:	2b0f      	cmp	r3, #15
 800cad2:	dde3      	ble.n	800ca9c <_malloc_trim_r+0x34>
 800cad4:	490c      	ldr	r1, [pc, #48]	; (800cb08 <_malloc_trim_r+0xa0>)
 800cad6:	f043 0301 	orr.w	r3, r3, #1
 800cada:	6809      	ldr	r1, [r1, #0]
 800cadc:	6053      	str	r3, [r2, #4]
 800cade:	1a40      	subs	r0, r0, r1
 800cae0:	490a      	ldr	r1, [pc, #40]	; (800cb0c <_malloc_trim_r+0xa4>)
 800cae2:	6008      	str	r0, [r1, #0]
 800cae4:	e7da      	b.n	800ca9c <_malloc_trim_r+0x34>
 800cae6:	68bb      	ldr	r3, [r7, #8]
 800cae8:	4a08      	ldr	r2, [pc, #32]	; (800cb0c <_malloc_trim_r+0xa4>)
 800caea:	1b2d      	subs	r5, r5, r4
 800caec:	f045 0501 	orr.w	r5, r5, #1
 800caf0:	605d      	str	r5, [r3, #4]
 800caf2:	6813      	ldr	r3, [r2, #0]
 800caf4:	4630      	mov	r0, r6
 800caf6:	1b1c      	subs	r4, r3, r4
 800caf8:	6014      	str	r4, [r2, #0]
 800cafa:	f7fc fa5d 	bl	8008fb8 <__malloc_unlock>
 800cafe:	2001      	movs	r0, #1
 800cb00:	e7d0      	b.n	800caa4 <_malloc_trim_r+0x3c>
 800cb02:	bf00      	nop
 800cb04:	20000488 	.word	0x20000488
 800cb08:	20000890 	.word	0x20000890
 800cb0c:	20000ff8 	.word	0x20000ff8

0800cb10 <_free_r>:
 800cb10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb12:	4605      	mov	r5, r0
 800cb14:	460f      	mov	r7, r1
 800cb16:	2900      	cmp	r1, #0
 800cb18:	f000 80b1 	beq.w	800cc7e <_free_r+0x16e>
 800cb1c:	f7fc fa46 	bl	8008fac <__malloc_lock>
 800cb20:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800cb24:	4856      	ldr	r0, [pc, #344]	; (800cc80 <_free_r+0x170>)
 800cb26:	f022 0401 	bic.w	r4, r2, #1
 800cb2a:	f1a7 0308 	sub.w	r3, r7, #8
 800cb2e:	eb03 0c04 	add.w	ip, r3, r4
 800cb32:	6881      	ldr	r1, [r0, #8]
 800cb34:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800cb38:	4561      	cmp	r1, ip
 800cb3a:	f026 0603 	bic.w	r6, r6, #3
 800cb3e:	f002 0201 	and.w	r2, r2, #1
 800cb42:	d11b      	bne.n	800cb7c <_free_r+0x6c>
 800cb44:	4434      	add	r4, r6
 800cb46:	b93a      	cbnz	r2, 800cb58 <_free_r+0x48>
 800cb48:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800cb4c:	1a9b      	subs	r3, r3, r2
 800cb4e:	4414      	add	r4, r2
 800cb50:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800cb54:	60ca      	str	r2, [r1, #12]
 800cb56:	6091      	str	r1, [r2, #8]
 800cb58:	f044 0201 	orr.w	r2, r4, #1
 800cb5c:	605a      	str	r2, [r3, #4]
 800cb5e:	6083      	str	r3, [r0, #8]
 800cb60:	4b48      	ldr	r3, [pc, #288]	; (800cc84 <_free_r+0x174>)
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	42a3      	cmp	r3, r4
 800cb66:	d804      	bhi.n	800cb72 <_free_r+0x62>
 800cb68:	4b47      	ldr	r3, [pc, #284]	; (800cc88 <_free_r+0x178>)
 800cb6a:	4628      	mov	r0, r5
 800cb6c:	6819      	ldr	r1, [r3, #0]
 800cb6e:	f7ff ff7b 	bl	800ca68 <_malloc_trim_r>
 800cb72:	4628      	mov	r0, r5
 800cb74:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800cb78:	f7fc ba1e 	b.w	8008fb8 <__malloc_unlock>
 800cb7c:	f8cc 6004 	str.w	r6, [ip, #4]
 800cb80:	2a00      	cmp	r2, #0
 800cb82:	d138      	bne.n	800cbf6 <_free_r+0xe6>
 800cb84:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800cb88:	f100 0708 	add.w	r7, r0, #8
 800cb8c:	1a5b      	subs	r3, r3, r1
 800cb8e:	440c      	add	r4, r1
 800cb90:	6899      	ldr	r1, [r3, #8]
 800cb92:	42b9      	cmp	r1, r7
 800cb94:	d031      	beq.n	800cbfa <_free_r+0xea>
 800cb96:	68df      	ldr	r7, [r3, #12]
 800cb98:	60cf      	str	r7, [r1, #12]
 800cb9a:	60b9      	str	r1, [r7, #8]
 800cb9c:	eb0c 0106 	add.w	r1, ip, r6
 800cba0:	6849      	ldr	r1, [r1, #4]
 800cba2:	07c9      	lsls	r1, r1, #31
 800cba4:	d40b      	bmi.n	800cbbe <_free_r+0xae>
 800cba6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800cbaa:	4434      	add	r4, r6
 800cbac:	bb3a      	cbnz	r2, 800cbfe <_free_r+0xee>
 800cbae:	4e37      	ldr	r6, [pc, #220]	; (800cc8c <_free_r+0x17c>)
 800cbb0:	42b1      	cmp	r1, r6
 800cbb2:	d124      	bne.n	800cbfe <_free_r+0xee>
 800cbb4:	2201      	movs	r2, #1
 800cbb6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cbba:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800cbbe:	f044 0101 	orr.w	r1, r4, #1
 800cbc2:	6059      	str	r1, [r3, #4]
 800cbc4:	511c      	str	r4, [r3, r4]
 800cbc6:	2a00      	cmp	r2, #0
 800cbc8:	d1d3      	bne.n	800cb72 <_free_r+0x62>
 800cbca:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800cbce:	d21b      	bcs.n	800cc08 <_free_r+0xf8>
 800cbd0:	0961      	lsrs	r1, r4, #5
 800cbd2:	08e2      	lsrs	r2, r4, #3
 800cbd4:	2401      	movs	r4, #1
 800cbd6:	408c      	lsls	r4, r1
 800cbd8:	6841      	ldr	r1, [r0, #4]
 800cbda:	3201      	adds	r2, #1
 800cbdc:	430c      	orrs	r4, r1
 800cbde:	6044      	str	r4, [r0, #4]
 800cbe0:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800cbe4:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800cbe8:	3908      	subs	r1, #8
 800cbea:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800cbee:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800cbf2:	60e3      	str	r3, [r4, #12]
 800cbf4:	e7bd      	b.n	800cb72 <_free_r+0x62>
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	e7d0      	b.n	800cb9c <_free_r+0x8c>
 800cbfa:	2201      	movs	r2, #1
 800cbfc:	e7ce      	b.n	800cb9c <_free_r+0x8c>
 800cbfe:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800cc02:	60ce      	str	r6, [r1, #12]
 800cc04:	60b1      	str	r1, [r6, #8]
 800cc06:	e7da      	b.n	800cbbe <_free_r+0xae>
 800cc08:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800cc0c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800cc10:	d214      	bcs.n	800cc3c <_free_r+0x12c>
 800cc12:	09a2      	lsrs	r2, r4, #6
 800cc14:	3238      	adds	r2, #56	; 0x38
 800cc16:	1c51      	adds	r1, r2, #1
 800cc18:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800cc1c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800cc20:	428e      	cmp	r6, r1
 800cc22:	d125      	bne.n	800cc70 <_free_r+0x160>
 800cc24:	2401      	movs	r4, #1
 800cc26:	1092      	asrs	r2, r2, #2
 800cc28:	fa04 f202 	lsl.w	r2, r4, r2
 800cc2c:	6844      	ldr	r4, [r0, #4]
 800cc2e:	4322      	orrs	r2, r4
 800cc30:	6042      	str	r2, [r0, #4]
 800cc32:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800cc36:	60b3      	str	r3, [r6, #8]
 800cc38:	60cb      	str	r3, [r1, #12]
 800cc3a:	e79a      	b.n	800cb72 <_free_r+0x62>
 800cc3c:	2a14      	cmp	r2, #20
 800cc3e:	d801      	bhi.n	800cc44 <_free_r+0x134>
 800cc40:	325b      	adds	r2, #91	; 0x5b
 800cc42:	e7e8      	b.n	800cc16 <_free_r+0x106>
 800cc44:	2a54      	cmp	r2, #84	; 0x54
 800cc46:	d802      	bhi.n	800cc4e <_free_r+0x13e>
 800cc48:	0b22      	lsrs	r2, r4, #12
 800cc4a:	326e      	adds	r2, #110	; 0x6e
 800cc4c:	e7e3      	b.n	800cc16 <_free_r+0x106>
 800cc4e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800cc52:	d802      	bhi.n	800cc5a <_free_r+0x14a>
 800cc54:	0be2      	lsrs	r2, r4, #15
 800cc56:	3277      	adds	r2, #119	; 0x77
 800cc58:	e7dd      	b.n	800cc16 <_free_r+0x106>
 800cc5a:	f240 5154 	movw	r1, #1364	; 0x554
 800cc5e:	428a      	cmp	r2, r1
 800cc60:	bf96      	itet	ls
 800cc62:	0ca2      	lsrls	r2, r4, #18
 800cc64:	227e      	movhi	r2, #126	; 0x7e
 800cc66:	327c      	addls	r2, #124	; 0x7c
 800cc68:	e7d5      	b.n	800cc16 <_free_r+0x106>
 800cc6a:	6889      	ldr	r1, [r1, #8]
 800cc6c:	428e      	cmp	r6, r1
 800cc6e:	d004      	beq.n	800cc7a <_free_r+0x16a>
 800cc70:	684a      	ldr	r2, [r1, #4]
 800cc72:	f022 0203 	bic.w	r2, r2, #3
 800cc76:	42a2      	cmp	r2, r4
 800cc78:	d8f7      	bhi.n	800cc6a <_free_r+0x15a>
 800cc7a:	68ce      	ldr	r6, [r1, #12]
 800cc7c:	e7d9      	b.n	800cc32 <_free_r+0x122>
 800cc7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc80:	20000488 	.word	0x20000488
 800cc84:	20000894 	.word	0x20000894
 800cc88:	20001028 	.word	0x20001028
 800cc8c:	20000490 	.word	0x20000490

0800cc90 <__sfvwrite_r>:
 800cc90:	6893      	ldr	r3, [r2, #8]
 800cc92:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc96:	4606      	mov	r6, r0
 800cc98:	460c      	mov	r4, r1
 800cc9a:	4690      	mov	r8, r2
 800cc9c:	b91b      	cbnz	r3, 800cca6 <__sfvwrite_r+0x16>
 800cc9e:	2000      	movs	r0, #0
 800cca0:	b003      	add	sp, #12
 800cca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cca6:	898b      	ldrh	r3, [r1, #12]
 800cca8:	0718      	lsls	r0, r3, #28
 800ccaa:	d550      	bpl.n	800cd4e <__sfvwrite_r+0xbe>
 800ccac:	690b      	ldr	r3, [r1, #16]
 800ccae:	2b00      	cmp	r3, #0
 800ccb0:	d04d      	beq.n	800cd4e <__sfvwrite_r+0xbe>
 800ccb2:	89a3      	ldrh	r3, [r4, #12]
 800ccb4:	f8d8 7000 	ldr.w	r7, [r8]
 800ccb8:	f013 0902 	ands.w	r9, r3, #2
 800ccbc:	d16c      	bne.n	800cd98 <__sfvwrite_r+0x108>
 800ccbe:	f013 0301 	ands.w	r3, r3, #1
 800ccc2:	f000 809c 	beq.w	800cdfe <__sfvwrite_r+0x16e>
 800ccc6:	4648      	mov	r0, r9
 800ccc8:	46ca      	mov	sl, r9
 800ccca:	46cb      	mov	fp, r9
 800cccc:	f1bb 0f00 	cmp.w	fp, #0
 800ccd0:	f000 8103 	beq.w	800ceda <__sfvwrite_r+0x24a>
 800ccd4:	b950      	cbnz	r0, 800ccec <__sfvwrite_r+0x5c>
 800ccd6:	465a      	mov	r2, fp
 800ccd8:	210a      	movs	r1, #10
 800ccda:	4650      	mov	r0, sl
 800ccdc:	f000 f9b6 	bl	800d04c <memchr>
 800cce0:	2800      	cmp	r0, #0
 800cce2:	f000 80ff 	beq.w	800cee4 <__sfvwrite_r+0x254>
 800cce6:	3001      	adds	r0, #1
 800cce8:	eba0 090a 	sub.w	r9, r0, sl
 800ccec:	6820      	ldr	r0, [r4, #0]
 800ccee:	6921      	ldr	r1, [r4, #16]
 800ccf0:	45d9      	cmp	r9, fp
 800ccf2:	464a      	mov	r2, r9
 800ccf4:	bf28      	it	cs
 800ccf6:	465a      	movcs	r2, fp
 800ccf8:	4288      	cmp	r0, r1
 800ccfa:	6963      	ldr	r3, [r4, #20]
 800ccfc:	f240 80f5 	bls.w	800ceea <__sfvwrite_r+0x25a>
 800cd00:	68a5      	ldr	r5, [r4, #8]
 800cd02:	441d      	add	r5, r3
 800cd04:	42aa      	cmp	r2, r5
 800cd06:	f340 80f0 	ble.w	800ceea <__sfvwrite_r+0x25a>
 800cd0a:	4651      	mov	r1, sl
 800cd0c:	462a      	mov	r2, r5
 800cd0e:	f000 f9b9 	bl	800d084 <memmove>
 800cd12:	6823      	ldr	r3, [r4, #0]
 800cd14:	4621      	mov	r1, r4
 800cd16:	442b      	add	r3, r5
 800cd18:	4630      	mov	r0, r6
 800cd1a:	6023      	str	r3, [r4, #0]
 800cd1c:	f7ff fdfc 	bl	800c918 <_fflush_r>
 800cd20:	2800      	cmp	r0, #0
 800cd22:	d167      	bne.n	800cdf4 <__sfvwrite_r+0x164>
 800cd24:	ebb9 0905 	subs.w	r9, r9, r5
 800cd28:	f040 80f7 	bne.w	800cf1a <__sfvwrite_r+0x28a>
 800cd2c:	4621      	mov	r1, r4
 800cd2e:	4630      	mov	r0, r6
 800cd30:	f7ff fdf2 	bl	800c918 <_fflush_r>
 800cd34:	2800      	cmp	r0, #0
 800cd36:	d15d      	bne.n	800cdf4 <__sfvwrite_r+0x164>
 800cd38:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800cd3c:	44aa      	add	sl, r5
 800cd3e:	ebab 0b05 	sub.w	fp, fp, r5
 800cd42:	1b55      	subs	r5, r2, r5
 800cd44:	f8c8 5008 	str.w	r5, [r8, #8]
 800cd48:	2d00      	cmp	r5, #0
 800cd4a:	d1bf      	bne.n	800cccc <__sfvwrite_r+0x3c>
 800cd4c:	e7a7      	b.n	800cc9e <__sfvwrite_r+0xe>
 800cd4e:	4621      	mov	r1, r4
 800cd50:	4630      	mov	r0, r6
 800cd52:	f7fe fe9f 	bl	800ba94 <__swsetup_r>
 800cd56:	2800      	cmp	r0, #0
 800cd58:	d0ab      	beq.n	800ccb2 <__sfvwrite_r+0x22>
 800cd5a:	f04f 30ff 	mov.w	r0, #4294967295
 800cd5e:	e79f      	b.n	800cca0 <__sfvwrite_r+0x10>
 800cd60:	e9d7 b900 	ldrd	fp, r9, [r7]
 800cd64:	3708      	adds	r7, #8
 800cd66:	f1b9 0f00 	cmp.w	r9, #0
 800cd6a:	d0f9      	beq.n	800cd60 <__sfvwrite_r+0xd0>
 800cd6c:	45d1      	cmp	r9, sl
 800cd6e:	464b      	mov	r3, r9
 800cd70:	465a      	mov	r2, fp
 800cd72:	bf28      	it	cs
 800cd74:	4653      	movcs	r3, sl
 800cd76:	4630      	mov	r0, r6
 800cd78:	69e1      	ldr	r1, [r4, #28]
 800cd7a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800cd7c:	47a8      	blx	r5
 800cd7e:	2800      	cmp	r0, #0
 800cd80:	dd38      	ble.n	800cdf4 <__sfvwrite_r+0x164>
 800cd82:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cd86:	4483      	add	fp, r0
 800cd88:	eba9 0900 	sub.w	r9, r9, r0
 800cd8c:	1a18      	subs	r0, r3, r0
 800cd8e:	f8c8 0008 	str.w	r0, [r8, #8]
 800cd92:	2800      	cmp	r0, #0
 800cd94:	d1e7      	bne.n	800cd66 <__sfvwrite_r+0xd6>
 800cd96:	e782      	b.n	800cc9e <__sfvwrite_r+0xe>
 800cd98:	f04f 0b00 	mov.w	fp, #0
 800cd9c:	f8df a180 	ldr.w	sl, [pc, #384]	; 800cf20 <__sfvwrite_r+0x290>
 800cda0:	46d9      	mov	r9, fp
 800cda2:	e7e0      	b.n	800cd66 <__sfvwrite_r+0xd6>
 800cda4:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800cda8:	3708      	adds	r7, #8
 800cdaa:	f1ba 0f00 	cmp.w	sl, #0
 800cdae:	d0f9      	beq.n	800cda4 <__sfvwrite_r+0x114>
 800cdb0:	89a3      	ldrh	r3, [r4, #12]
 800cdb2:	68a2      	ldr	r2, [r4, #8]
 800cdb4:	0599      	lsls	r1, r3, #22
 800cdb6:	6820      	ldr	r0, [r4, #0]
 800cdb8:	d563      	bpl.n	800ce82 <__sfvwrite_r+0x1f2>
 800cdba:	4552      	cmp	r2, sl
 800cdbc:	d836      	bhi.n	800ce2c <__sfvwrite_r+0x19c>
 800cdbe:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800cdc2:	d033      	beq.n	800ce2c <__sfvwrite_r+0x19c>
 800cdc4:	6921      	ldr	r1, [r4, #16]
 800cdc6:	6965      	ldr	r5, [r4, #20]
 800cdc8:	eba0 0b01 	sub.w	fp, r0, r1
 800cdcc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cdd0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cdd4:	f10b 0201 	add.w	r2, fp, #1
 800cdd8:	106d      	asrs	r5, r5, #1
 800cdda:	4452      	add	r2, sl
 800cddc:	4295      	cmp	r5, r2
 800cdde:	bf38      	it	cc
 800cde0:	4615      	movcc	r5, r2
 800cde2:	055b      	lsls	r3, r3, #21
 800cde4:	d53d      	bpl.n	800ce62 <__sfvwrite_r+0x1d2>
 800cde6:	4629      	mov	r1, r5
 800cde8:	4630      	mov	r0, r6
 800cdea:	f7fb fe95 	bl	8008b18 <_malloc_r>
 800cdee:	b948      	cbnz	r0, 800ce04 <__sfvwrite_r+0x174>
 800cdf0:	230c      	movs	r3, #12
 800cdf2:	6033      	str	r3, [r6, #0]
 800cdf4:	89a3      	ldrh	r3, [r4, #12]
 800cdf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cdfa:	81a3      	strh	r3, [r4, #12]
 800cdfc:	e7ad      	b.n	800cd5a <__sfvwrite_r+0xca>
 800cdfe:	4699      	mov	r9, r3
 800ce00:	469a      	mov	sl, r3
 800ce02:	e7d2      	b.n	800cdaa <__sfvwrite_r+0x11a>
 800ce04:	465a      	mov	r2, fp
 800ce06:	6921      	ldr	r1, [r4, #16]
 800ce08:	9001      	str	r0, [sp, #4]
 800ce0a:	f000 f92d 	bl	800d068 <memcpy>
 800ce0e:	89a2      	ldrh	r2, [r4, #12]
 800ce10:	9b01      	ldr	r3, [sp, #4]
 800ce12:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800ce16:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ce1a:	81a2      	strh	r2, [r4, #12]
 800ce1c:	4652      	mov	r2, sl
 800ce1e:	6123      	str	r3, [r4, #16]
 800ce20:	6165      	str	r5, [r4, #20]
 800ce22:	445b      	add	r3, fp
 800ce24:	eba5 050b 	sub.w	r5, r5, fp
 800ce28:	6023      	str	r3, [r4, #0]
 800ce2a:	60a5      	str	r5, [r4, #8]
 800ce2c:	4552      	cmp	r2, sl
 800ce2e:	bf28      	it	cs
 800ce30:	4652      	movcs	r2, sl
 800ce32:	4655      	mov	r5, sl
 800ce34:	4649      	mov	r1, r9
 800ce36:	6820      	ldr	r0, [r4, #0]
 800ce38:	9201      	str	r2, [sp, #4]
 800ce3a:	f000 f923 	bl	800d084 <memmove>
 800ce3e:	68a3      	ldr	r3, [r4, #8]
 800ce40:	9a01      	ldr	r2, [sp, #4]
 800ce42:	1a9b      	subs	r3, r3, r2
 800ce44:	60a3      	str	r3, [r4, #8]
 800ce46:	6823      	ldr	r3, [r4, #0]
 800ce48:	441a      	add	r2, r3
 800ce4a:	6022      	str	r2, [r4, #0]
 800ce4c:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800ce50:	44a9      	add	r9, r5
 800ce52:	ebaa 0a05 	sub.w	sl, sl, r5
 800ce56:	1b45      	subs	r5, r0, r5
 800ce58:	f8c8 5008 	str.w	r5, [r8, #8]
 800ce5c:	2d00      	cmp	r5, #0
 800ce5e:	d1a4      	bne.n	800cdaa <__sfvwrite_r+0x11a>
 800ce60:	e71d      	b.n	800cc9e <__sfvwrite_r+0xe>
 800ce62:	462a      	mov	r2, r5
 800ce64:	4630      	mov	r0, r6
 800ce66:	f000 fc5b 	bl	800d720 <_realloc_r>
 800ce6a:	4603      	mov	r3, r0
 800ce6c:	2800      	cmp	r0, #0
 800ce6e:	d1d5      	bne.n	800ce1c <__sfvwrite_r+0x18c>
 800ce70:	4630      	mov	r0, r6
 800ce72:	6921      	ldr	r1, [r4, #16]
 800ce74:	f7ff fe4c 	bl	800cb10 <_free_r>
 800ce78:	89a3      	ldrh	r3, [r4, #12]
 800ce7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ce7e:	81a3      	strh	r3, [r4, #12]
 800ce80:	e7b6      	b.n	800cdf0 <__sfvwrite_r+0x160>
 800ce82:	6923      	ldr	r3, [r4, #16]
 800ce84:	4283      	cmp	r3, r0
 800ce86:	d302      	bcc.n	800ce8e <__sfvwrite_r+0x1fe>
 800ce88:	6961      	ldr	r1, [r4, #20]
 800ce8a:	4551      	cmp	r1, sl
 800ce8c:	d915      	bls.n	800ceba <__sfvwrite_r+0x22a>
 800ce8e:	4552      	cmp	r2, sl
 800ce90:	bf28      	it	cs
 800ce92:	4652      	movcs	r2, sl
 800ce94:	4615      	mov	r5, r2
 800ce96:	4649      	mov	r1, r9
 800ce98:	f000 f8f4 	bl	800d084 <memmove>
 800ce9c:	68a3      	ldr	r3, [r4, #8]
 800ce9e:	6822      	ldr	r2, [r4, #0]
 800cea0:	1b5b      	subs	r3, r3, r5
 800cea2:	442a      	add	r2, r5
 800cea4:	60a3      	str	r3, [r4, #8]
 800cea6:	6022      	str	r2, [r4, #0]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d1cf      	bne.n	800ce4c <__sfvwrite_r+0x1bc>
 800ceac:	4621      	mov	r1, r4
 800ceae:	4630      	mov	r0, r6
 800ceb0:	f7ff fd32 	bl	800c918 <_fflush_r>
 800ceb4:	2800      	cmp	r0, #0
 800ceb6:	d0c9      	beq.n	800ce4c <__sfvwrite_r+0x1bc>
 800ceb8:	e79c      	b.n	800cdf4 <__sfvwrite_r+0x164>
 800ceba:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800cebe:	459a      	cmp	sl, r3
 800cec0:	bf38      	it	cc
 800cec2:	4653      	movcc	r3, sl
 800cec4:	fb93 f3f1 	sdiv	r3, r3, r1
 800cec8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ceca:	434b      	muls	r3, r1
 800cecc:	464a      	mov	r2, r9
 800cece:	4630      	mov	r0, r6
 800ced0:	69e1      	ldr	r1, [r4, #28]
 800ced2:	47a8      	blx	r5
 800ced4:	1e05      	subs	r5, r0, #0
 800ced6:	dcb9      	bgt.n	800ce4c <__sfvwrite_r+0x1bc>
 800ced8:	e78c      	b.n	800cdf4 <__sfvwrite_r+0x164>
 800ceda:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800cede:	2000      	movs	r0, #0
 800cee0:	3708      	adds	r7, #8
 800cee2:	e6f3      	b.n	800cccc <__sfvwrite_r+0x3c>
 800cee4:	f10b 0901 	add.w	r9, fp, #1
 800cee8:	e700      	b.n	800ccec <__sfvwrite_r+0x5c>
 800ceea:	4293      	cmp	r3, r2
 800ceec:	dc08      	bgt.n	800cf00 <__sfvwrite_r+0x270>
 800ceee:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800cef0:	4652      	mov	r2, sl
 800cef2:	4630      	mov	r0, r6
 800cef4:	69e1      	ldr	r1, [r4, #28]
 800cef6:	47a8      	blx	r5
 800cef8:	1e05      	subs	r5, r0, #0
 800cefa:	f73f af13 	bgt.w	800cd24 <__sfvwrite_r+0x94>
 800cefe:	e779      	b.n	800cdf4 <__sfvwrite_r+0x164>
 800cf00:	4651      	mov	r1, sl
 800cf02:	9201      	str	r2, [sp, #4]
 800cf04:	f000 f8be 	bl	800d084 <memmove>
 800cf08:	9a01      	ldr	r2, [sp, #4]
 800cf0a:	68a3      	ldr	r3, [r4, #8]
 800cf0c:	4615      	mov	r5, r2
 800cf0e:	1a9b      	subs	r3, r3, r2
 800cf10:	60a3      	str	r3, [r4, #8]
 800cf12:	6823      	ldr	r3, [r4, #0]
 800cf14:	4413      	add	r3, r2
 800cf16:	6023      	str	r3, [r4, #0]
 800cf18:	e704      	b.n	800cd24 <__sfvwrite_r+0x94>
 800cf1a:	2001      	movs	r0, #1
 800cf1c:	e70c      	b.n	800cd38 <__sfvwrite_r+0xa8>
 800cf1e:	bf00      	nop
 800cf20:	7ffffc00 	.word	0x7ffffc00

0800cf24 <_fwalk_reent>:
 800cf24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf28:	4606      	mov	r6, r0
 800cf2a:	4688      	mov	r8, r1
 800cf2c:	2700      	movs	r7, #0
 800cf2e:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800cf32:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cf36:	f1b9 0901 	subs.w	r9, r9, #1
 800cf3a:	d505      	bpl.n	800cf48 <_fwalk_reent+0x24>
 800cf3c:	6824      	ldr	r4, [r4, #0]
 800cf3e:	2c00      	cmp	r4, #0
 800cf40:	d1f7      	bne.n	800cf32 <_fwalk_reent+0xe>
 800cf42:	4638      	mov	r0, r7
 800cf44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf48:	89ab      	ldrh	r3, [r5, #12]
 800cf4a:	2b01      	cmp	r3, #1
 800cf4c:	d907      	bls.n	800cf5e <_fwalk_reent+0x3a>
 800cf4e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cf52:	3301      	adds	r3, #1
 800cf54:	d003      	beq.n	800cf5e <_fwalk_reent+0x3a>
 800cf56:	4629      	mov	r1, r5
 800cf58:	4630      	mov	r0, r6
 800cf5a:	47c0      	blx	r8
 800cf5c:	4307      	orrs	r7, r0
 800cf5e:	3568      	adds	r5, #104	; 0x68
 800cf60:	e7e9      	b.n	800cf36 <_fwalk_reent+0x12>
	...

0800cf64 <_localeconv_r>:
 800cf64:	4800      	ldr	r0, [pc, #0]	; (800cf68 <_localeconv_r+0x4>)
 800cf66:	4770      	bx	lr
 800cf68:	2000098c 	.word	0x2000098c

0800cf6c <__retarget_lock_init_recursive>:
 800cf6c:	4770      	bx	lr

0800cf6e <__retarget_lock_close_recursive>:
 800cf6e:	4770      	bx	lr

0800cf70 <__retarget_lock_acquire_recursive>:
 800cf70:	4770      	bx	lr

0800cf72 <__retarget_lock_release_recursive>:
 800cf72:	4770      	bx	lr

0800cf74 <__swhatbuf_r>:
 800cf74:	b570      	push	{r4, r5, r6, lr}
 800cf76:	460e      	mov	r6, r1
 800cf78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf7c:	4614      	mov	r4, r2
 800cf7e:	2900      	cmp	r1, #0
 800cf80:	461d      	mov	r5, r3
 800cf82:	b096      	sub	sp, #88	; 0x58
 800cf84:	da09      	bge.n	800cf9a <__swhatbuf_r+0x26>
 800cf86:	2200      	movs	r2, #0
 800cf88:	89b3      	ldrh	r3, [r6, #12]
 800cf8a:	602a      	str	r2, [r5, #0]
 800cf8c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800cf90:	d116      	bne.n	800cfc0 <__swhatbuf_r+0x4c>
 800cf92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cf96:	6023      	str	r3, [r4, #0]
 800cf98:	e015      	b.n	800cfc6 <__swhatbuf_r+0x52>
 800cf9a:	466a      	mov	r2, sp
 800cf9c:	f001 fd2e 	bl	800e9fc <_fstat_r>
 800cfa0:	2800      	cmp	r0, #0
 800cfa2:	dbf0      	blt.n	800cf86 <__swhatbuf_r+0x12>
 800cfa4:	9a01      	ldr	r2, [sp, #4]
 800cfa6:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800cfaa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cfae:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cfb2:	425a      	negs	r2, r3
 800cfb4:	415a      	adcs	r2, r3
 800cfb6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cfba:	602a      	str	r2, [r5, #0]
 800cfbc:	6023      	str	r3, [r4, #0]
 800cfbe:	e002      	b.n	800cfc6 <__swhatbuf_r+0x52>
 800cfc0:	2340      	movs	r3, #64	; 0x40
 800cfc2:	4610      	mov	r0, r2
 800cfc4:	6023      	str	r3, [r4, #0]
 800cfc6:	b016      	add	sp, #88	; 0x58
 800cfc8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800cfcc <__smakebuf_r>:
 800cfcc:	898b      	ldrh	r3, [r1, #12]
 800cfce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cfd0:	079d      	lsls	r5, r3, #30
 800cfd2:	4606      	mov	r6, r0
 800cfd4:	460c      	mov	r4, r1
 800cfd6:	d507      	bpl.n	800cfe8 <__smakebuf_r+0x1c>
 800cfd8:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800cfdc:	6023      	str	r3, [r4, #0]
 800cfde:	6123      	str	r3, [r4, #16]
 800cfe0:	2301      	movs	r3, #1
 800cfe2:	6163      	str	r3, [r4, #20]
 800cfe4:	b002      	add	sp, #8
 800cfe6:	bd70      	pop	{r4, r5, r6, pc}
 800cfe8:	466a      	mov	r2, sp
 800cfea:	ab01      	add	r3, sp, #4
 800cfec:	f7ff ffc2 	bl	800cf74 <__swhatbuf_r>
 800cff0:	9900      	ldr	r1, [sp, #0]
 800cff2:	4605      	mov	r5, r0
 800cff4:	4630      	mov	r0, r6
 800cff6:	f7fb fd8f 	bl	8008b18 <_malloc_r>
 800cffa:	b948      	cbnz	r0, 800d010 <__smakebuf_r+0x44>
 800cffc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d000:	059a      	lsls	r2, r3, #22
 800d002:	d4ef      	bmi.n	800cfe4 <__smakebuf_r+0x18>
 800d004:	f023 0303 	bic.w	r3, r3, #3
 800d008:	f043 0302 	orr.w	r3, r3, #2
 800d00c:	81a3      	strh	r3, [r4, #12]
 800d00e:	e7e3      	b.n	800cfd8 <__smakebuf_r+0xc>
 800d010:	4b0d      	ldr	r3, [pc, #52]	; (800d048 <__smakebuf_r+0x7c>)
 800d012:	63f3      	str	r3, [r6, #60]	; 0x3c
 800d014:	89a3      	ldrh	r3, [r4, #12]
 800d016:	6020      	str	r0, [r4, #0]
 800d018:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d01c:	81a3      	strh	r3, [r4, #12]
 800d01e:	9b00      	ldr	r3, [sp, #0]
 800d020:	6120      	str	r0, [r4, #16]
 800d022:	6163      	str	r3, [r4, #20]
 800d024:	9b01      	ldr	r3, [sp, #4]
 800d026:	b15b      	cbz	r3, 800d040 <__smakebuf_r+0x74>
 800d028:	4630      	mov	r0, r6
 800d02a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d02e:	f001 fcf7 	bl	800ea20 <_isatty_r>
 800d032:	b128      	cbz	r0, 800d040 <__smakebuf_r+0x74>
 800d034:	89a3      	ldrh	r3, [r4, #12]
 800d036:	f023 0303 	bic.w	r3, r3, #3
 800d03a:	f043 0301 	orr.w	r3, r3, #1
 800d03e:	81a3      	strh	r3, [r4, #12]
 800d040:	89a0      	ldrh	r0, [r4, #12]
 800d042:	4305      	orrs	r5, r0
 800d044:	81a5      	strh	r5, [r4, #12]
 800d046:	e7cd      	b.n	800cfe4 <__smakebuf_r+0x18>
 800d048:	0800c9b5 	.word	0x0800c9b5

0800d04c <memchr>:
 800d04c:	4603      	mov	r3, r0
 800d04e:	b510      	push	{r4, lr}
 800d050:	b2c9      	uxtb	r1, r1
 800d052:	4402      	add	r2, r0
 800d054:	4293      	cmp	r3, r2
 800d056:	4618      	mov	r0, r3
 800d058:	d101      	bne.n	800d05e <memchr+0x12>
 800d05a:	2000      	movs	r0, #0
 800d05c:	e003      	b.n	800d066 <memchr+0x1a>
 800d05e:	7804      	ldrb	r4, [r0, #0]
 800d060:	3301      	adds	r3, #1
 800d062:	428c      	cmp	r4, r1
 800d064:	d1f6      	bne.n	800d054 <memchr+0x8>
 800d066:	bd10      	pop	{r4, pc}

0800d068 <memcpy>:
 800d068:	440a      	add	r2, r1
 800d06a:	4291      	cmp	r1, r2
 800d06c:	f100 33ff 	add.w	r3, r0, #4294967295
 800d070:	d100      	bne.n	800d074 <memcpy+0xc>
 800d072:	4770      	bx	lr
 800d074:	b510      	push	{r4, lr}
 800d076:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d07a:	4291      	cmp	r1, r2
 800d07c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d080:	d1f9      	bne.n	800d076 <memcpy+0xe>
 800d082:	bd10      	pop	{r4, pc}

0800d084 <memmove>:
 800d084:	4288      	cmp	r0, r1
 800d086:	b510      	push	{r4, lr}
 800d088:	eb01 0402 	add.w	r4, r1, r2
 800d08c:	d902      	bls.n	800d094 <memmove+0x10>
 800d08e:	4284      	cmp	r4, r0
 800d090:	4623      	mov	r3, r4
 800d092:	d807      	bhi.n	800d0a4 <memmove+0x20>
 800d094:	1e43      	subs	r3, r0, #1
 800d096:	42a1      	cmp	r1, r4
 800d098:	d008      	beq.n	800d0ac <memmove+0x28>
 800d09a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d09e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d0a2:	e7f8      	b.n	800d096 <memmove+0x12>
 800d0a4:	4601      	mov	r1, r0
 800d0a6:	4402      	add	r2, r0
 800d0a8:	428a      	cmp	r2, r1
 800d0aa:	d100      	bne.n	800d0ae <memmove+0x2a>
 800d0ac:	bd10      	pop	{r4, pc}
 800d0ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d0b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d0b6:	e7f7      	b.n	800d0a8 <memmove+0x24>

0800d0b8 <_Balloc>:
 800d0b8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800d0ba:	b570      	push	{r4, r5, r6, lr}
 800d0bc:	4605      	mov	r5, r0
 800d0be:	460c      	mov	r4, r1
 800d0c0:	b17b      	cbz	r3, 800d0e2 <_Balloc+0x2a>
 800d0c2:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800d0c4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d0c8:	b9a0      	cbnz	r0, 800d0f4 <_Balloc+0x3c>
 800d0ca:	2101      	movs	r1, #1
 800d0cc:	fa01 f604 	lsl.w	r6, r1, r4
 800d0d0:	1d72      	adds	r2, r6, #5
 800d0d2:	4628      	mov	r0, r5
 800d0d4:	0092      	lsls	r2, r2, #2
 800d0d6:	f001 fb7f 	bl	800e7d8 <_calloc_r>
 800d0da:	b148      	cbz	r0, 800d0f0 <_Balloc+0x38>
 800d0dc:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800d0e0:	e00b      	b.n	800d0fa <_Balloc+0x42>
 800d0e2:	2221      	movs	r2, #33	; 0x21
 800d0e4:	2104      	movs	r1, #4
 800d0e6:	f001 fb77 	bl	800e7d8 <_calloc_r>
 800d0ea:	64e8      	str	r0, [r5, #76]	; 0x4c
 800d0ec:	2800      	cmp	r0, #0
 800d0ee:	d1e8      	bne.n	800d0c2 <_Balloc+0xa>
 800d0f0:	2000      	movs	r0, #0
 800d0f2:	bd70      	pop	{r4, r5, r6, pc}
 800d0f4:	6802      	ldr	r2, [r0, #0]
 800d0f6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800d0fa:	2300      	movs	r3, #0
 800d0fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d100:	e7f7      	b.n	800d0f2 <_Balloc+0x3a>

0800d102 <_Bfree>:
 800d102:	b131      	cbz	r1, 800d112 <_Bfree+0x10>
 800d104:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800d106:	684a      	ldr	r2, [r1, #4]
 800d108:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d10c:	6008      	str	r0, [r1, #0]
 800d10e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800d112:	4770      	bx	lr

0800d114 <__multadd>:
 800d114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d118:	4698      	mov	r8, r3
 800d11a:	460c      	mov	r4, r1
 800d11c:	2300      	movs	r3, #0
 800d11e:	690e      	ldr	r6, [r1, #16]
 800d120:	4607      	mov	r7, r0
 800d122:	f101 0014 	add.w	r0, r1, #20
 800d126:	6805      	ldr	r5, [r0, #0]
 800d128:	3301      	adds	r3, #1
 800d12a:	b2a9      	uxth	r1, r5
 800d12c:	fb02 8101 	mla	r1, r2, r1, r8
 800d130:	0c2d      	lsrs	r5, r5, #16
 800d132:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800d136:	fb02 c505 	mla	r5, r2, r5, ip
 800d13a:	b289      	uxth	r1, r1
 800d13c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800d140:	429e      	cmp	r6, r3
 800d142:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800d146:	f840 1b04 	str.w	r1, [r0], #4
 800d14a:	dcec      	bgt.n	800d126 <__multadd+0x12>
 800d14c:	f1b8 0f00 	cmp.w	r8, #0
 800d150:	d022      	beq.n	800d198 <__multadd+0x84>
 800d152:	68a3      	ldr	r3, [r4, #8]
 800d154:	42b3      	cmp	r3, r6
 800d156:	dc19      	bgt.n	800d18c <__multadd+0x78>
 800d158:	6861      	ldr	r1, [r4, #4]
 800d15a:	4638      	mov	r0, r7
 800d15c:	3101      	adds	r1, #1
 800d15e:	f7ff ffab 	bl	800d0b8 <_Balloc>
 800d162:	4605      	mov	r5, r0
 800d164:	b928      	cbnz	r0, 800d172 <__multadd+0x5e>
 800d166:	4602      	mov	r2, r0
 800d168:	21b5      	movs	r1, #181	; 0xb5
 800d16a:	4b0d      	ldr	r3, [pc, #52]	; (800d1a0 <__multadd+0x8c>)
 800d16c:	480d      	ldr	r0, [pc, #52]	; (800d1a4 <__multadd+0x90>)
 800d16e:	f001 fb15 	bl	800e79c <__assert_func>
 800d172:	6922      	ldr	r2, [r4, #16]
 800d174:	f104 010c 	add.w	r1, r4, #12
 800d178:	3202      	adds	r2, #2
 800d17a:	0092      	lsls	r2, r2, #2
 800d17c:	300c      	adds	r0, #12
 800d17e:	f7ff ff73 	bl	800d068 <memcpy>
 800d182:	4621      	mov	r1, r4
 800d184:	4638      	mov	r0, r7
 800d186:	f7ff ffbc 	bl	800d102 <_Bfree>
 800d18a:	462c      	mov	r4, r5
 800d18c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800d190:	3601      	adds	r6, #1
 800d192:	f8c3 8014 	str.w	r8, [r3, #20]
 800d196:	6126      	str	r6, [r4, #16]
 800d198:	4620      	mov	r0, r4
 800d19a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d19e:	bf00      	nop
 800d1a0:	0801068d 	.word	0x0801068d
 800d1a4:	080106fd 	.word	0x080106fd

0800d1a8 <__hi0bits>:
 800d1a8:	0c02      	lsrs	r2, r0, #16
 800d1aa:	0412      	lsls	r2, r2, #16
 800d1ac:	4603      	mov	r3, r0
 800d1ae:	b9ca      	cbnz	r2, 800d1e4 <__hi0bits+0x3c>
 800d1b0:	0403      	lsls	r3, r0, #16
 800d1b2:	2010      	movs	r0, #16
 800d1b4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d1b8:	bf04      	itt	eq
 800d1ba:	021b      	lsleq	r3, r3, #8
 800d1bc:	3008      	addeq	r0, #8
 800d1be:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d1c2:	bf04      	itt	eq
 800d1c4:	011b      	lsleq	r3, r3, #4
 800d1c6:	3004      	addeq	r0, #4
 800d1c8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d1cc:	bf04      	itt	eq
 800d1ce:	009b      	lsleq	r3, r3, #2
 800d1d0:	3002      	addeq	r0, #2
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	db05      	blt.n	800d1e2 <__hi0bits+0x3a>
 800d1d6:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800d1da:	f100 0001 	add.w	r0, r0, #1
 800d1de:	bf08      	it	eq
 800d1e0:	2020      	moveq	r0, #32
 800d1e2:	4770      	bx	lr
 800d1e4:	2000      	movs	r0, #0
 800d1e6:	e7e5      	b.n	800d1b4 <__hi0bits+0xc>

0800d1e8 <__lo0bits>:
 800d1e8:	6803      	ldr	r3, [r0, #0]
 800d1ea:	4602      	mov	r2, r0
 800d1ec:	f013 0007 	ands.w	r0, r3, #7
 800d1f0:	d00b      	beq.n	800d20a <__lo0bits+0x22>
 800d1f2:	07d9      	lsls	r1, r3, #31
 800d1f4:	d422      	bmi.n	800d23c <__lo0bits+0x54>
 800d1f6:	0798      	lsls	r0, r3, #30
 800d1f8:	bf49      	itett	mi
 800d1fa:	085b      	lsrmi	r3, r3, #1
 800d1fc:	089b      	lsrpl	r3, r3, #2
 800d1fe:	2001      	movmi	r0, #1
 800d200:	6013      	strmi	r3, [r2, #0]
 800d202:	bf5c      	itt	pl
 800d204:	2002      	movpl	r0, #2
 800d206:	6013      	strpl	r3, [r2, #0]
 800d208:	4770      	bx	lr
 800d20a:	b299      	uxth	r1, r3
 800d20c:	b909      	cbnz	r1, 800d212 <__lo0bits+0x2a>
 800d20e:	2010      	movs	r0, #16
 800d210:	0c1b      	lsrs	r3, r3, #16
 800d212:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d216:	bf04      	itt	eq
 800d218:	0a1b      	lsreq	r3, r3, #8
 800d21a:	3008      	addeq	r0, #8
 800d21c:	0719      	lsls	r1, r3, #28
 800d21e:	bf04      	itt	eq
 800d220:	091b      	lsreq	r3, r3, #4
 800d222:	3004      	addeq	r0, #4
 800d224:	0799      	lsls	r1, r3, #30
 800d226:	bf04      	itt	eq
 800d228:	089b      	lsreq	r3, r3, #2
 800d22a:	3002      	addeq	r0, #2
 800d22c:	07d9      	lsls	r1, r3, #31
 800d22e:	d403      	bmi.n	800d238 <__lo0bits+0x50>
 800d230:	085b      	lsrs	r3, r3, #1
 800d232:	f100 0001 	add.w	r0, r0, #1
 800d236:	d003      	beq.n	800d240 <__lo0bits+0x58>
 800d238:	6013      	str	r3, [r2, #0]
 800d23a:	4770      	bx	lr
 800d23c:	2000      	movs	r0, #0
 800d23e:	4770      	bx	lr
 800d240:	2020      	movs	r0, #32
 800d242:	4770      	bx	lr

0800d244 <__i2b>:
 800d244:	b510      	push	{r4, lr}
 800d246:	460c      	mov	r4, r1
 800d248:	2101      	movs	r1, #1
 800d24a:	f7ff ff35 	bl	800d0b8 <_Balloc>
 800d24e:	4602      	mov	r2, r0
 800d250:	b928      	cbnz	r0, 800d25e <__i2b+0x1a>
 800d252:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d256:	4b04      	ldr	r3, [pc, #16]	; (800d268 <__i2b+0x24>)
 800d258:	4804      	ldr	r0, [pc, #16]	; (800d26c <__i2b+0x28>)
 800d25a:	f001 fa9f 	bl	800e79c <__assert_func>
 800d25e:	2301      	movs	r3, #1
 800d260:	6144      	str	r4, [r0, #20]
 800d262:	6103      	str	r3, [r0, #16]
 800d264:	bd10      	pop	{r4, pc}
 800d266:	bf00      	nop
 800d268:	0801068d 	.word	0x0801068d
 800d26c:	080106fd 	.word	0x080106fd

0800d270 <__multiply>:
 800d270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d274:	4614      	mov	r4, r2
 800d276:	690a      	ldr	r2, [r1, #16]
 800d278:	6923      	ldr	r3, [r4, #16]
 800d27a:	460d      	mov	r5, r1
 800d27c:	429a      	cmp	r2, r3
 800d27e:	bfbe      	ittt	lt
 800d280:	460b      	movlt	r3, r1
 800d282:	4625      	movlt	r5, r4
 800d284:	461c      	movlt	r4, r3
 800d286:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800d28a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d28e:	68ab      	ldr	r3, [r5, #8]
 800d290:	6869      	ldr	r1, [r5, #4]
 800d292:	eb0a 0709 	add.w	r7, sl, r9
 800d296:	42bb      	cmp	r3, r7
 800d298:	b085      	sub	sp, #20
 800d29a:	bfb8      	it	lt
 800d29c:	3101      	addlt	r1, #1
 800d29e:	f7ff ff0b 	bl	800d0b8 <_Balloc>
 800d2a2:	b930      	cbnz	r0, 800d2b2 <__multiply+0x42>
 800d2a4:	4602      	mov	r2, r0
 800d2a6:	f240 115d 	movw	r1, #349	; 0x15d
 800d2aa:	4b41      	ldr	r3, [pc, #260]	; (800d3b0 <__multiply+0x140>)
 800d2ac:	4841      	ldr	r0, [pc, #260]	; (800d3b4 <__multiply+0x144>)
 800d2ae:	f001 fa75 	bl	800e79c <__assert_func>
 800d2b2:	f100 0614 	add.w	r6, r0, #20
 800d2b6:	4633      	mov	r3, r6
 800d2b8:	2200      	movs	r2, #0
 800d2ba:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800d2be:	4543      	cmp	r3, r8
 800d2c0:	d31e      	bcc.n	800d300 <__multiply+0x90>
 800d2c2:	f105 0c14 	add.w	ip, r5, #20
 800d2c6:	f104 0314 	add.w	r3, r4, #20
 800d2ca:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800d2ce:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800d2d2:	9202      	str	r2, [sp, #8]
 800d2d4:	ebac 0205 	sub.w	r2, ip, r5
 800d2d8:	3a15      	subs	r2, #21
 800d2da:	f022 0203 	bic.w	r2, r2, #3
 800d2de:	3204      	adds	r2, #4
 800d2e0:	f105 0115 	add.w	r1, r5, #21
 800d2e4:	458c      	cmp	ip, r1
 800d2e6:	bf38      	it	cc
 800d2e8:	2204      	movcc	r2, #4
 800d2ea:	9201      	str	r2, [sp, #4]
 800d2ec:	9a02      	ldr	r2, [sp, #8]
 800d2ee:	9303      	str	r3, [sp, #12]
 800d2f0:	429a      	cmp	r2, r3
 800d2f2:	d808      	bhi.n	800d306 <__multiply+0x96>
 800d2f4:	2f00      	cmp	r7, #0
 800d2f6:	dc55      	bgt.n	800d3a4 <__multiply+0x134>
 800d2f8:	6107      	str	r7, [r0, #16]
 800d2fa:	b005      	add	sp, #20
 800d2fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d300:	f843 2b04 	str.w	r2, [r3], #4
 800d304:	e7db      	b.n	800d2be <__multiply+0x4e>
 800d306:	f8b3 a000 	ldrh.w	sl, [r3]
 800d30a:	f1ba 0f00 	cmp.w	sl, #0
 800d30e:	d020      	beq.n	800d352 <__multiply+0xe2>
 800d310:	46b1      	mov	r9, r6
 800d312:	2200      	movs	r2, #0
 800d314:	f105 0e14 	add.w	lr, r5, #20
 800d318:	f85e 4b04 	ldr.w	r4, [lr], #4
 800d31c:	f8d9 b000 	ldr.w	fp, [r9]
 800d320:	b2a1      	uxth	r1, r4
 800d322:	fa1f fb8b 	uxth.w	fp, fp
 800d326:	fb0a b101 	mla	r1, sl, r1, fp
 800d32a:	4411      	add	r1, r2
 800d32c:	f8d9 2000 	ldr.w	r2, [r9]
 800d330:	0c24      	lsrs	r4, r4, #16
 800d332:	0c12      	lsrs	r2, r2, #16
 800d334:	fb0a 2404 	mla	r4, sl, r4, r2
 800d338:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800d33c:	b289      	uxth	r1, r1
 800d33e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d342:	45f4      	cmp	ip, lr
 800d344:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800d348:	f849 1b04 	str.w	r1, [r9], #4
 800d34c:	d8e4      	bhi.n	800d318 <__multiply+0xa8>
 800d34e:	9901      	ldr	r1, [sp, #4]
 800d350:	5072      	str	r2, [r6, r1]
 800d352:	9a03      	ldr	r2, [sp, #12]
 800d354:	3304      	adds	r3, #4
 800d356:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d35a:	f1b9 0f00 	cmp.w	r9, #0
 800d35e:	d01f      	beq.n	800d3a0 <__multiply+0x130>
 800d360:	46b6      	mov	lr, r6
 800d362:	f04f 0a00 	mov.w	sl, #0
 800d366:	6834      	ldr	r4, [r6, #0]
 800d368:	f105 0114 	add.w	r1, r5, #20
 800d36c:	880a      	ldrh	r2, [r1, #0]
 800d36e:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d372:	b2a4      	uxth	r4, r4
 800d374:	fb09 b202 	mla	r2, r9, r2, fp
 800d378:	4492      	add	sl, r2
 800d37a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800d37e:	f84e 4b04 	str.w	r4, [lr], #4
 800d382:	f851 4b04 	ldr.w	r4, [r1], #4
 800d386:	f8be 2000 	ldrh.w	r2, [lr]
 800d38a:	0c24      	lsrs	r4, r4, #16
 800d38c:	fb09 2404 	mla	r4, r9, r4, r2
 800d390:	458c      	cmp	ip, r1
 800d392:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800d396:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d39a:	d8e7      	bhi.n	800d36c <__multiply+0xfc>
 800d39c:	9a01      	ldr	r2, [sp, #4]
 800d39e:	50b4      	str	r4, [r6, r2]
 800d3a0:	3604      	adds	r6, #4
 800d3a2:	e7a3      	b.n	800d2ec <__multiply+0x7c>
 800d3a4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d1a5      	bne.n	800d2f8 <__multiply+0x88>
 800d3ac:	3f01      	subs	r7, #1
 800d3ae:	e7a1      	b.n	800d2f4 <__multiply+0x84>
 800d3b0:	0801068d 	.word	0x0801068d
 800d3b4:	080106fd 	.word	0x080106fd

0800d3b8 <__pow5mult>:
 800d3b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d3bc:	4615      	mov	r5, r2
 800d3be:	f012 0203 	ands.w	r2, r2, #3
 800d3c2:	4606      	mov	r6, r0
 800d3c4:	460f      	mov	r7, r1
 800d3c6:	d007      	beq.n	800d3d8 <__pow5mult+0x20>
 800d3c8:	4c1a      	ldr	r4, [pc, #104]	; (800d434 <__pow5mult+0x7c>)
 800d3ca:	3a01      	subs	r2, #1
 800d3cc:	2300      	movs	r3, #0
 800d3ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d3d2:	f7ff fe9f 	bl	800d114 <__multadd>
 800d3d6:	4607      	mov	r7, r0
 800d3d8:	10ad      	asrs	r5, r5, #2
 800d3da:	d027      	beq.n	800d42c <__pow5mult+0x74>
 800d3dc:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800d3de:	b944      	cbnz	r4, 800d3f2 <__pow5mult+0x3a>
 800d3e0:	f240 2171 	movw	r1, #625	; 0x271
 800d3e4:	4630      	mov	r0, r6
 800d3e6:	f7ff ff2d 	bl	800d244 <__i2b>
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	4604      	mov	r4, r0
 800d3ee:	64b0      	str	r0, [r6, #72]	; 0x48
 800d3f0:	6003      	str	r3, [r0, #0]
 800d3f2:	f04f 0900 	mov.w	r9, #0
 800d3f6:	07eb      	lsls	r3, r5, #31
 800d3f8:	d50a      	bpl.n	800d410 <__pow5mult+0x58>
 800d3fa:	4639      	mov	r1, r7
 800d3fc:	4622      	mov	r2, r4
 800d3fe:	4630      	mov	r0, r6
 800d400:	f7ff ff36 	bl	800d270 <__multiply>
 800d404:	4680      	mov	r8, r0
 800d406:	4639      	mov	r1, r7
 800d408:	4630      	mov	r0, r6
 800d40a:	f7ff fe7a 	bl	800d102 <_Bfree>
 800d40e:	4647      	mov	r7, r8
 800d410:	106d      	asrs	r5, r5, #1
 800d412:	d00b      	beq.n	800d42c <__pow5mult+0x74>
 800d414:	6820      	ldr	r0, [r4, #0]
 800d416:	b938      	cbnz	r0, 800d428 <__pow5mult+0x70>
 800d418:	4622      	mov	r2, r4
 800d41a:	4621      	mov	r1, r4
 800d41c:	4630      	mov	r0, r6
 800d41e:	f7ff ff27 	bl	800d270 <__multiply>
 800d422:	6020      	str	r0, [r4, #0]
 800d424:	f8c0 9000 	str.w	r9, [r0]
 800d428:	4604      	mov	r4, r0
 800d42a:	e7e4      	b.n	800d3f6 <__pow5mult+0x3e>
 800d42c:	4638      	mov	r0, r7
 800d42e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d432:	bf00      	nop
 800d434:	08010850 	.word	0x08010850

0800d438 <__lshift>:
 800d438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d43c:	460c      	mov	r4, r1
 800d43e:	4607      	mov	r7, r0
 800d440:	4691      	mov	r9, r2
 800d442:	6923      	ldr	r3, [r4, #16]
 800d444:	6849      	ldr	r1, [r1, #4]
 800d446:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d44a:	68a3      	ldr	r3, [r4, #8]
 800d44c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d450:	f108 0601 	add.w	r6, r8, #1
 800d454:	42b3      	cmp	r3, r6
 800d456:	db0b      	blt.n	800d470 <__lshift+0x38>
 800d458:	4638      	mov	r0, r7
 800d45a:	f7ff fe2d 	bl	800d0b8 <_Balloc>
 800d45e:	4605      	mov	r5, r0
 800d460:	b948      	cbnz	r0, 800d476 <__lshift+0x3e>
 800d462:	4602      	mov	r2, r0
 800d464:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d468:	4b27      	ldr	r3, [pc, #156]	; (800d508 <__lshift+0xd0>)
 800d46a:	4828      	ldr	r0, [pc, #160]	; (800d50c <__lshift+0xd4>)
 800d46c:	f001 f996 	bl	800e79c <__assert_func>
 800d470:	3101      	adds	r1, #1
 800d472:	005b      	lsls	r3, r3, #1
 800d474:	e7ee      	b.n	800d454 <__lshift+0x1c>
 800d476:	2300      	movs	r3, #0
 800d478:	f100 0114 	add.w	r1, r0, #20
 800d47c:	f100 0210 	add.w	r2, r0, #16
 800d480:	4618      	mov	r0, r3
 800d482:	4553      	cmp	r3, sl
 800d484:	db33      	blt.n	800d4ee <__lshift+0xb6>
 800d486:	6920      	ldr	r0, [r4, #16]
 800d488:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d48c:	f104 0314 	add.w	r3, r4, #20
 800d490:	f019 091f 	ands.w	r9, r9, #31
 800d494:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d498:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d49c:	d02b      	beq.n	800d4f6 <__lshift+0xbe>
 800d49e:	468a      	mov	sl, r1
 800d4a0:	2200      	movs	r2, #0
 800d4a2:	f1c9 0e20 	rsb	lr, r9, #32
 800d4a6:	6818      	ldr	r0, [r3, #0]
 800d4a8:	fa00 f009 	lsl.w	r0, r0, r9
 800d4ac:	4302      	orrs	r2, r0
 800d4ae:	f84a 2b04 	str.w	r2, [sl], #4
 800d4b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4b6:	459c      	cmp	ip, r3
 800d4b8:	fa22 f20e 	lsr.w	r2, r2, lr
 800d4bc:	d8f3      	bhi.n	800d4a6 <__lshift+0x6e>
 800d4be:	ebac 0304 	sub.w	r3, ip, r4
 800d4c2:	3b15      	subs	r3, #21
 800d4c4:	f023 0303 	bic.w	r3, r3, #3
 800d4c8:	3304      	adds	r3, #4
 800d4ca:	f104 0015 	add.w	r0, r4, #21
 800d4ce:	4584      	cmp	ip, r0
 800d4d0:	bf38      	it	cc
 800d4d2:	2304      	movcc	r3, #4
 800d4d4:	50ca      	str	r2, [r1, r3]
 800d4d6:	b10a      	cbz	r2, 800d4dc <__lshift+0xa4>
 800d4d8:	f108 0602 	add.w	r6, r8, #2
 800d4dc:	3e01      	subs	r6, #1
 800d4de:	4638      	mov	r0, r7
 800d4e0:	4621      	mov	r1, r4
 800d4e2:	612e      	str	r6, [r5, #16]
 800d4e4:	f7ff fe0d 	bl	800d102 <_Bfree>
 800d4e8:	4628      	mov	r0, r5
 800d4ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4ee:	f842 0f04 	str.w	r0, [r2, #4]!
 800d4f2:	3301      	adds	r3, #1
 800d4f4:	e7c5      	b.n	800d482 <__lshift+0x4a>
 800d4f6:	3904      	subs	r1, #4
 800d4f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d4fc:	459c      	cmp	ip, r3
 800d4fe:	f841 2f04 	str.w	r2, [r1, #4]!
 800d502:	d8f9      	bhi.n	800d4f8 <__lshift+0xc0>
 800d504:	e7ea      	b.n	800d4dc <__lshift+0xa4>
 800d506:	bf00      	nop
 800d508:	0801068d 	.word	0x0801068d
 800d50c:	080106fd 	.word	0x080106fd

0800d510 <__mcmp>:
 800d510:	4603      	mov	r3, r0
 800d512:	690a      	ldr	r2, [r1, #16]
 800d514:	6900      	ldr	r0, [r0, #16]
 800d516:	b530      	push	{r4, r5, lr}
 800d518:	1a80      	subs	r0, r0, r2
 800d51a:	d10d      	bne.n	800d538 <__mcmp+0x28>
 800d51c:	3314      	adds	r3, #20
 800d51e:	3114      	adds	r1, #20
 800d520:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d524:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d528:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d52c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d530:	4295      	cmp	r5, r2
 800d532:	d002      	beq.n	800d53a <__mcmp+0x2a>
 800d534:	d304      	bcc.n	800d540 <__mcmp+0x30>
 800d536:	2001      	movs	r0, #1
 800d538:	bd30      	pop	{r4, r5, pc}
 800d53a:	42a3      	cmp	r3, r4
 800d53c:	d3f4      	bcc.n	800d528 <__mcmp+0x18>
 800d53e:	e7fb      	b.n	800d538 <__mcmp+0x28>
 800d540:	f04f 30ff 	mov.w	r0, #4294967295
 800d544:	e7f8      	b.n	800d538 <__mcmp+0x28>
	...

0800d548 <__mdiff>:
 800d548:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d54c:	460c      	mov	r4, r1
 800d54e:	4606      	mov	r6, r0
 800d550:	4611      	mov	r1, r2
 800d552:	4620      	mov	r0, r4
 800d554:	4692      	mov	sl, r2
 800d556:	f7ff ffdb 	bl	800d510 <__mcmp>
 800d55a:	1e05      	subs	r5, r0, #0
 800d55c:	d111      	bne.n	800d582 <__mdiff+0x3a>
 800d55e:	4629      	mov	r1, r5
 800d560:	4630      	mov	r0, r6
 800d562:	f7ff fda9 	bl	800d0b8 <_Balloc>
 800d566:	4602      	mov	r2, r0
 800d568:	b928      	cbnz	r0, 800d576 <__mdiff+0x2e>
 800d56a:	f240 2132 	movw	r1, #562	; 0x232
 800d56e:	4b3c      	ldr	r3, [pc, #240]	; (800d660 <__mdiff+0x118>)
 800d570:	483c      	ldr	r0, [pc, #240]	; (800d664 <__mdiff+0x11c>)
 800d572:	f001 f913 	bl	800e79c <__assert_func>
 800d576:	2301      	movs	r3, #1
 800d578:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d57c:	4610      	mov	r0, r2
 800d57e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d582:	bfa4      	itt	ge
 800d584:	4653      	movge	r3, sl
 800d586:	46a2      	movge	sl, r4
 800d588:	4630      	mov	r0, r6
 800d58a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800d58e:	bfa6      	itte	ge
 800d590:	461c      	movge	r4, r3
 800d592:	2500      	movge	r5, #0
 800d594:	2501      	movlt	r5, #1
 800d596:	f7ff fd8f 	bl	800d0b8 <_Balloc>
 800d59a:	4602      	mov	r2, r0
 800d59c:	b918      	cbnz	r0, 800d5a6 <__mdiff+0x5e>
 800d59e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d5a2:	4b2f      	ldr	r3, [pc, #188]	; (800d660 <__mdiff+0x118>)
 800d5a4:	e7e4      	b.n	800d570 <__mdiff+0x28>
 800d5a6:	f100 0814 	add.w	r8, r0, #20
 800d5aa:	f8da 7010 	ldr.w	r7, [sl, #16]
 800d5ae:	60c5      	str	r5, [r0, #12]
 800d5b0:	f04f 0c00 	mov.w	ip, #0
 800d5b4:	f10a 0514 	add.w	r5, sl, #20
 800d5b8:	f10a 0010 	add.w	r0, sl, #16
 800d5bc:	46c2      	mov	sl, r8
 800d5be:	6926      	ldr	r6, [r4, #16]
 800d5c0:	f104 0914 	add.w	r9, r4, #20
 800d5c4:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800d5c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d5cc:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800d5d0:	f859 3b04 	ldr.w	r3, [r9], #4
 800d5d4:	fa1f f18b 	uxth.w	r1, fp
 800d5d8:	4461      	add	r1, ip
 800d5da:	fa1f fc83 	uxth.w	ip, r3
 800d5de:	0c1b      	lsrs	r3, r3, #16
 800d5e0:	eba1 010c 	sub.w	r1, r1, ip
 800d5e4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d5e8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800d5ec:	b289      	uxth	r1, r1
 800d5ee:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800d5f2:	454e      	cmp	r6, r9
 800d5f4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800d5f8:	f84a 3b04 	str.w	r3, [sl], #4
 800d5fc:	d8e6      	bhi.n	800d5cc <__mdiff+0x84>
 800d5fe:	1b33      	subs	r3, r6, r4
 800d600:	3b15      	subs	r3, #21
 800d602:	f023 0303 	bic.w	r3, r3, #3
 800d606:	3415      	adds	r4, #21
 800d608:	3304      	adds	r3, #4
 800d60a:	42a6      	cmp	r6, r4
 800d60c:	bf38      	it	cc
 800d60e:	2304      	movcc	r3, #4
 800d610:	441d      	add	r5, r3
 800d612:	4443      	add	r3, r8
 800d614:	461e      	mov	r6, r3
 800d616:	462c      	mov	r4, r5
 800d618:	4574      	cmp	r4, lr
 800d61a:	d30e      	bcc.n	800d63a <__mdiff+0xf2>
 800d61c:	f10e 0103 	add.w	r1, lr, #3
 800d620:	1b49      	subs	r1, r1, r5
 800d622:	f021 0103 	bic.w	r1, r1, #3
 800d626:	3d03      	subs	r5, #3
 800d628:	45ae      	cmp	lr, r5
 800d62a:	bf38      	it	cc
 800d62c:	2100      	movcc	r1, #0
 800d62e:	4419      	add	r1, r3
 800d630:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800d634:	b18b      	cbz	r3, 800d65a <__mdiff+0x112>
 800d636:	6117      	str	r7, [r2, #16]
 800d638:	e7a0      	b.n	800d57c <__mdiff+0x34>
 800d63a:	f854 8b04 	ldr.w	r8, [r4], #4
 800d63e:	fa1f f188 	uxth.w	r1, r8
 800d642:	4461      	add	r1, ip
 800d644:	1408      	asrs	r0, r1, #16
 800d646:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800d64a:	b289      	uxth	r1, r1
 800d64c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d650:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d654:	f846 1b04 	str.w	r1, [r6], #4
 800d658:	e7de      	b.n	800d618 <__mdiff+0xd0>
 800d65a:	3f01      	subs	r7, #1
 800d65c:	e7e8      	b.n	800d630 <__mdiff+0xe8>
 800d65e:	bf00      	nop
 800d660:	0801068d 	.word	0x0801068d
 800d664:	080106fd 	.word	0x080106fd

0800d668 <__d2b>:
 800d668:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800d66c:	2101      	movs	r1, #1
 800d66e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800d672:	4690      	mov	r8, r2
 800d674:	461d      	mov	r5, r3
 800d676:	f7ff fd1f 	bl	800d0b8 <_Balloc>
 800d67a:	4604      	mov	r4, r0
 800d67c:	b930      	cbnz	r0, 800d68c <__d2b+0x24>
 800d67e:	4602      	mov	r2, r0
 800d680:	f240 310a 	movw	r1, #778	; 0x30a
 800d684:	4b24      	ldr	r3, [pc, #144]	; (800d718 <__d2b+0xb0>)
 800d686:	4825      	ldr	r0, [pc, #148]	; (800d71c <__d2b+0xb4>)
 800d688:	f001 f888 	bl	800e79c <__assert_func>
 800d68c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800d690:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800d694:	bb2d      	cbnz	r5, 800d6e2 <__d2b+0x7a>
 800d696:	9301      	str	r3, [sp, #4]
 800d698:	f1b8 0300 	subs.w	r3, r8, #0
 800d69c:	d026      	beq.n	800d6ec <__d2b+0x84>
 800d69e:	4668      	mov	r0, sp
 800d6a0:	9300      	str	r3, [sp, #0]
 800d6a2:	f7ff fda1 	bl	800d1e8 <__lo0bits>
 800d6a6:	9900      	ldr	r1, [sp, #0]
 800d6a8:	b1f0      	cbz	r0, 800d6e8 <__d2b+0x80>
 800d6aa:	9a01      	ldr	r2, [sp, #4]
 800d6ac:	f1c0 0320 	rsb	r3, r0, #32
 800d6b0:	fa02 f303 	lsl.w	r3, r2, r3
 800d6b4:	430b      	orrs	r3, r1
 800d6b6:	40c2      	lsrs	r2, r0
 800d6b8:	6163      	str	r3, [r4, #20]
 800d6ba:	9201      	str	r2, [sp, #4]
 800d6bc:	9b01      	ldr	r3, [sp, #4]
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	bf14      	ite	ne
 800d6c2:	2102      	movne	r1, #2
 800d6c4:	2101      	moveq	r1, #1
 800d6c6:	61a3      	str	r3, [r4, #24]
 800d6c8:	6121      	str	r1, [r4, #16]
 800d6ca:	b1c5      	cbz	r5, 800d6fe <__d2b+0x96>
 800d6cc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d6d0:	4405      	add	r5, r0
 800d6d2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d6d6:	603d      	str	r5, [r7, #0]
 800d6d8:	6030      	str	r0, [r6, #0]
 800d6da:	4620      	mov	r0, r4
 800d6dc:	b002      	add	sp, #8
 800d6de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d6e6:	e7d6      	b.n	800d696 <__d2b+0x2e>
 800d6e8:	6161      	str	r1, [r4, #20]
 800d6ea:	e7e7      	b.n	800d6bc <__d2b+0x54>
 800d6ec:	a801      	add	r0, sp, #4
 800d6ee:	f7ff fd7b 	bl	800d1e8 <__lo0bits>
 800d6f2:	2101      	movs	r1, #1
 800d6f4:	9b01      	ldr	r3, [sp, #4]
 800d6f6:	6121      	str	r1, [r4, #16]
 800d6f8:	6163      	str	r3, [r4, #20]
 800d6fa:	3020      	adds	r0, #32
 800d6fc:	e7e5      	b.n	800d6ca <__d2b+0x62>
 800d6fe:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800d702:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d706:	6038      	str	r0, [r7, #0]
 800d708:	6918      	ldr	r0, [r3, #16]
 800d70a:	f7ff fd4d 	bl	800d1a8 <__hi0bits>
 800d70e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800d712:	6031      	str	r1, [r6, #0]
 800d714:	e7e1      	b.n	800d6da <__d2b+0x72>
 800d716:	bf00      	nop
 800d718:	0801068d 	.word	0x0801068d
 800d71c:	080106fd 	.word	0x080106fd

0800d720 <_realloc_r>:
 800d720:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d724:	460c      	mov	r4, r1
 800d726:	4681      	mov	r9, r0
 800d728:	4611      	mov	r1, r2
 800d72a:	b924      	cbnz	r4, 800d736 <_realloc_r+0x16>
 800d72c:	b003      	add	sp, #12
 800d72e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d732:	f7fb b9f1 	b.w	8008b18 <_malloc_r>
 800d736:	9201      	str	r2, [sp, #4]
 800d738:	f7fb fc38 	bl	8008fac <__malloc_lock>
 800d73c:	9901      	ldr	r1, [sp, #4]
 800d73e:	f101 080b 	add.w	r8, r1, #11
 800d742:	f1b8 0f16 	cmp.w	r8, #22
 800d746:	d90b      	bls.n	800d760 <_realloc_r+0x40>
 800d748:	f038 0807 	bics.w	r8, r8, #7
 800d74c:	d50a      	bpl.n	800d764 <_realloc_r+0x44>
 800d74e:	230c      	movs	r3, #12
 800d750:	f04f 0b00 	mov.w	fp, #0
 800d754:	f8c9 3000 	str.w	r3, [r9]
 800d758:	4658      	mov	r0, fp
 800d75a:	b003      	add	sp, #12
 800d75c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d760:	f04f 0810 	mov.w	r8, #16
 800d764:	4588      	cmp	r8, r1
 800d766:	d3f2      	bcc.n	800d74e <_realloc_r+0x2e>
 800d768:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800d76c:	f1a4 0a08 	sub.w	sl, r4, #8
 800d770:	f025 0603 	bic.w	r6, r5, #3
 800d774:	45b0      	cmp	r8, r6
 800d776:	f340 8173 	ble.w	800da60 <_realloc_r+0x340>
 800d77a:	48aa      	ldr	r0, [pc, #680]	; (800da24 <_realloc_r+0x304>)
 800d77c:	eb0a 0306 	add.w	r3, sl, r6
 800d780:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800d784:	685a      	ldr	r2, [r3, #4]
 800d786:	459c      	cmp	ip, r3
 800d788:	9001      	str	r0, [sp, #4]
 800d78a:	d005      	beq.n	800d798 <_realloc_r+0x78>
 800d78c:	f022 0001 	bic.w	r0, r2, #1
 800d790:	4418      	add	r0, r3
 800d792:	6840      	ldr	r0, [r0, #4]
 800d794:	07c7      	lsls	r7, r0, #31
 800d796:	d427      	bmi.n	800d7e8 <_realloc_r+0xc8>
 800d798:	f022 0203 	bic.w	r2, r2, #3
 800d79c:	459c      	cmp	ip, r3
 800d79e:	eb06 0702 	add.w	r7, r6, r2
 800d7a2:	d119      	bne.n	800d7d8 <_realloc_r+0xb8>
 800d7a4:	f108 0010 	add.w	r0, r8, #16
 800d7a8:	42b8      	cmp	r0, r7
 800d7aa:	dc1f      	bgt.n	800d7ec <_realloc_r+0xcc>
 800d7ac:	9a01      	ldr	r2, [sp, #4]
 800d7ae:	eba7 0708 	sub.w	r7, r7, r8
 800d7b2:	eb0a 0308 	add.w	r3, sl, r8
 800d7b6:	f047 0701 	orr.w	r7, r7, #1
 800d7ba:	6093      	str	r3, [r2, #8]
 800d7bc:	605f      	str	r7, [r3, #4]
 800d7be:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d7c2:	4648      	mov	r0, r9
 800d7c4:	f003 0301 	and.w	r3, r3, #1
 800d7c8:	ea43 0308 	orr.w	r3, r3, r8
 800d7cc:	f844 3c04 	str.w	r3, [r4, #-4]
 800d7d0:	f7fb fbf2 	bl	8008fb8 <__malloc_unlock>
 800d7d4:	46a3      	mov	fp, r4
 800d7d6:	e7bf      	b.n	800d758 <_realloc_r+0x38>
 800d7d8:	45b8      	cmp	r8, r7
 800d7da:	dc07      	bgt.n	800d7ec <_realloc_r+0xcc>
 800d7dc:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800d7e0:	60da      	str	r2, [r3, #12]
 800d7e2:	6093      	str	r3, [r2, #8]
 800d7e4:	4655      	mov	r5, sl
 800d7e6:	e080      	b.n	800d8ea <_realloc_r+0x1ca>
 800d7e8:	2200      	movs	r2, #0
 800d7ea:	4613      	mov	r3, r2
 800d7ec:	07e8      	lsls	r0, r5, #31
 800d7ee:	f100 80e8 	bmi.w	800d9c2 <_realloc_r+0x2a2>
 800d7f2:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800d7f6:	ebaa 0505 	sub.w	r5, sl, r5
 800d7fa:	6868      	ldr	r0, [r5, #4]
 800d7fc:	f020 0003 	bic.w	r0, r0, #3
 800d800:	eb00 0b06 	add.w	fp, r0, r6
 800d804:	2b00      	cmp	r3, #0
 800d806:	f000 80a7 	beq.w	800d958 <_realloc_r+0x238>
 800d80a:	459c      	cmp	ip, r3
 800d80c:	eb02 070b 	add.w	r7, r2, fp
 800d810:	d14b      	bne.n	800d8aa <_realloc_r+0x18a>
 800d812:	f108 0310 	add.w	r3, r8, #16
 800d816:	42bb      	cmp	r3, r7
 800d818:	f300 809e 	bgt.w	800d958 <_realloc_r+0x238>
 800d81c:	46ab      	mov	fp, r5
 800d81e:	68eb      	ldr	r3, [r5, #12]
 800d820:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800d824:	60d3      	str	r3, [r2, #12]
 800d826:	609a      	str	r2, [r3, #8]
 800d828:	1f32      	subs	r2, r6, #4
 800d82a:	2a24      	cmp	r2, #36	; 0x24
 800d82c:	d838      	bhi.n	800d8a0 <_realloc_r+0x180>
 800d82e:	2a13      	cmp	r2, #19
 800d830:	d934      	bls.n	800d89c <_realloc_r+0x17c>
 800d832:	6823      	ldr	r3, [r4, #0]
 800d834:	2a1b      	cmp	r2, #27
 800d836:	60ab      	str	r3, [r5, #8]
 800d838:	6863      	ldr	r3, [r4, #4]
 800d83a:	60eb      	str	r3, [r5, #12]
 800d83c:	d81b      	bhi.n	800d876 <_realloc_r+0x156>
 800d83e:	3408      	adds	r4, #8
 800d840:	f105 0310 	add.w	r3, r5, #16
 800d844:	6822      	ldr	r2, [r4, #0]
 800d846:	601a      	str	r2, [r3, #0]
 800d848:	6862      	ldr	r2, [r4, #4]
 800d84a:	605a      	str	r2, [r3, #4]
 800d84c:	68a2      	ldr	r2, [r4, #8]
 800d84e:	609a      	str	r2, [r3, #8]
 800d850:	9a01      	ldr	r2, [sp, #4]
 800d852:	eba7 0708 	sub.w	r7, r7, r8
 800d856:	eb05 0308 	add.w	r3, r5, r8
 800d85a:	f047 0701 	orr.w	r7, r7, #1
 800d85e:	6093      	str	r3, [r2, #8]
 800d860:	605f      	str	r7, [r3, #4]
 800d862:	686b      	ldr	r3, [r5, #4]
 800d864:	f003 0301 	and.w	r3, r3, #1
 800d868:	ea43 0308 	orr.w	r3, r3, r8
 800d86c:	606b      	str	r3, [r5, #4]
 800d86e:	4648      	mov	r0, r9
 800d870:	f7fb fba2 	bl	8008fb8 <__malloc_unlock>
 800d874:	e770      	b.n	800d758 <_realloc_r+0x38>
 800d876:	68a3      	ldr	r3, [r4, #8]
 800d878:	2a24      	cmp	r2, #36	; 0x24
 800d87a:	612b      	str	r3, [r5, #16]
 800d87c:	68e3      	ldr	r3, [r4, #12]
 800d87e:	bf18      	it	ne
 800d880:	3410      	addne	r4, #16
 800d882:	616b      	str	r3, [r5, #20]
 800d884:	bf09      	itett	eq
 800d886:	6923      	ldreq	r3, [r4, #16]
 800d888:	f105 0318 	addne.w	r3, r5, #24
 800d88c:	61ab      	streq	r3, [r5, #24]
 800d88e:	6962      	ldreq	r2, [r4, #20]
 800d890:	bf02      	ittt	eq
 800d892:	f105 0320 	addeq.w	r3, r5, #32
 800d896:	61ea      	streq	r2, [r5, #28]
 800d898:	3418      	addeq	r4, #24
 800d89a:	e7d3      	b.n	800d844 <_realloc_r+0x124>
 800d89c:	465b      	mov	r3, fp
 800d89e:	e7d1      	b.n	800d844 <_realloc_r+0x124>
 800d8a0:	4621      	mov	r1, r4
 800d8a2:	4658      	mov	r0, fp
 800d8a4:	f7ff fbee 	bl	800d084 <memmove>
 800d8a8:	e7d2      	b.n	800d850 <_realloc_r+0x130>
 800d8aa:	45b8      	cmp	r8, r7
 800d8ac:	dc54      	bgt.n	800d958 <_realloc_r+0x238>
 800d8ae:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800d8b2:	4628      	mov	r0, r5
 800d8b4:	60da      	str	r2, [r3, #12]
 800d8b6:	6093      	str	r3, [r2, #8]
 800d8b8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800d8bc:	68eb      	ldr	r3, [r5, #12]
 800d8be:	60d3      	str	r3, [r2, #12]
 800d8c0:	609a      	str	r2, [r3, #8]
 800d8c2:	1f32      	subs	r2, r6, #4
 800d8c4:	2a24      	cmp	r2, #36	; 0x24
 800d8c6:	d843      	bhi.n	800d950 <_realloc_r+0x230>
 800d8c8:	2a13      	cmp	r2, #19
 800d8ca:	d908      	bls.n	800d8de <_realloc_r+0x1be>
 800d8cc:	6823      	ldr	r3, [r4, #0]
 800d8ce:	2a1b      	cmp	r2, #27
 800d8d0:	60ab      	str	r3, [r5, #8]
 800d8d2:	6863      	ldr	r3, [r4, #4]
 800d8d4:	60eb      	str	r3, [r5, #12]
 800d8d6:	d828      	bhi.n	800d92a <_realloc_r+0x20a>
 800d8d8:	3408      	adds	r4, #8
 800d8da:	f105 0010 	add.w	r0, r5, #16
 800d8de:	6823      	ldr	r3, [r4, #0]
 800d8e0:	6003      	str	r3, [r0, #0]
 800d8e2:	6863      	ldr	r3, [r4, #4]
 800d8e4:	6043      	str	r3, [r0, #4]
 800d8e6:	68a3      	ldr	r3, [r4, #8]
 800d8e8:	6083      	str	r3, [r0, #8]
 800d8ea:	686a      	ldr	r2, [r5, #4]
 800d8ec:	eba7 0008 	sub.w	r0, r7, r8
 800d8f0:	280f      	cmp	r0, #15
 800d8f2:	f002 0201 	and.w	r2, r2, #1
 800d8f6:	eb05 0307 	add.w	r3, r5, r7
 800d8fa:	f240 80b3 	bls.w	800da64 <_realloc_r+0x344>
 800d8fe:	eb05 0108 	add.w	r1, r5, r8
 800d902:	ea48 0202 	orr.w	r2, r8, r2
 800d906:	f040 0001 	orr.w	r0, r0, #1
 800d90a:	606a      	str	r2, [r5, #4]
 800d90c:	6048      	str	r0, [r1, #4]
 800d90e:	685a      	ldr	r2, [r3, #4]
 800d910:	4648      	mov	r0, r9
 800d912:	f042 0201 	orr.w	r2, r2, #1
 800d916:	605a      	str	r2, [r3, #4]
 800d918:	3108      	adds	r1, #8
 800d91a:	f7ff f8f9 	bl	800cb10 <_free_r>
 800d91e:	4648      	mov	r0, r9
 800d920:	f7fb fb4a 	bl	8008fb8 <__malloc_unlock>
 800d924:	f105 0b08 	add.w	fp, r5, #8
 800d928:	e716      	b.n	800d758 <_realloc_r+0x38>
 800d92a:	68a3      	ldr	r3, [r4, #8]
 800d92c:	2a24      	cmp	r2, #36	; 0x24
 800d92e:	612b      	str	r3, [r5, #16]
 800d930:	68e3      	ldr	r3, [r4, #12]
 800d932:	bf18      	it	ne
 800d934:	f105 0018 	addne.w	r0, r5, #24
 800d938:	616b      	str	r3, [r5, #20]
 800d93a:	bf09      	itett	eq
 800d93c:	6923      	ldreq	r3, [r4, #16]
 800d93e:	3410      	addne	r4, #16
 800d940:	61ab      	streq	r3, [r5, #24]
 800d942:	6963      	ldreq	r3, [r4, #20]
 800d944:	bf02      	ittt	eq
 800d946:	f105 0020 	addeq.w	r0, r5, #32
 800d94a:	61eb      	streq	r3, [r5, #28]
 800d94c:	3418      	addeq	r4, #24
 800d94e:	e7c6      	b.n	800d8de <_realloc_r+0x1be>
 800d950:	4621      	mov	r1, r4
 800d952:	f7ff fb97 	bl	800d084 <memmove>
 800d956:	e7c8      	b.n	800d8ea <_realloc_r+0x1ca>
 800d958:	45d8      	cmp	r8, fp
 800d95a:	dc32      	bgt.n	800d9c2 <_realloc_r+0x2a2>
 800d95c:	4628      	mov	r0, r5
 800d95e:	68eb      	ldr	r3, [r5, #12]
 800d960:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800d964:	60d3      	str	r3, [r2, #12]
 800d966:	609a      	str	r2, [r3, #8]
 800d968:	1f32      	subs	r2, r6, #4
 800d96a:	2a24      	cmp	r2, #36	; 0x24
 800d96c:	d825      	bhi.n	800d9ba <_realloc_r+0x29a>
 800d96e:	2a13      	cmp	r2, #19
 800d970:	d908      	bls.n	800d984 <_realloc_r+0x264>
 800d972:	6823      	ldr	r3, [r4, #0]
 800d974:	2a1b      	cmp	r2, #27
 800d976:	60ab      	str	r3, [r5, #8]
 800d978:	6863      	ldr	r3, [r4, #4]
 800d97a:	60eb      	str	r3, [r5, #12]
 800d97c:	d80a      	bhi.n	800d994 <_realloc_r+0x274>
 800d97e:	3408      	adds	r4, #8
 800d980:	f105 0010 	add.w	r0, r5, #16
 800d984:	6823      	ldr	r3, [r4, #0]
 800d986:	6003      	str	r3, [r0, #0]
 800d988:	6863      	ldr	r3, [r4, #4]
 800d98a:	6043      	str	r3, [r0, #4]
 800d98c:	68a3      	ldr	r3, [r4, #8]
 800d98e:	6083      	str	r3, [r0, #8]
 800d990:	465f      	mov	r7, fp
 800d992:	e7aa      	b.n	800d8ea <_realloc_r+0x1ca>
 800d994:	68a3      	ldr	r3, [r4, #8]
 800d996:	2a24      	cmp	r2, #36	; 0x24
 800d998:	612b      	str	r3, [r5, #16]
 800d99a:	68e3      	ldr	r3, [r4, #12]
 800d99c:	bf18      	it	ne
 800d99e:	f105 0018 	addne.w	r0, r5, #24
 800d9a2:	616b      	str	r3, [r5, #20]
 800d9a4:	bf09      	itett	eq
 800d9a6:	6923      	ldreq	r3, [r4, #16]
 800d9a8:	3410      	addne	r4, #16
 800d9aa:	61ab      	streq	r3, [r5, #24]
 800d9ac:	6963      	ldreq	r3, [r4, #20]
 800d9ae:	bf02      	ittt	eq
 800d9b0:	f105 0020 	addeq.w	r0, r5, #32
 800d9b4:	61eb      	streq	r3, [r5, #28]
 800d9b6:	3418      	addeq	r4, #24
 800d9b8:	e7e4      	b.n	800d984 <_realloc_r+0x264>
 800d9ba:	4621      	mov	r1, r4
 800d9bc:	f7ff fb62 	bl	800d084 <memmove>
 800d9c0:	e7e6      	b.n	800d990 <_realloc_r+0x270>
 800d9c2:	4648      	mov	r0, r9
 800d9c4:	f7fb f8a8 	bl	8008b18 <_malloc_r>
 800d9c8:	4683      	mov	fp, r0
 800d9ca:	2800      	cmp	r0, #0
 800d9cc:	f43f af4f 	beq.w	800d86e <_realloc_r+0x14e>
 800d9d0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d9d4:	f1a0 0208 	sub.w	r2, r0, #8
 800d9d8:	f023 0301 	bic.w	r3, r3, #1
 800d9dc:	4453      	add	r3, sl
 800d9de:	4293      	cmp	r3, r2
 800d9e0:	d105      	bne.n	800d9ee <_realloc_r+0x2ce>
 800d9e2:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800d9e6:	f027 0703 	bic.w	r7, r7, #3
 800d9ea:	4437      	add	r7, r6
 800d9ec:	e6fa      	b.n	800d7e4 <_realloc_r+0xc4>
 800d9ee:	1f32      	subs	r2, r6, #4
 800d9f0:	2a24      	cmp	r2, #36	; 0x24
 800d9f2:	d831      	bhi.n	800da58 <_realloc_r+0x338>
 800d9f4:	2a13      	cmp	r2, #19
 800d9f6:	d92c      	bls.n	800da52 <_realloc_r+0x332>
 800d9f8:	6823      	ldr	r3, [r4, #0]
 800d9fa:	2a1b      	cmp	r2, #27
 800d9fc:	6003      	str	r3, [r0, #0]
 800d9fe:	6863      	ldr	r3, [r4, #4]
 800da00:	6043      	str	r3, [r0, #4]
 800da02:	d811      	bhi.n	800da28 <_realloc_r+0x308>
 800da04:	f104 0208 	add.w	r2, r4, #8
 800da08:	f100 0308 	add.w	r3, r0, #8
 800da0c:	6811      	ldr	r1, [r2, #0]
 800da0e:	6019      	str	r1, [r3, #0]
 800da10:	6851      	ldr	r1, [r2, #4]
 800da12:	6059      	str	r1, [r3, #4]
 800da14:	6892      	ldr	r2, [r2, #8]
 800da16:	609a      	str	r2, [r3, #8]
 800da18:	4621      	mov	r1, r4
 800da1a:	4648      	mov	r0, r9
 800da1c:	f7ff f878 	bl	800cb10 <_free_r>
 800da20:	e725      	b.n	800d86e <_realloc_r+0x14e>
 800da22:	bf00      	nop
 800da24:	20000488 	.word	0x20000488
 800da28:	68a3      	ldr	r3, [r4, #8]
 800da2a:	2a24      	cmp	r2, #36	; 0x24
 800da2c:	6083      	str	r3, [r0, #8]
 800da2e:	68e3      	ldr	r3, [r4, #12]
 800da30:	bf18      	it	ne
 800da32:	f104 0210 	addne.w	r2, r4, #16
 800da36:	60c3      	str	r3, [r0, #12]
 800da38:	bf09      	itett	eq
 800da3a:	6923      	ldreq	r3, [r4, #16]
 800da3c:	f100 0310 	addne.w	r3, r0, #16
 800da40:	6103      	streq	r3, [r0, #16]
 800da42:	6961      	ldreq	r1, [r4, #20]
 800da44:	bf02      	ittt	eq
 800da46:	f104 0218 	addeq.w	r2, r4, #24
 800da4a:	f100 0318 	addeq.w	r3, r0, #24
 800da4e:	6141      	streq	r1, [r0, #20]
 800da50:	e7dc      	b.n	800da0c <_realloc_r+0x2ec>
 800da52:	4603      	mov	r3, r0
 800da54:	4622      	mov	r2, r4
 800da56:	e7d9      	b.n	800da0c <_realloc_r+0x2ec>
 800da58:	4621      	mov	r1, r4
 800da5a:	f7ff fb13 	bl	800d084 <memmove>
 800da5e:	e7db      	b.n	800da18 <_realloc_r+0x2f8>
 800da60:	4637      	mov	r7, r6
 800da62:	e6bf      	b.n	800d7e4 <_realloc_r+0xc4>
 800da64:	4317      	orrs	r7, r2
 800da66:	606f      	str	r7, [r5, #4]
 800da68:	685a      	ldr	r2, [r3, #4]
 800da6a:	f042 0201 	orr.w	r2, r2, #1
 800da6e:	605a      	str	r2, [r3, #4]
 800da70:	e755      	b.n	800d91e <_realloc_r+0x1fe>
 800da72:	bf00      	nop

0800da74 <frexp>:
 800da74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da76:	4617      	mov	r7, r2
 800da78:	2200      	movs	r2, #0
 800da7a:	603a      	str	r2, [r7, #0]
 800da7c:	4a14      	ldr	r2, [pc, #80]	; (800dad0 <frexp+0x5c>)
 800da7e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800da82:	4296      	cmp	r6, r2
 800da84:	4604      	mov	r4, r0
 800da86:	460d      	mov	r5, r1
 800da88:	460b      	mov	r3, r1
 800da8a:	dc1e      	bgt.n	800daca <frexp+0x56>
 800da8c:	4602      	mov	r2, r0
 800da8e:	4332      	orrs	r2, r6
 800da90:	d01b      	beq.n	800daca <frexp+0x56>
 800da92:	4a10      	ldr	r2, [pc, #64]	; (800dad4 <frexp+0x60>)
 800da94:	400a      	ands	r2, r1
 800da96:	b952      	cbnz	r2, 800daae <frexp+0x3a>
 800da98:	2200      	movs	r2, #0
 800da9a:	4b0f      	ldr	r3, [pc, #60]	; (800dad8 <frexp+0x64>)
 800da9c:	f7f2 fd1c 	bl	80004d8 <__aeabi_dmul>
 800daa0:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800daa4:	4604      	mov	r4, r0
 800daa6:	460b      	mov	r3, r1
 800daa8:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800daac:	603a      	str	r2, [r7, #0]
 800daae:	683a      	ldr	r2, [r7, #0]
 800dab0:	1536      	asrs	r6, r6, #20
 800dab2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800dab6:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800daba:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800dabe:	4416      	add	r6, r2
 800dac0:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800dac4:	603e      	str	r6, [r7, #0]
 800dac6:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800daca:	4620      	mov	r0, r4
 800dacc:	4629      	mov	r1, r5
 800dace:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dad0:	7fefffff 	.word	0x7fefffff
 800dad4:	7ff00000 	.word	0x7ff00000
 800dad8:	43500000 	.word	0x43500000

0800dadc <__sread>:
 800dadc:	b510      	push	{r4, lr}
 800dade:	460c      	mov	r4, r1
 800dae0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dae4:	f000 ffd6 	bl	800ea94 <_read_r>
 800dae8:	2800      	cmp	r0, #0
 800daea:	bfab      	itete	ge
 800daec:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800daee:	89a3      	ldrhlt	r3, [r4, #12]
 800daf0:	181b      	addge	r3, r3, r0
 800daf2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800daf6:	bfac      	ite	ge
 800daf8:	6523      	strge	r3, [r4, #80]	; 0x50
 800dafa:	81a3      	strhlt	r3, [r4, #12]
 800dafc:	bd10      	pop	{r4, pc}

0800dafe <__swrite>:
 800dafe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db02:	461f      	mov	r7, r3
 800db04:	898b      	ldrh	r3, [r1, #12]
 800db06:	4605      	mov	r5, r0
 800db08:	05db      	lsls	r3, r3, #23
 800db0a:	460c      	mov	r4, r1
 800db0c:	4616      	mov	r6, r2
 800db0e:	d505      	bpl.n	800db1c <__swrite+0x1e>
 800db10:	2302      	movs	r3, #2
 800db12:	2200      	movs	r2, #0
 800db14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db18:	f000 ff98 	bl	800ea4c <_lseek_r>
 800db1c:	89a3      	ldrh	r3, [r4, #12]
 800db1e:	4632      	mov	r2, r6
 800db20:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800db24:	81a3      	strh	r3, [r4, #12]
 800db26:	4628      	mov	r0, r5
 800db28:	463b      	mov	r3, r7
 800db2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800db2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db32:	f000 bde1 	b.w	800e6f8 <_write_r>

0800db36 <__sseek>:
 800db36:	b510      	push	{r4, lr}
 800db38:	460c      	mov	r4, r1
 800db3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db3e:	f000 ff85 	bl	800ea4c <_lseek_r>
 800db42:	1c43      	adds	r3, r0, #1
 800db44:	89a3      	ldrh	r3, [r4, #12]
 800db46:	bf15      	itete	ne
 800db48:	6520      	strne	r0, [r4, #80]	; 0x50
 800db4a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800db4e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800db52:	81a3      	strheq	r3, [r4, #12]
 800db54:	bf18      	it	ne
 800db56:	81a3      	strhne	r3, [r4, #12]
 800db58:	bd10      	pop	{r4, pc}

0800db5a <__sclose>:
 800db5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db5e:	f000 be69 	b.w	800e834 <_close_r>

0800db62 <strncpy>:
 800db62:	4603      	mov	r3, r0
 800db64:	b510      	push	{r4, lr}
 800db66:	3901      	subs	r1, #1
 800db68:	b132      	cbz	r2, 800db78 <strncpy+0x16>
 800db6a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800db6e:	3a01      	subs	r2, #1
 800db70:	f803 4b01 	strb.w	r4, [r3], #1
 800db74:	2c00      	cmp	r4, #0
 800db76:	d1f7      	bne.n	800db68 <strncpy+0x6>
 800db78:	2100      	movs	r1, #0
 800db7a:	441a      	add	r2, r3
 800db7c:	4293      	cmp	r3, r2
 800db7e:	d100      	bne.n	800db82 <strncpy+0x20>
 800db80:	bd10      	pop	{r4, pc}
 800db82:	f803 1b01 	strb.w	r1, [r3], #1
 800db86:	e7f9      	b.n	800db7c <strncpy+0x1a>

0800db88 <__ssprint_r>:
 800db88:	6893      	ldr	r3, [r2, #8]
 800db8a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db8e:	4680      	mov	r8, r0
 800db90:	460c      	mov	r4, r1
 800db92:	4617      	mov	r7, r2
 800db94:	2b00      	cmp	r3, #0
 800db96:	d061      	beq.n	800dc5c <__ssprint_r+0xd4>
 800db98:	2300      	movs	r3, #0
 800db9a:	469b      	mov	fp, r3
 800db9c:	f8d2 a000 	ldr.w	sl, [r2]
 800dba0:	9301      	str	r3, [sp, #4]
 800dba2:	f1bb 0f00 	cmp.w	fp, #0
 800dba6:	d02b      	beq.n	800dc00 <__ssprint_r+0x78>
 800dba8:	68a6      	ldr	r6, [r4, #8]
 800dbaa:	45b3      	cmp	fp, r6
 800dbac:	d342      	bcc.n	800dc34 <__ssprint_r+0xac>
 800dbae:	89a2      	ldrh	r2, [r4, #12]
 800dbb0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dbb4:	d03e      	beq.n	800dc34 <__ssprint_r+0xac>
 800dbb6:	6825      	ldr	r5, [r4, #0]
 800dbb8:	6921      	ldr	r1, [r4, #16]
 800dbba:	eba5 0901 	sub.w	r9, r5, r1
 800dbbe:	6965      	ldr	r5, [r4, #20]
 800dbc0:	f109 0001 	add.w	r0, r9, #1
 800dbc4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dbc8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dbcc:	106d      	asrs	r5, r5, #1
 800dbce:	4458      	add	r0, fp
 800dbd0:	4285      	cmp	r5, r0
 800dbd2:	bf38      	it	cc
 800dbd4:	4605      	movcc	r5, r0
 800dbd6:	0553      	lsls	r3, r2, #21
 800dbd8:	d545      	bpl.n	800dc66 <__ssprint_r+0xde>
 800dbda:	4629      	mov	r1, r5
 800dbdc:	4640      	mov	r0, r8
 800dbde:	f7fa ff9b 	bl	8008b18 <_malloc_r>
 800dbe2:	4606      	mov	r6, r0
 800dbe4:	b9a0      	cbnz	r0, 800dc10 <__ssprint_r+0x88>
 800dbe6:	230c      	movs	r3, #12
 800dbe8:	f8c8 3000 	str.w	r3, [r8]
 800dbec:	89a3      	ldrh	r3, [r4, #12]
 800dbee:	f04f 30ff 	mov.w	r0, #4294967295
 800dbf2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dbf6:	81a3      	strh	r3, [r4, #12]
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800dbfe:	e02f      	b.n	800dc60 <__ssprint_r+0xd8>
 800dc00:	f8da 3000 	ldr.w	r3, [sl]
 800dc04:	f8da b004 	ldr.w	fp, [sl, #4]
 800dc08:	9301      	str	r3, [sp, #4]
 800dc0a:	f10a 0a08 	add.w	sl, sl, #8
 800dc0e:	e7c8      	b.n	800dba2 <__ssprint_r+0x1a>
 800dc10:	464a      	mov	r2, r9
 800dc12:	6921      	ldr	r1, [r4, #16]
 800dc14:	f7ff fa28 	bl	800d068 <memcpy>
 800dc18:	89a2      	ldrh	r2, [r4, #12]
 800dc1a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800dc1e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800dc22:	81a2      	strh	r2, [r4, #12]
 800dc24:	6126      	str	r6, [r4, #16]
 800dc26:	444e      	add	r6, r9
 800dc28:	6026      	str	r6, [r4, #0]
 800dc2a:	465e      	mov	r6, fp
 800dc2c:	6165      	str	r5, [r4, #20]
 800dc2e:	eba5 0509 	sub.w	r5, r5, r9
 800dc32:	60a5      	str	r5, [r4, #8]
 800dc34:	455e      	cmp	r6, fp
 800dc36:	bf28      	it	cs
 800dc38:	465e      	movcs	r6, fp
 800dc3a:	9901      	ldr	r1, [sp, #4]
 800dc3c:	4632      	mov	r2, r6
 800dc3e:	6820      	ldr	r0, [r4, #0]
 800dc40:	f7ff fa20 	bl	800d084 <memmove>
 800dc44:	68a2      	ldr	r2, [r4, #8]
 800dc46:	1b92      	subs	r2, r2, r6
 800dc48:	60a2      	str	r2, [r4, #8]
 800dc4a:	6822      	ldr	r2, [r4, #0]
 800dc4c:	4432      	add	r2, r6
 800dc4e:	6022      	str	r2, [r4, #0]
 800dc50:	68ba      	ldr	r2, [r7, #8]
 800dc52:	eba2 030b 	sub.w	r3, r2, fp
 800dc56:	60bb      	str	r3, [r7, #8]
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d1d1      	bne.n	800dc00 <__ssprint_r+0x78>
 800dc5c:	2000      	movs	r0, #0
 800dc5e:	6078      	str	r0, [r7, #4]
 800dc60:	b003      	add	sp, #12
 800dc62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc66:	462a      	mov	r2, r5
 800dc68:	4640      	mov	r0, r8
 800dc6a:	f7ff fd59 	bl	800d720 <_realloc_r>
 800dc6e:	4606      	mov	r6, r0
 800dc70:	2800      	cmp	r0, #0
 800dc72:	d1d7      	bne.n	800dc24 <__ssprint_r+0x9c>
 800dc74:	4640      	mov	r0, r8
 800dc76:	6921      	ldr	r1, [r4, #16]
 800dc78:	f7fe ff4a 	bl	800cb10 <_free_r>
 800dc7c:	e7b3      	b.n	800dbe6 <__ssprint_r+0x5e>

0800dc7e <__sprint_r>:
 800dc7e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc82:	6893      	ldr	r3, [r2, #8]
 800dc84:	4680      	mov	r8, r0
 800dc86:	460f      	mov	r7, r1
 800dc88:	4614      	mov	r4, r2
 800dc8a:	b91b      	cbnz	r3, 800dc94 <__sprint_r+0x16>
 800dc8c:	4618      	mov	r0, r3
 800dc8e:	6053      	str	r3, [r2, #4]
 800dc90:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc94:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800dc96:	049d      	lsls	r5, r3, #18
 800dc98:	d520      	bpl.n	800dcdc <__sprint_r+0x5e>
 800dc9a:	6815      	ldr	r5, [r2, #0]
 800dc9c:	3508      	adds	r5, #8
 800dc9e:	f04f 0900 	mov.w	r9, #0
 800dca2:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800dca6:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800dcaa:	45ca      	cmp	sl, r9
 800dcac:	dc0b      	bgt.n	800dcc6 <__sprint_r+0x48>
 800dcae:	68a0      	ldr	r0, [r4, #8]
 800dcb0:	f026 0603 	bic.w	r6, r6, #3
 800dcb4:	1b80      	subs	r0, r0, r6
 800dcb6:	60a0      	str	r0, [r4, #8]
 800dcb8:	3508      	adds	r5, #8
 800dcba:	2800      	cmp	r0, #0
 800dcbc:	d1ef      	bne.n	800dc9e <__sprint_r+0x20>
 800dcbe:	2300      	movs	r3, #0
 800dcc0:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800dcc4:	e7e4      	b.n	800dc90 <__sprint_r+0x12>
 800dcc6:	463a      	mov	r2, r7
 800dcc8:	4640      	mov	r0, r8
 800dcca:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800dcce:	f000 fe6c 	bl	800e9aa <_fputwc_r>
 800dcd2:	1c43      	adds	r3, r0, #1
 800dcd4:	d0f3      	beq.n	800dcbe <__sprint_r+0x40>
 800dcd6:	f109 0901 	add.w	r9, r9, #1
 800dcda:	e7e6      	b.n	800dcaa <__sprint_r+0x2c>
 800dcdc:	f7fe ffd8 	bl	800cc90 <__sfvwrite_r>
 800dce0:	e7ed      	b.n	800dcbe <__sprint_r+0x40>
	...

0800dce4 <_vfiprintf_r>:
 800dce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dce8:	b0bb      	sub	sp, #236	; 0xec
 800dcea:	460f      	mov	r7, r1
 800dcec:	461d      	mov	r5, r3
 800dcee:	461c      	mov	r4, r3
 800dcf0:	4681      	mov	r9, r0
 800dcf2:	9202      	str	r2, [sp, #8]
 800dcf4:	b118      	cbz	r0, 800dcfe <_vfiprintf_r+0x1a>
 800dcf6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800dcf8:	b90b      	cbnz	r3, 800dcfe <_vfiprintf_r+0x1a>
 800dcfa:	f7fe fe79 	bl	800c9f0 <__sinit>
 800dcfe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dd00:	07d8      	lsls	r0, r3, #31
 800dd02:	d405      	bmi.n	800dd10 <_vfiprintf_r+0x2c>
 800dd04:	89bb      	ldrh	r3, [r7, #12]
 800dd06:	0599      	lsls	r1, r3, #22
 800dd08:	d402      	bmi.n	800dd10 <_vfiprintf_r+0x2c>
 800dd0a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800dd0c:	f7ff f930 	bl	800cf70 <__retarget_lock_acquire_recursive>
 800dd10:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800dd14:	049a      	lsls	r2, r3, #18
 800dd16:	d406      	bmi.n	800dd26 <_vfiprintf_r+0x42>
 800dd18:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800dd1c:	81bb      	strh	r3, [r7, #12]
 800dd1e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dd20:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800dd24:	667b      	str	r3, [r7, #100]	; 0x64
 800dd26:	89bb      	ldrh	r3, [r7, #12]
 800dd28:	071e      	lsls	r6, r3, #28
 800dd2a:	d501      	bpl.n	800dd30 <_vfiprintf_r+0x4c>
 800dd2c:	693b      	ldr	r3, [r7, #16]
 800dd2e:	b9ab      	cbnz	r3, 800dd5c <_vfiprintf_r+0x78>
 800dd30:	4639      	mov	r1, r7
 800dd32:	4648      	mov	r0, r9
 800dd34:	f7fd feae 	bl	800ba94 <__swsetup_r>
 800dd38:	b180      	cbz	r0, 800dd5c <_vfiprintf_r+0x78>
 800dd3a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dd3c:	07d8      	lsls	r0, r3, #31
 800dd3e:	d506      	bpl.n	800dd4e <_vfiprintf_r+0x6a>
 800dd40:	f04f 33ff 	mov.w	r3, #4294967295
 800dd44:	9303      	str	r3, [sp, #12]
 800dd46:	9803      	ldr	r0, [sp, #12]
 800dd48:	b03b      	add	sp, #236	; 0xec
 800dd4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd4e:	89bb      	ldrh	r3, [r7, #12]
 800dd50:	0599      	lsls	r1, r3, #22
 800dd52:	d4f5      	bmi.n	800dd40 <_vfiprintf_r+0x5c>
 800dd54:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800dd56:	f7ff f90c 	bl	800cf72 <__retarget_lock_release_recursive>
 800dd5a:	e7f1      	b.n	800dd40 <_vfiprintf_r+0x5c>
 800dd5c:	89bb      	ldrh	r3, [r7, #12]
 800dd5e:	f003 021a 	and.w	r2, r3, #26
 800dd62:	2a0a      	cmp	r2, #10
 800dd64:	d113      	bne.n	800dd8e <_vfiprintf_r+0xaa>
 800dd66:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800dd6a:	2a00      	cmp	r2, #0
 800dd6c:	db0f      	blt.n	800dd8e <_vfiprintf_r+0xaa>
 800dd6e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800dd70:	07d2      	lsls	r2, r2, #31
 800dd72:	d404      	bmi.n	800dd7e <_vfiprintf_r+0x9a>
 800dd74:	059e      	lsls	r6, r3, #22
 800dd76:	d402      	bmi.n	800dd7e <_vfiprintf_r+0x9a>
 800dd78:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800dd7a:	f7ff f8fa 	bl	800cf72 <__retarget_lock_release_recursive>
 800dd7e:	462b      	mov	r3, r5
 800dd80:	4639      	mov	r1, r7
 800dd82:	4648      	mov	r0, r9
 800dd84:	9a02      	ldr	r2, [sp, #8]
 800dd86:	f000 fc2d 	bl	800e5e4 <__sbprintf>
 800dd8a:	9003      	str	r0, [sp, #12]
 800dd8c:	e7db      	b.n	800dd46 <_vfiprintf_r+0x62>
 800dd8e:	2300      	movs	r3, #0
 800dd90:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800dd94:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800dd98:	ae11      	add	r6, sp, #68	; 0x44
 800dd9a:	960e      	str	r6, [sp, #56]	; 0x38
 800dd9c:	9308      	str	r3, [sp, #32]
 800dd9e:	930a      	str	r3, [sp, #40]	; 0x28
 800dda0:	9303      	str	r3, [sp, #12]
 800dda2:	9b02      	ldr	r3, [sp, #8]
 800dda4:	461d      	mov	r5, r3
 800dda6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ddaa:	b10a      	cbz	r2, 800ddb0 <_vfiprintf_r+0xcc>
 800ddac:	2a25      	cmp	r2, #37	; 0x25
 800ddae:	d1f9      	bne.n	800dda4 <_vfiprintf_r+0xc0>
 800ddb0:	9b02      	ldr	r3, [sp, #8]
 800ddb2:	ebb5 0803 	subs.w	r8, r5, r3
 800ddb6:	d00d      	beq.n	800ddd4 <_vfiprintf_r+0xf0>
 800ddb8:	e9c6 3800 	strd	r3, r8, [r6]
 800ddbc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ddbe:	4443      	add	r3, r8
 800ddc0:	9310      	str	r3, [sp, #64]	; 0x40
 800ddc2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ddc4:	3301      	adds	r3, #1
 800ddc6:	2b07      	cmp	r3, #7
 800ddc8:	930f      	str	r3, [sp, #60]	; 0x3c
 800ddca:	dc75      	bgt.n	800deb8 <_vfiprintf_r+0x1d4>
 800ddcc:	3608      	adds	r6, #8
 800ddce:	9b03      	ldr	r3, [sp, #12]
 800ddd0:	4443      	add	r3, r8
 800ddd2:	9303      	str	r3, [sp, #12]
 800ddd4:	782b      	ldrb	r3, [r5, #0]
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	f000 83c6 	beq.w	800e568 <_vfiprintf_r+0x884>
 800dddc:	2300      	movs	r3, #0
 800ddde:	f04f 31ff 	mov.w	r1, #4294967295
 800dde2:	469a      	mov	sl, r3
 800dde4:	1c6a      	adds	r2, r5, #1
 800dde6:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ddea:	9101      	str	r1, [sp, #4]
 800ddec:	9304      	str	r3, [sp, #16]
 800ddee:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ddf2:	9202      	str	r2, [sp, #8]
 800ddf4:	f1a3 0220 	sub.w	r2, r3, #32
 800ddf8:	2a5a      	cmp	r2, #90	; 0x5a
 800ddfa:	f200 830e 	bhi.w	800e41a <_vfiprintf_r+0x736>
 800ddfe:	e8df f012 	tbh	[pc, r2, lsl #1]
 800de02:	0098      	.short	0x0098
 800de04:	030c030c 	.word	0x030c030c
 800de08:	030c00a0 	.word	0x030c00a0
 800de0c:	030c030c 	.word	0x030c030c
 800de10:	030c0080 	.word	0x030c0080
 800de14:	00a3030c 	.word	0x00a3030c
 800de18:	030c00ad 	.word	0x030c00ad
 800de1c:	00af00aa 	.word	0x00af00aa
 800de20:	00ca030c 	.word	0x00ca030c
 800de24:	00cd00cd 	.word	0x00cd00cd
 800de28:	00cd00cd 	.word	0x00cd00cd
 800de2c:	00cd00cd 	.word	0x00cd00cd
 800de30:	00cd00cd 	.word	0x00cd00cd
 800de34:	030c00cd 	.word	0x030c00cd
 800de38:	030c030c 	.word	0x030c030c
 800de3c:	030c030c 	.word	0x030c030c
 800de40:	030c030c 	.word	0x030c030c
 800de44:	030c030c 	.word	0x030c030c
 800de48:	010500f7 	.word	0x010500f7
 800de4c:	030c030c 	.word	0x030c030c
 800de50:	030c030c 	.word	0x030c030c
 800de54:	030c030c 	.word	0x030c030c
 800de58:	030c030c 	.word	0x030c030c
 800de5c:	030c030c 	.word	0x030c030c
 800de60:	030c014b 	.word	0x030c014b
 800de64:	030c030c 	.word	0x030c030c
 800de68:	030c0191 	.word	0x030c0191
 800de6c:	030c026f 	.word	0x030c026f
 800de70:	028d030c 	.word	0x028d030c
 800de74:	030c030c 	.word	0x030c030c
 800de78:	030c030c 	.word	0x030c030c
 800de7c:	030c030c 	.word	0x030c030c
 800de80:	030c030c 	.word	0x030c030c
 800de84:	030c030c 	.word	0x030c030c
 800de88:	010700f7 	.word	0x010700f7
 800de8c:	030c030c 	.word	0x030c030c
 800de90:	00dd030c 	.word	0x00dd030c
 800de94:	00f10107 	.word	0x00f10107
 800de98:	00ea030c 	.word	0x00ea030c
 800de9c:	012e030c 	.word	0x012e030c
 800dea0:	0180014d 	.word	0x0180014d
 800dea4:	030c00f1 	.word	0x030c00f1
 800dea8:	00960191 	.word	0x00960191
 800deac:	030c0271 	.word	0x030c0271
 800deb0:	0065030c 	.word	0x0065030c
 800deb4:	0096030c 	.word	0x0096030c
 800deb8:	4639      	mov	r1, r7
 800deba:	4648      	mov	r0, r9
 800debc:	aa0e      	add	r2, sp, #56	; 0x38
 800debe:	f7ff fede 	bl	800dc7e <__sprint_r>
 800dec2:	2800      	cmp	r0, #0
 800dec4:	f040 832f 	bne.w	800e526 <_vfiprintf_r+0x842>
 800dec8:	ae11      	add	r6, sp, #68	; 0x44
 800deca:	e780      	b.n	800ddce <_vfiprintf_r+0xea>
 800decc:	4a94      	ldr	r2, [pc, #592]	; (800e120 <_vfiprintf_r+0x43c>)
 800dece:	f01a 0f20 	tst.w	sl, #32
 800ded2:	9206      	str	r2, [sp, #24]
 800ded4:	f000 8224 	beq.w	800e320 <_vfiprintf_r+0x63c>
 800ded8:	3407      	adds	r4, #7
 800deda:	f024 0b07 	bic.w	fp, r4, #7
 800dede:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800dee2:	f01a 0f01 	tst.w	sl, #1
 800dee6:	d009      	beq.n	800defc <_vfiprintf_r+0x218>
 800dee8:	ea54 0205 	orrs.w	r2, r4, r5
 800deec:	bf1f      	itttt	ne
 800deee:	2230      	movne	r2, #48	; 0x30
 800def0:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800def4:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800def8:	f04a 0a02 	orrne.w	sl, sl, #2
 800defc:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800df00:	e10b      	b.n	800e11a <_vfiprintf_r+0x436>
 800df02:	4648      	mov	r0, r9
 800df04:	f7ff f82e 	bl	800cf64 <_localeconv_r>
 800df08:	6843      	ldr	r3, [r0, #4]
 800df0a:	4618      	mov	r0, r3
 800df0c:	930a      	str	r3, [sp, #40]	; 0x28
 800df0e:	f7f2 f91f 	bl	8000150 <strlen>
 800df12:	9008      	str	r0, [sp, #32]
 800df14:	4648      	mov	r0, r9
 800df16:	f7ff f825 	bl	800cf64 <_localeconv_r>
 800df1a:	6883      	ldr	r3, [r0, #8]
 800df1c:	9307      	str	r3, [sp, #28]
 800df1e:	9b08      	ldr	r3, [sp, #32]
 800df20:	b12b      	cbz	r3, 800df2e <_vfiprintf_r+0x24a>
 800df22:	9b07      	ldr	r3, [sp, #28]
 800df24:	b11b      	cbz	r3, 800df2e <_vfiprintf_r+0x24a>
 800df26:	781b      	ldrb	r3, [r3, #0]
 800df28:	b10b      	cbz	r3, 800df2e <_vfiprintf_r+0x24a>
 800df2a:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800df2e:	9a02      	ldr	r2, [sp, #8]
 800df30:	e75d      	b.n	800ddee <_vfiprintf_r+0x10a>
 800df32:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800df36:	2b00      	cmp	r3, #0
 800df38:	d1f9      	bne.n	800df2e <_vfiprintf_r+0x24a>
 800df3a:	2320      	movs	r3, #32
 800df3c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800df40:	e7f5      	b.n	800df2e <_vfiprintf_r+0x24a>
 800df42:	f04a 0a01 	orr.w	sl, sl, #1
 800df46:	e7f2      	b.n	800df2e <_vfiprintf_r+0x24a>
 800df48:	f854 3b04 	ldr.w	r3, [r4], #4
 800df4c:	2b00      	cmp	r3, #0
 800df4e:	9304      	str	r3, [sp, #16]
 800df50:	daed      	bge.n	800df2e <_vfiprintf_r+0x24a>
 800df52:	425b      	negs	r3, r3
 800df54:	9304      	str	r3, [sp, #16]
 800df56:	f04a 0a04 	orr.w	sl, sl, #4
 800df5a:	e7e8      	b.n	800df2e <_vfiprintf_r+0x24a>
 800df5c:	232b      	movs	r3, #43	; 0x2b
 800df5e:	e7ed      	b.n	800df3c <_vfiprintf_r+0x258>
 800df60:	9a02      	ldr	r2, [sp, #8]
 800df62:	f812 3b01 	ldrb.w	r3, [r2], #1
 800df66:	2b2a      	cmp	r3, #42	; 0x2a
 800df68:	d112      	bne.n	800df90 <_vfiprintf_r+0x2ac>
 800df6a:	f854 0b04 	ldr.w	r0, [r4], #4
 800df6e:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800df72:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800df76:	e7da      	b.n	800df2e <_vfiprintf_r+0x24a>
 800df78:	200a      	movs	r0, #10
 800df7a:	9b01      	ldr	r3, [sp, #4]
 800df7c:	fb00 1303 	mla	r3, r0, r3, r1
 800df80:	9301      	str	r3, [sp, #4]
 800df82:	f812 3b01 	ldrb.w	r3, [r2], #1
 800df86:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800df8a:	2909      	cmp	r1, #9
 800df8c:	d9f4      	bls.n	800df78 <_vfiprintf_r+0x294>
 800df8e:	e730      	b.n	800ddf2 <_vfiprintf_r+0x10e>
 800df90:	2100      	movs	r1, #0
 800df92:	9101      	str	r1, [sp, #4]
 800df94:	e7f7      	b.n	800df86 <_vfiprintf_r+0x2a2>
 800df96:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800df9a:	e7c8      	b.n	800df2e <_vfiprintf_r+0x24a>
 800df9c:	2100      	movs	r1, #0
 800df9e:	9a02      	ldr	r2, [sp, #8]
 800dfa0:	9104      	str	r1, [sp, #16]
 800dfa2:	200a      	movs	r0, #10
 800dfa4:	9904      	ldr	r1, [sp, #16]
 800dfa6:	3b30      	subs	r3, #48	; 0x30
 800dfa8:	fb00 3301 	mla	r3, r0, r1, r3
 800dfac:	9304      	str	r3, [sp, #16]
 800dfae:	f812 3b01 	ldrb.w	r3, [r2], #1
 800dfb2:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800dfb6:	2909      	cmp	r1, #9
 800dfb8:	d9f3      	bls.n	800dfa2 <_vfiprintf_r+0x2be>
 800dfba:	e71a      	b.n	800ddf2 <_vfiprintf_r+0x10e>
 800dfbc:	9b02      	ldr	r3, [sp, #8]
 800dfbe:	781b      	ldrb	r3, [r3, #0]
 800dfc0:	2b68      	cmp	r3, #104	; 0x68
 800dfc2:	bf01      	itttt	eq
 800dfc4:	9b02      	ldreq	r3, [sp, #8]
 800dfc6:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800dfca:	3301      	addeq	r3, #1
 800dfcc:	9302      	streq	r3, [sp, #8]
 800dfce:	bf18      	it	ne
 800dfd0:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800dfd4:	e7ab      	b.n	800df2e <_vfiprintf_r+0x24a>
 800dfd6:	9b02      	ldr	r3, [sp, #8]
 800dfd8:	781b      	ldrb	r3, [r3, #0]
 800dfda:	2b6c      	cmp	r3, #108	; 0x6c
 800dfdc:	d105      	bne.n	800dfea <_vfiprintf_r+0x306>
 800dfde:	9b02      	ldr	r3, [sp, #8]
 800dfe0:	3301      	adds	r3, #1
 800dfe2:	9302      	str	r3, [sp, #8]
 800dfe4:	f04a 0a20 	orr.w	sl, sl, #32
 800dfe8:	e7a1      	b.n	800df2e <_vfiprintf_r+0x24a>
 800dfea:	f04a 0a10 	orr.w	sl, sl, #16
 800dfee:	e79e      	b.n	800df2e <_vfiprintf_r+0x24a>
 800dff0:	46a3      	mov	fp, r4
 800dff2:	2100      	movs	r1, #0
 800dff4:	f85b 3b04 	ldr.w	r3, [fp], #4
 800dff8:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800dffc:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800e000:	2301      	movs	r3, #1
 800e002:	460d      	mov	r5, r1
 800e004:	9301      	str	r3, [sp, #4]
 800e006:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800e00a:	e0a0      	b.n	800e14e <_vfiprintf_r+0x46a>
 800e00c:	f04a 0a10 	orr.w	sl, sl, #16
 800e010:	f01a 0f20 	tst.w	sl, #32
 800e014:	d010      	beq.n	800e038 <_vfiprintf_r+0x354>
 800e016:	3407      	adds	r4, #7
 800e018:	f024 0b07 	bic.w	fp, r4, #7
 800e01c:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e020:	2c00      	cmp	r4, #0
 800e022:	f175 0300 	sbcs.w	r3, r5, #0
 800e026:	da05      	bge.n	800e034 <_vfiprintf_r+0x350>
 800e028:	232d      	movs	r3, #45	; 0x2d
 800e02a:	4264      	negs	r4, r4
 800e02c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800e030:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800e034:	2301      	movs	r3, #1
 800e036:	e03f      	b.n	800e0b8 <_vfiprintf_r+0x3d4>
 800e038:	f01a 0f10 	tst.w	sl, #16
 800e03c:	f104 0b04 	add.w	fp, r4, #4
 800e040:	d002      	beq.n	800e048 <_vfiprintf_r+0x364>
 800e042:	6824      	ldr	r4, [r4, #0]
 800e044:	17e5      	asrs	r5, r4, #31
 800e046:	e7eb      	b.n	800e020 <_vfiprintf_r+0x33c>
 800e048:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e04c:	6824      	ldr	r4, [r4, #0]
 800e04e:	d001      	beq.n	800e054 <_vfiprintf_r+0x370>
 800e050:	b224      	sxth	r4, r4
 800e052:	e7f7      	b.n	800e044 <_vfiprintf_r+0x360>
 800e054:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e058:	bf18      	it	ne
 800e05a:	b264      	sxtbne	r4, r4
 800e05c:	e7f2      	b.n	800e044 <_vfiprintf_r+0x360>
 800e05e:	f01a 0f20 	tst.w	sl, #32
 800e062:	f854 3b04 	ldr.w	r3, [r4], #4
 800e066:	d005      	beq.n	800e074 <_vfiprintf_r+0x390>
 800e068:	9a03      	ldr	r2, [sp, #12]
 800e06a:	4610      	mov	r0, r2
 800e06c:	17d1      	asrs	r1, r2, #31
 800e06e:	e9c3 0100 	strd	r0, r1, [r3]
 800e072:	e696      	b.n	800dda2 <_vfiprintf_r+0xbe>
 800e074:	f01a 0f10 	tst.w	sl, #16
 800e078:	d002      	beq.n	800e080 <_vfiprintf_r+0x39c>
 800e07a:	9a03      	ldr	r2, [sp, #12]
 800e07c:	601a      	str	r2, [r3, #0]
 800e07e:	e690      	b.n	800dda2 <_vfiprintf_r+0xbe>
 800e080:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e084:	d002      	beq.n	800e08c <_vfiprintf_r+0x3a8>
 800e086:	9a03      	ldr	r2, [sp, #12]
 800e088:	801a      	strh	r2, [r3, #0]
 800e08a:	e68a      	b.n	800dda2 <_vfiprintf_r+0xbe>
 800e08c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e090:	d0f3      	beq.n	800e07a <_vfiprintf_r+0x396>
 800e092:	9a03      	ldr	r2, [sp, #12]
 800e094:	701a      	strb	r2, [r3, #0]
 800e096:	e684      	b.n	800dda2 <_vfiprintf_r+0xbe>
 800e098:	f04a 0a10 	orr.w	sl, sl, #16
 800e09c:	f01a 0f20 	tst.w	sl, #32
 800e0a0:	d01d      	beq.n	800e0de <_vfiprintf_r+0x3fa>
 800e0a2:	3407      	adds	r4, #7
 800e0a4:	f024 0b07 	bic.w	fp, r4, #7
 800e0a8:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e0ac:	2300      	movs	r3, #0
 800e0ae:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800e0b2:	2200      	movs	r2, #0
 800e0b4:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800e0b8:	9a01      	ldr	r2, [sp, #4]
 800e0ba:	3201      	adds	r2, #1
 800e0bc:	f000 8261 	beq.w	800e582 <_vfiprintf_r+0x89e>
 800e0c0:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800e0c4:	9205      	str	r2, [sp, #20]
 800e0c6:	ea54 0205 	orrs.w	r2, r4, r5
 800e0ca:	f040 8260 	bne.w	800e58e <_vfiprintf_r+0x8aa>
 800e0ce:	9a01      	ldr	r2, [sp, #4]
 800e0d0:	2a00      	cmp	r2, #0
 800e0d2:	f000 8197 	beq.w	800e404 <_vfiprintf_r+0x720>
 800e0d6:	2b01      	cmp	r3, #1
 800e0d8:	f040 825c 	bne.w	800e594 <_vfiprintf_r+0x8b0>
 800e0dc:	e136      	b.n	800e34c <_vfiprintf_r+0x668>
 800e0de:	f01a 0f10 	tst.w	sl, #16
 800e0e2:	f104 0b04 	add.w	fp, r4, #4
 800e0e6:	d001      	beq.n	800e0ec <_vfiprintf_r+0x408>
 800e0e8:	6824      	ldr	r4, [r4, #0]
 800e0ea:	e003      	b.n	800e0f4 <_vfiprintf_r+0x410>
 800e0ec:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e0f0:	d002      	beq.n	800e0f8 <_vfiprintf_r+0x414>
 800e0f2:	8824      	ldrh	r4, [r4, #0]
 800e0f4:	2500      	movs	r5, #0
 800e0f6:	e7d9      	b.n	800e0ac <_vfiprintf_r+0x3c8>
 800e0f8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e0fc:	d0f4      	beq.n	800e0e8 <_vfiprintf_r+0x404>
 800e0fe:	7824      	ldrb	r4, [r4, #0]
 800e100:	e7f8      	b.n	800e0f4 <_vfiprintf_r+0x410>
 800e102:	f647 0330 	movw	r3, #30768	; 0x7830
 800e106:	46a3      	mov	fp, r4
 800e108:	2500      	movs	r5, #0
 800e10a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800e10e:	4b04      	ldr	r3, [pc, #16]	; (800e120 <_vfiprintf_r+0x43c>)
 800e110:	f85b 4b04 	ldr.w	r4, [fp], #4
 800e114:	f04a 0a02 	orr.w	sl, sl, #2
 800e118:	9306      	str	r3, [sp, #24]
 800e11a:	2302      	movs	r3, #2
 800e11c:	e7c9      	b.n	800e0b2 <_vfiprintf_r+0x3ce>
 800e11e:	bf00      	nop
 800e120:	0801061c 	.word	0x0801061c
 800e124:	46a3      	mov	fp, r4
 800e126:	2500      	movs	r5, #0
 800e128:	9b01      	ldr	r3, [sp, #4]
 800e12a:	f85b 8b04 	ldr.w	r8, [fp], #4
 800e12e:	1c5c      	adds	r4, r3, #1
 800e130:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800e134:	f000 80cf 	beq.w	800e2d6 <_vfiprintf_r+0x5f2>
 800e138:	461a      	mov	r2, r3
 800e13a:	4629      	mov	r1, r5
 800e13c:	4640      	mov	r0, r8
 800e13e:	f7fe ff85 	bl	800d04c <memchr>
 800e142:	2800      	cmp	r0, #0
 800e144:	f000 8173 	beq.w	800e42e <_vfiprintf_r+0x74a>
 800e148:	eba0 0308 	sub.w	r3, r0, r8
 800e14c:	9301      	str	r3, [sp, #4]
 800e14e:	9b01      	ldr	r3, [sp, #4]
 800e150:	42ab      	cmp	r3, r5
 800e152:	bfb8      	it	lt
 800e154:	462b      	movlt	r3, r5
 800e156:	9305      	str	r3, [sp, #20]
 800e158:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e15c:	b113      	cbz	r3, 800e164 <_vfiprintf_r+0x480>
 800e15e:	9b05      	ldr	r3, [sp, #20]
 800e160:	3301      	adds	r3, #1
 800e162:	9305      	str	r3, [sp, #20]
 800e164:	f01a 0302 	ands.w	r3, sl, #2
 800e168:	9309      	str	r3, [sp, #36]	; 0x24
 800e16a:	bf1e      	ittt	ne
 800e16c:	9b05      	ldrne	r3, [sp, #20]
 800e16e:	3302      	addne	r3, #2
 800e170:	9305      	strne	r3, [sp, #20]
 800e172:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800e176:	930b      	str	r3, [sp, #44]	; 0x2c
 800e178:	d11f      	bne.n	800e1ba <_vfiprintf_r+0x4d6>
 800e17a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800e17e:	1a9c      	subs	r4, r3, r2
 800e180:	2c00      	cmp	r4, #0
 800e182:	dd1a      	ble.n	800e1ba <_vfiprintf_r+0x4d6>
 800e184:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800e188:	48b4      	ldr	r0, [pc, #720]	; (800e45c <_vfiprintf_r+0x778>)
 800e18a:	2c10      	cmp	r4, #16
 800e18c:	f103 0301 	add.w	r3, r3, #1
 800e190:	f106 0108 	add.w	r1, r6, #8
 800e194:	6030      	str	r0, [r6, #0]
 800e196:	f300 814c 	bgt.w	800e432 <_vfiprintf_r+0x74e>
 800e19a:	6074      	str	r4, [r6, #4]
 800e19c:	2b07      	cmp	r3, #7
 800e19e:	4414      	add	r4, r2
 800e1a0:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e1a4:	f340 8157 	ble.w	800e456 <_vfiprintf_r+0x772>
 800e1a8:	4639      	mov	r1, r7
 800e1aa:	4648      	mov	r0, r9
 800e1ac:	aa0e      	add	r2, sp, #56	; 0x38
 800e1ae:	f7ff fd66 	bl	800dc7e <__sprint_r>
 800e1b2:	2800      	cmp	r0, #0
 800e1b4:	f040 81b7 	bne.w	800e526 <_vfiprintf_r+0x842>
 800e1b8:	ae11      	add	r6, sp, #68	; 0x44
 800e1ba:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e1be:	b173      	cbz	r3, 800e1de <_vfiprintf_r+0x4fa>
 800e1c0:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800e1c4:	6032      	str	r2, [r6, #0]
 800e1c6:	2201      	movs	r2, #1
 800e1c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e1ca:	6072      	str	r2, [r6, #4]
 800e1cc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e1ce:	3301      	adds	r3, #1
 800e1d0:	3201      	adds	r2, #1
 800e1d2:	2b07      	cmp	r3, #7
 800e1d4:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e1d8:	f300 8146 	bgt.w	800e468 <_vfiprintf_r+0x784>
 800e1dc:	3608      	adds	r6, #8
 800e1de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1e0:	b16b      	cbz	r3, 800e1fe <_vfiprintf_r+0x51a>
 800e1e2:	aa0d      	add	r2, sp, #52	; 0x34
 800e1e4:	6032      	str	r2, [r6, #0]
 800e1e6:	2202      	movs	r2, #2
 800e1e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e1ea:	6072      	str	r2, [r6, #4]
 800e1ec:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e1ee:	3301      	adds	r3, #1
 800e1f0:	3202      	adds	r2, #2
 800e1f2:	2b07      	cmp	r3, #7
 800e1f4:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e1f8:	f300 813f 	bgt.w	800e47a <_vfiprintf_r+0x796>
 800e1fc:	3608      	adds	r6, #8
 800e1fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e200:	2b80      	cmp	r3, #128	; 0x80
 800e202:	d11f      	bne.n	800e244 <_vfiprintf_r+0x560>
 800e204:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800e208:	1a9c      	subs	r4, r3, r2
 800e20a:	2c00      	cmp	r4, #0
 800e20c:	dd1a      	ble.n	800e244 <_vfiprintf_r+0x560>
 800e20e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800e212:	4893      	ldr	r0, [pc, #588]	; (800e460 <_vfiprintf_r+0x77c>)
 800e214:	2c10      	cmp	r4, #16
 800e216:	f103 0301 	add.w	r3, r3, #1
 800e21a:	f106 0108 	add.w	r1, r6, #8
 800e21e:	6030      	str	r0, [r6, #0]
 800e220:	f300 8134 	bgt.w	800e48c <_vfiprintf_r+0x7a8>
 800e224:	6074      	str	r4, [r6, #4]
 800e226:	2b07      	cmp	r3, #7
 800e228:	4414      	add	r4, r2
 800e22a:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e22e:	f340 813f 	ble.w	800e4b0 <_vfiprintf_r+0x7cc>
 800e232:	4639      	mov	r1, r7
 800e234:	4648      	mov	r0, r9
 800e236:	aa0e      	add	r2, sp, #56	; 0x38
 800e238:	f7ff fd21 	bl	800dc7e <__sprint_r>
 800e23c:	2800      	cmp	r0, #0
 800e23e:	f040 8172 	bne.w	800e526 <_vfiprintf_r+0x842>
 800e242:	ae11      	add	r6, sp, #68	; 0x44
 800e244:	9b01      	ldr	r3, [sp, #4]
 800e246:	1aec      	subs	r4, r5, r3
 800e248:	2c00      	cmp	r4, #0
 800e24a:	dd1a      	ble.n	800e282 <_vfiprintf_r+0x59e>
 800e24c:	4d84      	ldr	r5, [pc, #528]	; (800e460 <_vfiprintf_r+0x77c>)
 800e24e:	2c10      	cmp	r4, #16
 800e250:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800e254:	f106 0208 	add.w	r2, r6, #8
 800e258:	f103 0301 	add.w	r3, r3, #1
 800e25c:	6035      	str	r5, [r6, #0]
 800e25e:	f300 8129 	bgt.w	800e4b4 <_vfiprintf_r+0x7d0>
 800e262:	6074      	str	r4, [r6, #4]
 800e264:	2b07      	cmp	r3, #7
 800e266:	440c      	add	r4, r1
 800e268:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e26c:	f340 8133 	ble.w	800e4d6 <_vfiprintf_r+0x7f2>
 800e270:	4639      	mov	r1, r7
 800e272:	4648      	mov	r0, r9
 800e274:	aa0e      	add	r2, sp, #56	; 0x38
 800e276:	f7ff fd02 	bl	800dc7e <__sprint_r>
 800e27a:	2800      	cmp	r0, #0
 800e27c:	f040 8153 	bne.w	800e526 <_vfiprintf_r+0x842>
 800e280:	ae11      	add	r6, sp, #68	; 0x44
 800e282:	9b01      	ldr	r3, [sp, #4]
 800e284:	9810      	ldr	r0, [sp, #64]	; 0x40
 800e286:	6073      	str	r3, [r6, #4]
 800e288:	4418      	add	r0, r3
 800e28a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e28c:	f8c6 8000 	str.w	r8, [r6]
 800e290:	3301      	adds	r3, #1
 800e292:	2b07      	cmp	r3, #7
 800e294:	9010      	str	r0, [sp, #64]	; 0x40
 800e296:	930f      	str	r3, [sp, #60]	; 0x3c
 800e298:	f300 811f 	bgt.w	800e4da <_vfiprintf_r+0x7f6>
 800e29c:	f106 0308 	add.w	r3, r6, #8
 800e2a0:	f01a 0f04 	tst.w	sl, #4
 800e2a4:	f040 8121 	bne.w	800e4ea <_vfiprintf_r+0x806>
 800e2a8:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800e2ac:	9905      	ldr	r1, [sp, #20]
 800e2ae:	428a      	cmp	r2, r1
 800e2b0:	bfac      	ite	ge
 800e2b2:	189b      	addge	r3, r3, r2
 800e2b4:	185b      	addlt	r3, r3, r1
 800e2b6:	9303      	str	r3, [sp, #12]
 800e2b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e2ba:	b13b      	cbz	r3, 800e2cc <_vfiprintf_r+0x5e8>
 800e2bc:	4639      	mov	r1, r7
 800e2be:	4648      	mov	r0, r9
 800e2c0:	aa0e      	add	r2, sp, #56	; 0x38
 800e2c2:	f7ff fcdc 	bl	800dc7e <__sprint_r>
 800e2c6:	2800      	cmp	r0, #0
 800e2c8:	f040 812d 	bne.w	800e526 <_vfiprintf_r+0x842>
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	465c      	mov	r4, fp
 800e2d0:	930f      	str	r3, [sp, #60]	; 0x3c
 800e2d2:	ae11      	add	r6, sp, #68	; 0x44
 800e2d4:	e565      	b.n	800dda2 <_vfiprintf_r+0xbe>
 800e2d6:	4640      	mov	r0, r8
 800e2d8:	f7f1 ff3a 	bl	8000150 <strlen>
 800e2dc:	9001      	str	r0, [sp, #4]
 800e2de:	e736      	b.n	800e14e <_vfiprintf_r+0x46a>
 800e2e0:	f04a 0a10 	orr.w	sl, sl, #16
 800e2e4:	f01a 0f20 	tst.w	sl, #32
 800e2e8:	d006      	beq.n	800e2f8 <_vfiprintf_r+0x614>
 800e2ea:	3407      	adds	r4, #7
 800e2ec:	f024 0b07 	bic.w	fp, r4, #7
 800e2f0:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e2f4:	2301      	movs	r3, #1
 800e2f6:	e6dc      	b.n	800e0b2 <_vfiprintf_r+0x3ce>
 800e2f8:	f01a 0f10 	tst.w	sl, #16
 800e2fc:	f104 0b04 	add.w	fp, r4, #4
 800e300:	d001      	beq.n	800e306 <_vfiprintf_r+0x622>
 800e302:	6824      	ldr	r4, [r4, #0]
 800e304:	e003      	b.n	800e30e <_vfiprintf_r+0x62a>
 800e306:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e30a:	d002      	beq.n	800e312 <_vfiprintf_r+0x62e>
 800e30c:	8824      	ldrh	r4, [r4, #0]
 800e30e:	2500      	movs	r5, #0
 800e310:	e7f0      	b.n	800e2f4 <_vfiprintf_r+0x610>
 800e312:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e316:	d0f4      	beq.n	800e302 <_vfiprintf_r+0x61e>
 800e318:	7824      	ldrb	r4, [r4, #0]
 800e31a:	e7f8      	b.n	800e30e <_vfiprintf_r+0x62a>
 800e31c:	4a51      	ldr	r2, [pc, #324]	; (800e464 <_vfiprintf_r+0x780>)
 800e31e:	e5d6      	b.n	800dece <_vfiprintf_r+0x1ea>
 800e320:	f01a 0f10 	tst.w	sl, #16
 800e324:	f104 0b04 	add.w	fp, r4, #4
 800e328:	d001      	beq.n	800e32e <_vfiprintf_r+0x64a>
 800e32a:	6824      	ldr	r4, [r4, #0]
 800e32c:	e003      	b.n	800e336 <_vfiprintf_r+0x652>
 800e32e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e332:	d002      	beq.n	800e33a <_vfiprintf_r+0x656>
 800e334:	8824      	ldrh	r4, [r4, #0]
 800e336:	2500      	movs	r5, #0
 800e338:	e5d3      	b.n	800dee2 <_vfiprintf_r+0x1fe>
 800e33a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e33e:	d0f4      	beq.n	800e32a <_vfiprintf_r+0x646>
 800e340:	7824      	ldrb	r4, [r4, #0]
 800e342:	e7f8      	b.n	800e336 <_vfiprintf_r+0x652>
 800e344:	2d00      	cmp	r5, #0
 800e346:	bf08      	it	eq
 800e348:	2c0a      	cmpeq	r4, #10
 800e34a:	d205      	bcs.n	800e358 <_vfiprintf_r+0x674>
 800e34c:	3430      	adds	r4, #48	; 0x30
 800e34e:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800e352:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800e356:	e13b      	b.n	800e5d0 <_vfiprintf_r+0x8ec>
 800e358:	f04f 0a00 	mov.w	sl, #0
 800e35c:	ab3a      	add	r3, sp, #232	; 0xe8
 800e35e:	9309      	str	r3, [sp, #36]	; 0x24
 800e360:	9b05      	ldr	r3, [sp, #20]
 800e362:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e366:	930b      	str	r3, [sp, #44]	; 0x2c
 800e368:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e36a:	220a      	movs	r2, #10
 800e36c:	4620      	mov	r0, r4
 800e36e:	4629      	mov	r1, r5
 800e370:	f103 38ff 	add.w	r8, r3, #4294967295
 800e374:	2300      	movs	r3, #0
 800e376:	f7f2 ff1b 	bl	80011b0 <__aeabi_uldivmod>
 800e37a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e37c:	3230      	adds	r2, #48	; 0x30
 800e37e:	f803 2c01 	strb.w	r2, [r3, #-1]
 800e382:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e384:	f10a 0a01 	add.w	sl, sl, #1
 800e388:	b1d3      	cbz	r3, 800e3c0 <_vfiprintf_r+0x6dc>
 800e38a:	9b07      	ldr	r3, [sp, #28]
 800e38c:	781b      	ldrb	r3, [r3, #0]
 800e38e:	4553      	cmp	r3, sl
 800e390:	d116      	bne.n	800e3c0 <_vfiprintf_r+0x6dc>
 800e392:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800e396:	d013      	beq.n	800e3c0 <_vfiprintf_r+0x6dc>
 800e398:	2d00      	cmp	r5, #0
 800e39a:	bf08      	it	eq
 800e39c:	2c0a      	cmpeq	r4, #10
 800e39e:	d30f      	bcc.n	800e3c0 <_vfiprintf_r+0x6dc>
 800e3a0:	9b08      	ldr	r3, [sp, #32]
 800e3a2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e3a4:	eba8 0803 	sub.w	r8, r8, r3
 800e3a8:	461a      	mov	r2, r3
 800e3aa:	4640      	mov	r0, r8
 800e3ac:	f7ff fbd9 	bl	800db62 <strncpy>
 800e3b0:	9b07      	ldr	r3, [sp, #28]
 800e3b2:	785b      	ldrb	r3, [r3, #1]
 800e3b4:	b1a3      	cbz	r3, 800e3e0 <_vfiprintf_r+0x6fc>
 800e3b6:	f04f 0a00 	mov.w	sl, #0
 800e3ba:	9b07      	ldr	r3, [sp, #28]
 800e3bc:	3301      	adds	r3, #1
 800e3be:	9307      	str	r3, [sp, #28]
 800e3c0:	220a      	movs	r2, #10
 800e3c2:	2300      	movs	r3, #0
 800e3c4:	4620      	mov	r0, r4
 800e3c6:	4629      	mov	r1, r5
 800e3c8:	f7f2 fef2 	bl	80011b0 <__aeabi_uldivmod>
 800e3cc:	2d00      	cmp	r5, #0
 800e3ce:	bf08      	it	eq
 800e3d0:	2c0a      	cmpeq	r4, #10
 800e3d2:	f0c0 80fd 	bcc.w	800e5d0 <_vfiprintf_r+0x8ec>
 800e3d6:	4604      	mov	r4, r0
 800e3d8:	460d      	mov	r5, r1
 800e3da:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800e3de:	e7c3      	b.n	800e368 <_vfiprintf_r+0x684>
 800e3e0:	469a      	mov	sl, r3
 800e3e2:	e7ed      	b.n	800e3c0 <_vfiprintf_r+0x6dc>
 800e3e4:	9a06      	ldr	r2, [sp, #24]
 800e3e6:	f004 030f 	and.w	r3, r4, #15
 800e3ea:	5cd3      	ldrb	r3, [r2, r3]
 800e3ec:	092a      	lsrs	r2, r5, #4
 800e3ee:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800e3f2:	0923      	lsrs	r3, r4, #4
 800e3f4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800e3f8:	461c      	mov	r4, r3
 800e3fa:	4615      	mov	r5, r2
 800e3fc:	ea54 0305 	orrs.w	r3, r4, r5
 800e400:	d1f0      	bne.n	800e3e4 <_vfiprintf_r+0x700>
 800e402:	e0e5      	b.n	800e5d0 <_vfiprintf_r+0x8ec>
 800e404:	b933      	cbnz	r3, 800e414 <_vfiprintf_r+0x730>
 800e406:	f01a 0f01 	tst.w	sl, #1
 800e40a:	d003      	beq.n	800e414 <_vfiprintf_r+0x730>
 800e40c:	2330      	movs	r3, #48	; 0x30
 800e40e:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800e412:	e79e      	b.n	800e352 <_vfiprintf_r+0x66e>
 800e414:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800e418:	e0da      	b.n	800e5d0 <_vfiprintf_r+0x8ec>
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	f000 80a4 	beq.w	800e568 <_vfiprintf_r+0x884>
 800e420:	2100      	movs	r1, #0
 800e422:	46a3      	mov	fp, r4
 800e424:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800e428:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800e42c:	e5e8      	b.n	800e000 <_vfiprintf_r+0x31c>
 800e42e:	4605      	mov	r5, r0
 800e430:	e68d      	b.n	800e14e <_vfiprintf_r+0x46a>
 800e432:	2010      	movs	r0, #16
 800e434:	2b07      	cmp	r3, #7
 800e436:	4402      	add	r2, r0
 800e438:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e43c:	6070      	str	r0, [r6, #4]
 800e43e:	dd07      	ble.n	800e450 <_vfiprintf_r+0x76c>
 800e440:	4639      	mov	r1, r7
 800e442:	4648      	mov	r0, r9
 800e444:	aa0e      	add	r2, sp, #56	; 0x38
 800e446:	f7ff fc1a 	bl	800dc7e <__sprint_r>
 800e44a:	2800      	cmp	r0, #0
 800e44c:	d16b      	bne.n	800e526 <_vfiprintf_r+0x842>
 800e44e:	a911      	add	r1, sp, #68	; 0x44
 800e450:	460e      	mov	r6, r1
 800e452:	3c10      	subs	r4, #16
 800e454:	e696      	b.n	800e184 <_vfiprintf_r+0x4a0>
 800e456:	460e      	mov	r6, r1
 800e458:	e6af      	b.n	800e1ba <_vfiprintf_r+0x4d6>
 800e45a:	bf00      	nop
 800e45c:	0801085c 	.word	0x0801085c
 800e460:	0801086c 	.word	0x0801086c
 800e464:	0801062d 	.word	0x0801062d
 800e468:	4639      	mov	r1, r7
 800e46a:	4648      	mov	r0, r9
 800e46c:	aa0e      	add	r2, sp, #56	; 0x38
 800e46e:	f7ff fc06 	bl	800dc7e <__sprint_r>
 800e472:	2800      	cmp	r0, #0
 800e474:	d157      	bne.n	800e526 <_vfiprintf_r+0x842>
 800e476:	ae11      	add	r6, sp, #68	; 0x44
 800e478:	e6b1      	b.n	800e1de <_vfiprintf_r+0x4fa>
 800e47a:	4639      	mov	r1, r7
 800e47c:	4648      	mov	r0, r9
 800e47e:	aa0e      	add	r2, sp, #56	; 0x38
 800e480:	f7ff fbfd 	bl	800dc7e <__sprint_r>
 800e484:	2800      	cmp	r0, #0
 800e486:	d14e      	bne.n	800e526 <_vfiprintf_r+0x842>
 800e488:	ae11      	add	r6, sp, #68	; 0x44
 800e48a:	e6b8      	b.n	800e1fe <_vfiprintf_r+0x51a>
 800e48c:	2010      	movs	r0, #16
 800e48e:	2b07      	cmp	r3, #7
 800e490:	4402      	add	r2, r0
 800e492:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e496:	6070      	str	r0, [r6, #4]
 800e498:	dd07      	ble.n	800e4aa <_vfiprintf_r+0x7c6>
 800e49a:	4639      	mov	r1, r7
 800e49c:	4648      	mov	r0, r9
 800e49e:	aa0e      	add	r2, sp, #56	; 0x38
 800e4a0:	f7ff fbed 	bl	800dc7e <__sprint_r>
 800e4a4:	2800      	cmp	r0, #0
 800e4a6:	d13e      	bne.n	800e526 <_vfiprintf_r+0x842>
 800e4a8:	a911      	add	r1, sp, #68	; 0x44
 800e4aa:	460e      	mov	r6, r1
 800e4ac:	3c10      	subs	r4, #16
 800e4ae:	e6ae      	b.n	800e20e <_vfiprintf_r+0x52a>
 800e4b0:	460e      	mov	r6, r1
 800e4b2:	e6c7      	b.n	800e244 <_vfiprintf_r+0x560>
 800e4b4:	2010      	movs	r0, #16
 800e4b6:	2b07      	cmp	r3, #7
 800e4b8:	4401      	add	r1, r0
 800e4ba:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800e4be:	6070      	str	r0, [r6, #4]
 800e4c0:	dd06      	ble.n	800e4d0 <_vfiprintf_r+0x7ec>
 800e4c2:	4639      	mov	r1, r7
 800e4c4:	4648      	mov	r0, r9
 800e4c6:	aa0e      	add	r2, sp, #56	; 0x38
 800e4c8:	f7ff fbd9 	bl	800dc7e <__sprint_r>
 800e4cc:	bb58      	cbnz	r0, 800e526 <_vfiprintf_r+0x842>
 800e4ce:	aa11      	add	r2, sp, #68	; 0x44
 800e4d0:	4616      	mov	r6, r2
 800e4d2:	3c10      	subs	r4, #16
 800e4d4:	e6bb      	b.n	800e24e <_vfiprintf_r+0x56a>
 800e4d6:	4616      	mov	r6, r2
 800e4d8:	e6d3      	b.n	800e282 <_vfiprintf_r+0x59e>
 800e4da:	4639      	mov	r1, r7
 800e4dc:	4648      	mov	r0, r9
 800e4de:	aa0e      	add	r2, sp, #56	; 0x38
 800e4e0:	f7ff fbcd 	bl	800dc7e <__sprint_r>
 800e4e4:	b9f8      	cbnz	r0, 800e526 <_vfiprintf_r+0x842>
 800e4e6:	ab11      	add	r3, sp, #68	; 0x44
 800e4e8:	e6da      	b.n	800e2a0 <_vfiprintf_r+0x5bc>
 800e4ea:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e4ee:	1a54      	subs	r4, r2, r1
 800e4f0:	2c00      	cmp	r4, #0
 800e4f2:	f77f aed9 	ble.w	800e2a8 <_vfiprintf_r+0x5c4>
 800e4f6:	2610      	movs	r6, #16
 800e4f8:	4d39      	ldr	r5, [pc, #228]	; (800e5e0 <_vfiprintf_r+0x8fc>)
 800e4fa:	2c10      	cmp	r4, #16
 800e4fc:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800e500:	601d      	str	r5, [r3, #0]
 800e502:	f102 0201 	add.w	r2, r2, #1
 800e506:	dc1d      	bgt.n	800e544 <_vfiprintf_r+0x860>
 800e508:	605c      	str	r4, [r3, #4]
 800e50a:	2a07      	cmp	r2, #7
 800e50c:	440c      	add	r4, r1
 800e50e:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800e512:	f77f aec9 	ble.w	800e2a8 <_vfiprintf_r+0x5c4>
 800e516:	4639      	mov	r1, r7
 800e518:	4648      	mov	r0, r9
 800e51a:	aa0e      	add	r2, sp, #56	; 0x38
 800e51c:	f7ff fbaf 	bl	800dc7e <__sprint_r>
 800e520:	2800      	cmp	r0, #0
 800e522:	f43f aec1 	beq.w	800e2a8 <_vfiprintf_r+0x5c4>
 800e526:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e528:	07d9      	lsls	r1, r3, #31
 800e52a:	d405      	bmi.n	800e538 <_vfiprintf_r+0x854>
 800e52c:	89bb      	ldrh	r3, [r7, #12]
 800e52e:	059a      	lsls	r2, r3, #22
 800e530:	d402      	bmi.n	800e538 <_vfiprintf_r+0x854>
 800e532:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800e534:	f7fe fd1d 	bl	800cf72 <__retarget_lock_release_recursive>
 800e538:	89bb      	ldrh	r3, [r7, #12]
 800e53a:	065b      	lsls	r3, r3, #25
 800e53c:	f57f ac03 	bpl.w	800dd46 <_vfiprintf_r+0x62>
 800e540:	f7ff bbfe 	b.w	800dd40 <_vfiprintf_r+0x5c>
 800e544:	3110      	adds	r1, #16
 800e546:	2a07      	cmp	r2, #7
 800e548:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800e54c:	605e      	str	r6, [r3, #4]
 800e54e:	dc02      	bgt.n	800e556 <_vfiprintf_r+0x872>
 800e550:	3308      	adds	r3, #8
 800e552:	3c10      	subs	r4, #16
 800e554:	e7d1      	b.n	800e4fa <_vfiprintf_r+0x816>
 800e556:	4639      	mov	r1, r7
 800e558:	4648      	mov	r0, r9
 800e55a:	aa0e      	add	r2, sp, #56	; 0x38
 800e55c:	f7ff fb8f 	bl	800dc7e <__sprint_r>
 800e560:	2800      	cmp	r0, #0
 800e562:	d1e0      	bne.n	800e526 <_vfiprintf_r+0x842>
 800e564:	ab11      	add	r3, sp, #68	; 0x44
 800e566:	e7f4      	b.n	800e552 <_vfiprintf_r+0x86e>
 800e568:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e56a:	b913      	cbnz	r3, 800e572 <_vfiprintf_r+0x88e>
 800e56c:	2300      	movs	r3, #0
 800e56e:	930f      	str	r3, [sp, #60]	; 0x3c
 800e570:	e7d9      	b.n	800e526 <_vfiprintf_r+0x842>
 800e572:	4639      	mov	r1, r7
 800e574:	4648      	mov	r0, r9
 800e576:	aa0e      	add	r2, sp, #56	; 0x38
 800e578:	f7ff fb81 	bl	800dc7e <__sprint_r>
 800e57c:	2800      	cmp	r0, #0
 800e57e:	d0f5      	beq.n	800e56c <_vfiprintf_r+0x888>
 800e580:	e7d1      	b.n	800e526 <_vfiprintf_r+0x842>
 800e582:	ea54 0205 	orrs.w	r2, r4, r5
 800e586:	f8cd a014 	str.w	sl, [sp, #20]
 800e58a:	f43f ada4 	beq.w	800e0d6 <_vfiprintf_r+0x3f2>
 800e58e:	2b01      	cmp	r3, #1
 800e590:	f43f aed8 	beq.w	800e344 <_vfiprintf_r+0x660>
 800e594:	2b02      	cmp	r3, #2
 800e596:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800e59a:	f43f af23 	beq.w	800e3e4 <_vfiprintf_r+0x700>
 800e59e:	08e2      	lsrs	r2, r4, #3
 800e5a0:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800e5a4:	08e8      	lsrs	r0, r5, #3
 800e5a6:	f004 0307 	and.w	r3, r4, #7
 800e5aa:	4605      	mov	r5, r0
 800e5ac:	4614      	mov	r4, r2
 800e5ae:	3330      	adds	r3, #48	; 0x30
 800e5b0:	ea54 0205 	orrs.w	r2, r4, r5
 800e5b4:	4641      	mov	r1, r8
 800e5b6:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800e5ba:	d1f0      	bne.n	800e59e <_vfiprintf_r+0x8ba>
 800e5bc:	9a05      	ldr	r2, [sp, #20]
 800e5be:	07d0      	lsls	r0, r2, #31
 800e5c0:	d506      	bpl.n	800e5d0 <_vfiprintf_r+0x8ec>
 800e5c2:	2b30      	cmp	r3, #48	; 0x30
 800e5c4:	d004      	beq.n	800e5d0 <_vfiprintf_r+0x8ec>
 800e5c6:	2330      	movs	r3, #48	; 0x30
 800e5c8:	f808 3c01 	strb.w	r3, [r8, #-1]
 800e5cc:	f1a1 0802 	sub.w	r8, r1, #2
 800e5d0:	ab3a      	add	r3, sp, #232	; 0xe8
 800e5d2:	eba3 0308 	sub.w	r3, r3, r8
 800e5d6:	9d01      	ldr	r5, [sp, #4]
 800e5d8:	f8dd a014 	ldr.w	sl, [sp, #20]
 800e5dc:	9301      	str	r3, [sp, #4]
 800e5de:	e5b6      	b.n	800e14e <_vfiprintf_r+0x46a>
 800e5e0:	0801085c 	.word	0x0801085c

0800e5e4 <__sbprintf>:
 800e5e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e5e6:	461f      	mov	r7, r3
 800e5e8:	898b      	ldrh	r3, [r1, #12]
 800e5ea:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800e5ee:	f023 0302 	bic.w	r3, r3, #2
 800e5f2:	f8ad 300c 	strh.w	r3, [sp, #12]
 800e5f6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e5f8:	4615      	mov	r5, r2
 800e5fa:	9319      	str	r3, [sp, #100]	; 0x64
 800e5fc:	89cb      	ldrh	r3, [r1, #14]
 800e5fe:	4606      	mov	r6, r0
 800e600:	f8ad 300e 	strh.w	r3, [sp, #14]
 800e604:	69cb      	ldr	r3, [r1, #28]
 800e606:	a816      	add	r0, sp, #88	; 0x58
 800e608:	9307      	str	r3, [sp, #28]
 800e60a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800e60c:	460c      	mov	r4, r1
 800e60e:	9309      	str	r3, [sp, #36]	; 0x24
 800e610:	ab1a      	add	r3, sp, #104	; 0x68
 800e612:	9300      	str	r3, [sp, #0]
 800e614:	9304      	str	r3, [sp, #16]
 800e616:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e61a:	9302      	str	r3, [sp, #8]
 800e61c:	9305      	str	r3, [sp, #20]
 800e61e:	2300      	movs	r3, #0
 800e620:	9306      	str	r3, [sp, #24]
 800e622:	f7fe fca3 	bl	800cf6c <__retarget_lock_init_recursive>
 800e626:	462a      	mov	r2, r5
 800e628:	463b      	mov	r3, r7
 800e62a:	4669      	mov	r1, sp
 800e62c:	4630      	mov	r0, r6
 800e62e:	f7ff fb59 	bl	800dce4 <_vfiprintf_r>
 800e632:	1e05      	subs	r5, r0, #0
 800e634:	db07      	blt.n	800e646 <__sbprintf+0x62>
 800e636:	4669      	mov	r1, sp
 800e638:	4630      	mov	r0, r6
 800e63a:	f7fe f96d 	bl	800c918 <_fflush_r>
 800e63e:	2800      	cmp	r0, #0
 800e640:	bf18      	it	ne
 800e642:	f04f 35ff 	movne.w	r5, #4294967295
 800e646:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800e64a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800e64c:	065b      	lsls	r3, r3, #25
 800e64e:	bf42      	ittt	mi
 800e650:	89a3      	ldrhmi	r3, [r4, #12]
 800e652:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800e656:	81a3      	strhmi	r3, [r4, #12]
 800e658:	f7fe fc89 	bl	800cf6e <__retarget_lock_close_recursive>
 800e65c:	4628      	mov	r0, r5
 800e65e:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800e662:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e664 <__swbuf_r>:
 800e664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e666:	460e      	mov	r6, r1
 800e668:	4614      	mov	r4, r2
 800e66a:	4605      	mov	r5, r0
 800e66c:	b118      	cbz	r0, 800e676 <__swbuf_r+0x12>
 800e66e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e670:	b90b      	cbnz	r3, 800e676 <__swbuf_r+0x12>
 800e672:	f7fe f9bd 	bl	800c9f0 <__sinit>
 800e676:	69a3      	ldr	r3, [r4, #24]
 800e678:	60a3      	str	r3, [r4, #8]
 800e67a:	89a3      	ldrh	r3, [r4, #12]
 800e67c:	0719      	lsls	r1, r3, #28
 800e67e:	d529      	bpl.n	800e6d4 <__swbuf_r+0x70>
 800e680:	6923      	ldr	r3, [r4, #16]
 800e682:	b33b      	cbz	r3, 800e6d4 <__swbuf_r+0x70>
 800e684:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e688:	b2f6      	uxtb	r6, r6
 800e68a:	049a      	lsls	r2, r3, #18
 800e68c:	4637      	mov	r7, r6
 800e68e:	d52a      	bpl.n	800e6e6 <__swbuf_r+0x82>
 800e690:	6823      	ldr	r3, [r4, #0]
 800e692:	6920      	ldr	r0, [r4, #16]
 800e694:	1a18      	subs	r0, r3, r0
 800e696:	6963      	ldr	r3, [r4, #20]
 800e698:	4283      	cmp	r3, r0
 800e69a:	dc04      	bgt.n	800e6a6 <__swbuf_r+0x42>
 800e69c:	4621      	mov	r1, r4
 800e69e:	4628      	mov	r0, r5
 800e6a0:	f7fe f93a 	bl	800c918 <_fflush_r>
 800e6a4:	b9e0      	cbnz	r0, 800e6e0 <__swbuf_r+0x7c>
 800e6a6:	68a3      	ldr	r3, [r4, #8]
 800e6a8:	3001      	adds	r0, #1
 800e6aa:	3b01      	subs	r3, #1
 800e6ac:	60a3      	str	r3, [r4, #8]
 800e6ae:	6823      	ldr	r3, [r4, #0]
 800e6b0:	1c5a      	adds	r2, r3, #1
 800e6b2:	6022      	str	r2, [r4, #0]
 800e6b4:	701e      	strb	r6, [r3, #0]
 800e6b6:	6963      	ldr	r3, [r4, #20]
 800e6b8:	4283      	cmp	r3, r0
 800e6ba:	d004      	beq.n	800e6c6 <__swbuf_r+0x62>
 800e6bc:	89a3      	ldrh	r3, [r4, #12]
 800e6be:	07db      	lsls	r3, r3, #31
 800e6c0:	d506      	bpl.n	800e6d0 <__swbuf_r+0x6c>
 800e6c2:	2e0a      	cmp	r6, #10
 800e6c4:	d104      	bne.n	800e6d0 <__swbuf_r+0x6c>
 800e6c6:	4621      	mov	r1, r4
 800e6c8:	4628      	mov	r0, r5
 800e6ca:	f7fe f925 	bl	800c918 <_fflush_r>
 800e6ce:	b938      	cbnz	r0, 800e6e0 <__swbuf_r+0x7c>
 800e6d0:	4638      	mov	r0, r7
 800e6d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e6d4:	4621      	mov	r1, r4
 800e6d6:	4628      	mov	r0, r5
 800e6d8:	f7fd f9dc 	bl	800ba94 <__swsetup_r>
 800e6dc:	2800      	cmp	r0, #0
 800e6de:	d0d1      	beq.n	800e684 <__swbuf_r+0x20>
 800e6e0:	f04f 37ff 	mov.w	r7, #4294967295
 800e6e4:	e7f4      	b.n	800e6d0 <__swbuf_r+0x6c>
 800e6e6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e6ea:	81a3      	strh	r3, [r4, #12]
 800e6ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e6ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e6f2:	6663      	str	r3, [r4, #100]	; 0x64
 800e6f4:	e7cc      	b.n	800e690 <__swbuf_r+0x2c>
	...

0800e6f8 <_write_r>:
 800e6f8:	b538      	push	{r3, r4, r5, lr}
 800e6fa:	4604      	mov	r4, r0
 800e6fc:	4608      	mov	r0, r1
 800e6fe:	4611      	mov	r1, r2
 800e700:	2200      	movs	r2, #0
 800e702:	4d05      	ldr	r5, [pc, #20]	; (800e718 <_write_r+0x20>)
 800e704:	602a      	str	r2, [r5, #0]
 800e706:	461a      	mov	r2, r3
 800e708:	f7f4 fdc6 	bl	8003298 <_write>
 800e70c:	1c43      	adds	r3, r0, #1
 800e70e:	d102      	bne.n	800e716 <_write_r+0x1e>
 800e710:	682b      	ldr	r3, [r5, #0]
 800e712:	b103      	cbz	r3, 800e716 <_write_r+0x1e>
 800e714:	6023      	str	r3, [r4, #0]
 800e716:	bd38      	pop	{r3, r4, r5, pc}
 800e718:	200010f0 	.word	0x200010f0

0800e71c <__register_exitproc>:
 800e71c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e720:	4d1c      	ldr	r5, [pc, #112]	; (800e794 <__register_exitproc+0x78>)
 800e722:	4606      	mov	r6, r0
 800e724:	6828      	ldr	r0, [r5, #0]
 800e726:	4698      	mov	r8, r3
 800e728:	460f      	mov	r7, r1
 800e72a:	4691      	mov	r9, r2
 800e72c:	f7fe fc20 	bl	800cf70 <__retarget_lock_acquire_recursive>
 800e730:	4b19      	ldr	r3, [pc, #100]	; (800e798 <__register_exitproc+0x7c>)
 800e732:	4628      	mov	r0, r5
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800e73a:	b91c      	cbnz	r4, 800e744 <__register_exitproc+0x28>
 800e73c:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800e740:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800e744:	6865      	ldr	r5, [r4, #4]
 800e746:	6800      	ldr	r0, [r0, #0]
 800e748:	2d1f      	cmp	r5, #31
 800e74a:	dd05      	ble.n	800e758 <__register_exitproc+0x3c>
 800e74c:	f7fe fc11 	bl	800cf72 <__retarget_lock_release_recursive>
 800e750:	f04f 30ff 	mov.w	r0, #4294967295
 800e754:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e758:	b19e      	cbz	r6, 800e782 <__register_exitproc+0x66>
 800e75a:	2201      	movs	r2, #1
 800e75c:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800e760:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800e764:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800e768:	40aa      	lsls	r2, r5
 800e76a:	4313      	orrs	r3, r2
 800e76c:	2e02      	cmp	r6, #2
 800e76e:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800e772:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800e776:	bf02      	ittt	eq
 800e778:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800e77c:	431a      	orreq	r2, r3
 800e77e:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800e782:	1c6b      	adds	r3, r5, #1
 800e784:	3502      	adds	r5, #2
 800e786:	6063      	str	r3, [r4, #4]
 800e788:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800e78c:	f7fe fbf1 	bl	800cf72 <__retarget_lock_release_recursive>
 800e790:	2000      	movs	r0, #0
 800e792:	e7df      	b.n	800e754 <__register_exitproc+0x38>
 800e794:	20000898 	.word	0x20000898
 800e798:	08010608 	.word	0x08010608

0800e79c <__assert_func>:
 800e79c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e79e:	4614      	mov	r4, r2
 800e7a0:	461a      	mov	r2, r3
 800e7a2:	4b09      	ldr	r3, [pc, #36]	; (800e7c8 <__assert_func+0x2c>)
 800e7a4:	4605      	mov	r5, r0
 800e7a6:	681b      	ldr	r3, [r3, #0]
 800e7a8:	68d8      	ldr	r0, [r3, #12]
 800e7aa:	b14c      	cbz	r4, 800e7c0 <__assert_func+0x24>
 800e7ac:	4b07      	ldr	r3, [pc, #28]	; (800e7cc <__assert_func+0x30>)
 800e7ae:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e7b2:	9100      	str	r1, [sp, #0]
 800e7b4:	462b      	mov	r3, r5
 800e7b6:	4906      	ldr	r1, [pc, #24]	; (800e7d0 <__assert_func+0x34>)
 800e7b8:	f000 f8a4 	bl	800e904 <fiprintf>
 800e7bc:	f000 f99f 	bl	800eafe <abort>
 800e7c0:	4b04      	ldr	r3, [pc, #16]	; (800e7d4 <__assert_func+0x38>)
 800e7c2:	461c      	mov	r4, r3
 800e7c4:	e7f3      	b.n	800e7ae <__assert_func+0x12>
 800e7c6:	bf00      	nop
 800e7c8:	2000005c 	.word	0x2000005c
 800e7cc:	0801087c 	.word	0x0801087c
 800e7d0:	08010889 	.word	0x08010889
 800e7d4:	080108b7 	.word	0x080108b7

0800e7d8 <_calloc_r>:
 800e7d8:	b510      	push	{r4, lr}
 800e7da:	4351      	muls	r1, r2
 800e7dc:	f7fa f99c 	bl	8008b18 <_malloc_r>
 800e7e0:	4604      	mov	r4, r0
 800e7e2:	b198      	cbz	r0, 800e80c <_calloc_r+0x34>
 800e7e4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800e7e8:	f022 0203 	bic.w	r2, r2, #3
 800e7ec:	3a04      	subs	r2, #4
 800e7ee:	2a24      	cmp	r2, #36	; 0x24
 800e7f0:	d81b      	bhi.n	800e82a <_calloc_r+0x52>
 800e7f2:	2a13      	cmp	r2, #19
 800e7f4:	d917      	bls.n	800e826 <_calloc_r+0x4e>
 800e7f6:	2100      	movs	r1, #0
 800e7f8:	2a1b      	cmp	r2, #27
 800e7fa:	e9c0 1100 	strd	r1, r1, [r0]
 800e7fe:	d807      	bhi.n	800e810 <_calloc_r+0x38>
 800e800:	f100 0308 	add.w	r3, r0, #8
 800e804:	2200      	movs	r2, #0
 800e806:	e9c3 2200 	strd	r2, r2, [r3]
 800e80a:	609a      	str	r2, [r3, #8]
 800e80c:	4620      	mov	r0, r4
 800e80e:	bd10      	pop	{r4, pc}
 800e810:	2a24      	cmp	r2, #36	; 0x24
 800e812:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800e816:	bf11      	iteee	ne
 800e818:	f100 0310 	addne.w	r3, r0, #16
 800e81c:	6101      	streq	r1, [r0, #16]
 800e81e:	f100 0318 	addeq.w	r3, r0, #24
 800e822:	6141      	streq	r1, [r0, #20]
 800e824:	e7ee      	b.n	800e804 <_calloc_r+0x2c>
 800e826:	4603      	mov	r3, r0
 800e828:	e7ec      	b.n	800e804 <_calloc_r+0x2c>
 800e82a:	2100      	movs	r1, #0
 800e82c:	f7fa fbb6 	bl	8008f9c <memset>
 800e830:	e7ec      	b.n	800e80c <_calloc_r+0x34>
	...

0800e834 <_close_r>:
 800e834:	b538      	push	{r3, r4, r5, lr}
 800e836:	2300      	movs	r3, #0
 800e838:	4d05      	ldr	r5, [pc, #20]	; (800e850 <_close_r+0x1c>)
 800e83a:	4604      	mov	r4, r0
 800e83c:	4608      	mov	r0, r1
 800e83e:	602b      	str	r3, [r5, #0]
 800e840:	f000 fa20 	bl	800ec84 <_close>
 800e844:	1c43      	adds	r3, r0, #1
 800e846:	d102      	bne.n	800e84e <_close_r+0x1a>
 800e848:	682b      	ldr	r3, [r5, #0]
 800e84a:	b103      	cbz	r3, 800e84e <_close_r+0x1a>
 800e84c:	6023      	str	r3, [r4, #0]
 800e84e:	bd38      	pop	{r3, r4, r5, pc}
 800e850:	200010f0 	.word	0x200010f0

0800e854 <_fclose_r>:
 800e854:	b570      	push	{r4, r5, r6, lr}
 800e856:	4606      	mov	r6, r0
 800e858:	460c      	mov	r4, r1
 800e85a:	b911      	cbnz	r1, 800e862 <_fclose_r+0xe>
 800e85c:	2500      	movs	r5, #0
 800e85e:	4628      	mov	r0, r5
 800e860:	bd70      	pop	{r4, r5, r6, pc}
 800e862:	b118      	cbz	r0, 800e86c <_fclose_r+0x18>
 800e864:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e866:	b90b      	cbnz	r3, 800e86c <_fclose_r+0x18>
 800e868:	f7fe f8c2 	bl	800c9f0 <__sinit>
 800e86c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e86e:	07d8      	lsls	r0, r3, #31
 800e870:	d405      	bmi.n	800e87e <_fclose_r+0x2a>
 800e872:	89a3      	ldrh	r3, [r4, #12]
 800e874:	0599      	lsls	r1, r3, #22
 800e876:	d402      	bmi.n	800e87e <_fclose_r+0x2a>
 800e878:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e87a:	f7fe fb79 	bl	800cf70 <__retarget_lock_acquire_recursive>
 800e87e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e882:	b93b      	cbnz	r3, 800e894 <_fclose_r+0x40>
 800e884:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800e886:	f015 0501 	ands.w	r5, r5, #1
 800e88a:	d1e7      	bne.n	800e85c <_fclose_r+0x8>
 800e88c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e88e:	f7fe fb70 	bl	800cf72 <__retarget_lock_release_recursive>
 800e892:	e7e4      	b.n	800e85e <_fclose_r+0xa>
 800e894:	4621      	mov	r1, r4
 800e896:	4630      	mov	r0, r6
 800e898:	f7fd ffb0 	bl	800c7fc <__sflush_r>
 800e89c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e89e:	4605      	mov	r5, r0
 800e8a0:	b133      	cbz	r3, 800e8b0 <_fclose_r+0x5c>
 800e8a2:	4630      	mov	r0, r6
 800e8a4:	69e1      	ldr	r1, [r4, #28]
 800e8a6:	4798      	blx	r3
 800e8a8:	2800      	cmp	r0, #0
 800e8aa:	bfb8      	it	lt
 800e8ac:	f04f 35ff 	movlt.w	r5, #4294967295
 800e8b0:	89a3      	ldrh	r3, [r4, #12]
 800e8b2:	061a      	lsls	r2, r3, #24
 800e8b4:	d503      	bpl.n	800e8be <_fclose_r+0x6a>
 800e8b6:	4630      	mov	r0, r6
 800e8b8:	6921      	ldr	r1, [r4, #16]
 800e8ba:	f7fe f929 	bl	800cb10 <_free_r>
 800e8be:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800e8c0:	b141      	cbz	r1, 800e8d4 <_fclose_r+0x80>
 800e8c2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800e8c6:	4299      	cmp	r1, r3
 800e8c8:	d002      	beq.n	800e8d0 <_fclose_r+0x7c>
 800e8ca:	4630      	mov	r0, r6
 800e8cc:	f7fe f920 	bl	800cb10 <_free_r>
 800e8d0:	2300      	movs	r3, #0
 800e8d2:	6323      	str	r3, [r4, #48]	; 0x30
 800e8d4:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800e8d6:	b121      	cbz	r1, 800e8e2 <_fclose_r+0x8e>
 800e8d8:	4630      	mov	r0, r6
 800e8da:	f7fe f919 	bl	800cb10 <_free_r>
 800e8de:	2300      	movs	r3, #0
 800e8e0:	6463      	str	r3, [r4, #68]	; 0x44
 800e8e2:	f7fe f86d 	bl	800c9c0 <__sfp_lock_acquire>
 800e8e6:	2300      	movs	r3, #0
 800e8e8:	81a3      	strh	r3, [r4, #12]
 800e8ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e8ec:	07db      	lsls	r3, r3, #31
 800e8ee:	d402      	bmi.n	800e8f6 <_fclose_r+0xa2>
 800e8f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e8f2:	f7fe fb3e 	bl	800cf72 <__retarget_lock_release_recursive>
 800e8f6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e8f8:	f7fe fb39 	bl	800cf6e <__retarget_lock_close_recursive>
 800e8fc:	f7fe f866 	bl	800c9cc <__sfp_lock_release>
 800e900:	e7ad      	b.n	800e85e <_fclose_r+0xa>
	...

0800e904 <fiprintf>:
 800e904:	b40e      	push	{r1, r2, r3}
 800e906:	b503      	push	{r0, r1, lr}
 800e908:	4601      	mov	r1, r0
 800e90a:	ab03      	add	r3, sp, #12
 800e90c:	4805      	ldr	r0, [pc, #20]	; (800e924 <fiprintf+0x20>)
 800e90e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e912:	6800      	ldr	r0, [r0, #0]
 800e914:	9301      	str	r3, [sp, #4]
 800e916:	f7ff f9e5 	bl	800dce4 <_vfiprintf_r>
 800e91a:	b002      	add	sp, #8
 800e91c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e920:	b003      	add	sp, #12
 800e922:	4770      	bx	lr
 800e924:	2000005c 	.word	0x2000005c

0800e928 <__fputwc>:
 800e928:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e92c:	4680      	mov	r8, r0
 800e92e:	460e      	mov	r6, r1
 800e930:	4615      	mov	r5, r2
 800e932:	f000 f885 	bl	800ea40 <__locale_mb_cur_max>
 800e936:	2801      	cmp	r0, #1
 800e938:	4604      	mov	r4, r0
 800e93a:	d11b      	bne.n	800e974 <__fputwc+0x4c>
 800e93c:	1e73      	subs	r3, r6, #1
 800e93e:	2bfe      	cmp	r3, #254	; 0xfe
 800e940:	d818      	bhi.n	800e974 <__fputwc+0x4c>
 800e942:	f88d 6004 	strb.w	r6, [sp, #4]
 800e946:	2700      	movs	r7, #0
 800e948:	f10d 0904 	add.w	r9, sp, #4
 800e94c:	42a7      	cmp	r7, r4
 800e94e:	d020      	beq.n	800e992 <__fputwc+0x6a>
 800e950:	68ab      	ldr	r3, [r5, #8]
 800e952:	f817 1009 	ldrb.w	r1, [r7, r9]
 800e956:	3b01      	subs	r3, #1
 800e958:	2b00      	cmp	r3, #0
 800e95a:	60ab      	str	r3, [r5, #8]
 800e95c:	da04      	bge.n	800e968 <__fputwc+0x40>
 800e95e:	69aa      	ldr	r2, [r5, #24]
 800e960:	4293      	cmp	r3, r2
 800e962:	db1a      	blt.n	800e99a <__fputwc+0x72>
 800e964:	290a      	cmp	r1, #10
 800e966:	d018      	beq.n	800e99a <__fputwc+0x72>
 800e968:	682b      	ldr	r3, [r5, #0]
 800e96a:	1c5a      	adds	r2, r3, #1
 800e96c:	602a      	str	r2, [r5, #0]
 800e96e:	7019      	strb	r1, [r3, #0]
 800e970:	3701      	adds	r7, #1
 800e972:	e7eb      	b.n	800e94c <__fputwc+0x24>
 800e974:	4632      	mov	r2, r6
 800e976:	4640      	mov	r0, r8
 800e978:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800e97c:	a901      	add	r1, sp, #4
 800e97e:	f000 f89b 	bl	800eab8 <_wcrtomb_r>
 800e982:	1c42      	adds	r2, r0, #1
 800e984:	4604      	mov	r4, r0
 800e986:	d1de      	bne.n	800e946 <__fputwc+0x1e>
 800e988:	4606      	mov	r6, r0
 800e98a:	89ab      	ldrh	r3, [r5, #12]
 800e98c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e990:	81ab      	strh	r3, [r5, #12]
 800e992:	4630      	mov	r0, r6
 800e994:	b003      	add	sp, #12
 800e996:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e99a:	462a      	mov	r2, r5
 800e99c:	4640      	mov	r0, r8
 800e99e:	f7ff fe61 	bl	800e664 <__swbuf_r>
 800e9a2:	1c43      	adds	r3, r0, #1
 800e9a4:	d1e4      	bne.n	800e970 <__fputwc+0x48>
 800e9a6:	4606      	mov	r6, r0
 800e9a8:	e7f3      	b.n	800e992 <__fputwc+0x6a>

0800e9aa <_fputwc_r>:
 800e9aa:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800e9ac:	b570      	push	{r4, r5, r6, lr}
 800e9ae:	07db      	lsls	r3, r3, #31
 800e9b0:	4605      	mov	r5, r0
 800e9b2:	460e      	mov	r6, r1
 800e9b4:	4614      	mov	r4, r2
 800e9b6:	d405      	bmi.n	800e9c4 <_fputwc_r+0x1a>
 800e9b8:	8993      	ldrh	r3, [r2, #12]
 800e9ba:	0598      	lsls	r0, r3, #22
 800e9bc:	d402      	bmi.n	800e9c4 <_fputwc_r+0x1a>
 800e9be:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800e9c0:	f7fe fad6 	bl	800cf70 <__retarget_lock_acquire_recursive>
 800e9c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e9c8:	0499      	lsls	r1, r3, #18
 800e9ca:	d406      	bmi.n	800e9da <_fputwc_r+0x30>
 800e9cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e9d0:	81a3      	strh	r3, [r4, #12]
 800e9d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e9d4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e9d8:	6663      	str	r3, [r4, #100]	; 0x64
 800e9da:	4622      	mov	r2, r4
 800e9dc:	4628      	mov	r0, r5
 800e9de:	4631      	mov	r1, r6
 800e9e0:	f7ff ffa2 	bl	800e928 <__fputwc>
 800e9e4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e9e6:	4605      	mov	r5, r0
 800e9e8:	07da      	lsls	r2, r3, #31
 800e9ea:	d405      	bmi.n	800e9f8 <_fputwc_r+0x4e>
 800e9ec:	89a3      	ldrh	r3, [r4, #12]
 800e9ee:	059b      	lsls	r3, r3, #22
 800e9f0:	d402      	bmi.n	800e9f8 <_fputwc_r+0x4e>
 800e9f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e9f4:	f7fe fabd 	bl	800cf72 <__retarget_lock_release_recursive>
 800e9f8:	4628      	mov	r0, r5
 800e9fa:	bd70      	pop	{r4, r5, r6, pc}

0800e9fc <_fstat_r>:
 800e9fc:	b538      	push	{r3, r4, r5, lr}
 800e9fe:	2300      	movs	r3, #0
 800ea00:	4d06      	ldr	r5, [pc, #24]	; (800ea1c <_fstat_r+0x20>)
 800ea02:	4604      	mov	r4, r0
 800ea04:	4608      	mov	r0, r1
 800ea06:	4611      	mov	r1, r2
 800ea08:	602b      	str	r3, [r5, #0]
 800ea0a:	f7f4 fb6d 	bl	80030e8 <_fstat>
 800ea0e:	1c43      	adds	r3, r0, #1
 800ea10:	d102      	bne.n	800ea18 <_fstat_r+0x1c>
 800ea12:	682b      	ldr	r3, [r5, #0]
 800ea14:	b103      	cbz	r3, 800ea18 <_fstat_r+0x1c>
 800ea16:	6023      	str	r3, [r4, #0]
 800ea18:	bd38      	pop	{r3, r4, r5, pc}
 800ea1a:	bf00      	nop
 800ea1c:	200010f0 	.word	0x200010f0

0800ea20 <_isatty_r>:
 800ea20:	b538      	push	{r3, r4, r5, lr}
 800ea22:	2300      	movs	r3, #0
 800ea24:	4d05      	ldr	r5, [pc, #20]	; (800ea3c <_isatty_r+0x1c>)
 800ea26:	4604      	mov	r4, r0
 800ea28:	4608      	mov	r0, r1
 800ea2a:	602b      	str	r3, [r5, #0]
 800ea2c:	f000 f950 	bl	800ecd0 <_isatty>
 800ea30:	1c43      	adds	r3, r0, #1
 800ea32:	d102      	bne.n	800ea3a <_isatty_r+0x1a>
 800ea34:	682b      	ldr	r3, [r5, #0]
 800ea36:	b103      	cbz	r3, 800ea3a <_isatty_r+0x1a>
 800ea38:	6023      	str	r3, [r4, #0]
 800ea3a:	bd38      	pop	{r3, r4, r5, pc}
 800ea3c:	200010f0 	.word	0x200010f0

0800ea40 <__locale_mb_cur_max>:
 800ea40:	4b01      	ldr	r3, [pc, #4]	; (800ea48 <__locale_mb_cur_max+0x8>)
 800ea42:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800ea46:	4770      	bx	lr
 800ea48:	2000089c 	.word	0x2000089c

0800ea4c <_lseek_r>:
 800ea4c:	b538      	push	{r3, r4, r5, lr}
 800ea4e:	4604      	mov	r4, r0
 800ea50:	4608      	mov	r0, r1
 800ea52:	4611      	mov	r1, r2
 800ea54:	2200      	movs	r2, #0
 800ea56:	4d05      	ldr	r5, [pc, #20]	; (800ea6c <_lseek_r+0x20>)
 800ea58:	602a      	str	r2, [r5, #0]
 800ea5a:	461a      	mov	r2, r3
 800ea5c:	f000 f902 	bl	800ec64 <_lseek>
 800ea60:	1c43      	adds	r3, r0, #1
 800ea62:	d102      	bne.n	800ea6a <_lseek_r+0x1e>
 800ea64:	682b      	ldr	r3, [r5, #0]
 800ea66:	b103      	cbz	r3, 800ea6a <_lseek_r+0x1e>
 800ea68:	6023      	str	r3, [r4, #0]
 800ea6a:	bd38      	pop	{r3, r4, r5, pc}
 800ea6c:	200010f0 	.word	0x200010f0

0800ea70 <__ascii_mbtowc>:
 800ea70:	b082      	sub	sp, #8
 800ea72:	b901      	cbnz	r1, 800ea76 <__ascii_mbtowc+0x6>
 800ea74:	a901      	add	r1, sp, #4
 800ea76:	b142      	cbz	r2, 800ea8a <__ascii_mbtowc+0x1a>
 800ea78:	b14b      	cbz	r3, 800ea8e <__ascii_mbtowc+0x1e>
 800ea7a:	7813      	ldrb	r3, [r2, #0]
 800ea7c:	600b      	str	r3, [r1, #0]
 800ea7e:	7812      	ldrb	r2, [r2, #0]
 800ea80:	1e10      	subs	r0, r2, #0
 800ea82:	bf18      	it	ne
 800ea84:	2001      	movne	r0, #1
 800ea86:	b002      	add	sp, #8
 800ea88:	4770      	bx	lr
 800ea8a:	4610      	mov	r0, r2
 800ea8c:	e7fb      	b.n	800ea86 <__ascii_mbtowc+0x16>
 800ea8e:	f06f 0001 	mvn.w	r0, #1
 800ea92:	e7f8      	b.n	800ea86 <__ascii_mbtowc+0x16>

0800ea94 <_read_r>:
 800ea94:	b538      	push	{r3, r4, r5, lr}
 800ea96:	4604      	mov	r4, r0
 800ea98:	4608      	mov	r0, r1
 800ea9a:	4611      	mov	r1, r2
 800ea9c:	2200      	movs	r2, #0
 800ea9e:	4d05      	ldr	r5, [pc, #20]	; (800eab4 <_read_r+0x20>)
 800eaa0:	602a      	str	r2, [r5, #0]
 800eaa2:	461a      	mov	r2, r3
 800eaa4:	f7f4 fbba 	bl	800321c <_read>
 800eaa8:	1c43      	adds	r3, r0, #1
 800eaaa:	d102      	bne.n	800eab2 <_read_r+0x1e>
 800eaac:	682b      	ldr	r3, [r5, #0]
 800eaae:	b103      	cbz	r3, 800eab2 <_read_r+0x1e>
 800eab0:	6023      	str	r3, [r4, #0]
 800eab2:	bd38      	pop	{r3, r4, r5, pc}
 800eab4:	200010f0 	.word	0x200010f0

0800eab8 <_wcrtomb_r>:
 800eab8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eaba:	4c09      	ldr	r4, [pc, #36]	; (800eae0 <_wcrtomb_r+0x28>)
 800eabc:	4605      	mov	r5, r0
 800eabe:	461e      	mov	r6, r3
 800eac0:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800eac4:	b085      	sub	sp, #20
 800eac6:	b909      	cbnz	r1, 800eacc <_wcrtomb_r+0x14>
 800eac8:	460a      	mov	r2, r1
 800eaca:	a901      	add	r1, sp, #4
 800eacc:	47b8      	blx	r7
 800eace:	1c43      	adds	r3, r0, #1
 800ead0:	bf01      	itttt	eq
 800ead2:	2300      	moveq	r3, #0
 800ead4:	6033      	streq	r3, [r6, #0]
 800ead6:	238a      	moveq	r3, #138	; 0x8a
 800ead8:	602b      	streq	r3, [r5, #0]
 800eada:	b005      	add	sp, #20
 800eadc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eade:	bf00      	nop
 800eae0:	2000089c 	.word	0x2000089c

0800eae4 <__ascii_wctomb>:
 800eae4:	4603      	mov	r3, r0
 800eae6:	4608      	mov	r0, r1
 800eae8:	b141      	cbz	r1, 800eafc <__ascii_wctomb+0x18>
 800eaea:	2aff      	cmp	r2, #255	; 0xff
 800eaec:	d904      	bls.n	800eaf8 <__ascii_wctomb+0x14>
 800eaee:	228a      	movs	r2, #138	; 0x8a
 800eaf0:	f04f 30ff 	mov.w	r0, #4294967295
 800eaf4:	601a      	str	r2, [r3, #0]
 800eaf6:	4770      	bx	lr
 800eaf8:	2001      	movs	r0, #1
 800eafa:	700a      	strb	r2, [r1, #0]
 800eafc:	4770      	bx	lr

0800eafe <abort>:
 800eafe:	2006      	movs	r0, #6
 800eb00:	b508      	push	{r3, lr}
 800eb02:	f000 f82d 	bl	800eb60 <raise>
 800eb06:	2001      	movs	r0, #1
 800eb08:	f7f4 fae2 	bl	80030d0 <_exit>

0800eb0c <_raise_r>:
 800eb0c:	291f      	cmp	r1, #31
 800eb0e:	b538      	push	{r3, r4, r5, lr}
 800eb10:	4604      	mov	r4, r0
 800eb12:	460d      	mov	r5, r1
 800eb14:	d904      	bls.n	800eb20 <_raise_r+0x14>
 800eb16:	2316      	movs	r3, #22
 800eb18:	6003      	str	r3, [r0, #0]
 800eb1a:	f04f 30ff 	mov.w	r0, #4294967295
 800eb1e:	bd38      	pop	{r3, r4, r5, pc}
 800eb20:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800eb24:	b112      	cbz	r2, 800eb2c <_raise_r+0x20>
 800eb26:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800eb2a:	b94b      	cbnz	r3, 800eb40 <_raise_r+0x34>
 800eb2c:	4620      	mov	r0, r4
 800eb2e:	f000 f831 	bl	800eb94 <_getpid_r>
 800eb32:	462a      	mov	r2, r5
 800eb34:	4601      	mov	r1, r0
 800eb36:	4620      	mov	r0, r4
 800eb38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eb3c:	f000 b818 	b.w	800eb70 <_kill_r>
 800eb40:	2b01      	cmp	r3, #1
 800eb42:	d00a      	beq.n	800eb5a <_raise_r+0x4e>
 800eb44:	1c59      	adds	r1, r3, #1
 800eb46:	d103      	bne.n	800eb50 <_raise_r+0x44>
 800eb48:	2316      	movs	r3, #22
 800eb4a:	6003      	str	r3, [r0, #0]
 800eb4c:	2001      	movs	r0, #1
 800eb4e:	e7e6      	b.n	800eb1e <_raise_r+0x12>
 800eb50:	2400      	movs	r4, #0
 800eb52:	4628      	mov	r0, r5
 800eb54:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800eb58:	4798      	blx	r3
 800eb5a:	2000      	movs	r0, #0
 800eb5c:	e7df      	b.n	800eb1e <_raise_r+0x12>
	...

0800eb60 <raise>:
 800eb60:	4b02      	ldr	r3, [pc, #8]	; (800eb6c <raise+0xc>)
 800eb62:	4601      	mov	r1, r0
 800eb64:	6818      	ldr	r0, [r3, #0]
 800eb66:	f7ff bfd1 	b.w	800eb0c <_raise_r>
 800eb6a:	bf00      	nop
 800eb6c:	2000005c 	.word	0x2000005c

0800eb70 <_kill_r>:
 800eb70:	b538      	push	{r3, r4, r5, lr}
 800eb72:	2300      	movs	r3, #0
 800eb74:	4d06      	ldr	r5, [pc, #24]	; (800eb90 <_kill_r+0x20>)
 800eb76:	4604      	mov	r4, r0
 800eb78:	4608      	mov	r0, r1
 800eb7a:	4611      	mov	r1, r2
 800eb7c:	602b      	str	r3, [r5, #0]
 800eb7e:	f7f4 fac9 	bl	8003114 <_kill>
 800eb82:	1c43      	adds	r3, r0, #1
 800eb84:	d102      	bne.n	800eb8c <_kill_r+0x1c>
 800eb86:	682b      	ldr	r3, [r5, #0]
 800eb88:	b103      	cbz	r3, 800eb8c <_kill_r+0x1c>
 800eb8a:	6023      	str	r3, [r4, #0]
 800eb8c:	bd38      	pop	{r3, r4, r5, pc}
 800eb8e:	bf00      	nop
 800eb90:	200010f0 	.word	0x200010f0

0800eb94 <_getpid_r>:
 800eb94:	f7f4 bab7 	b.w	8003106 <_getpid>

0800eb98 <findslot>:
 800eb98:	4b0a      	ldr	r3, [pc, #40]	; (800ebc4 <findslot+0x2c>)
 800eb9a:	b510      	push	{r4, lr}
 800eb9c:	4604      	mov	r4, r0
 800eb9e:	6818      	ldr	r0, [r3, #0]
 800eba0:	b118      	cbz	r0, 800ebaa <findslot+0x12>
 800eba2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800eba4:	b90b      	cbnz	r3, 800ebaa <findslot+0x12>
 800eba6:	f7fd ff23 	bl	800c9f0 <__sinit>
 800ebaa:	2c13      	cmp	r4, #19
 800ebac:	d807      	bhi.n	800ebbe <findslot+0x26>
 800ebae:	4806      	ldr	r0, [pc, #24]	; (800ebc8 <findslot+0x30>)
 800ebb0:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800ebb4:	3201      	adds	r2, #1
 800ebb6:	d002      	beq.n	800ebbe <findslot+0x26>
 800ebb8:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800ebbc:	bd10      	pop	{r4, pc}
 800ebbe:	2000      	movs	r0, #0
 800ebc0:	e7fc      	b.n	800ebbc <findslot+0x24>
 800ebc2:	bf00      	nop
 800ebc4:	2000005c 	.word	0x2000005c
 800ebc8:	2000102c 	.word	0x2000102c

0800ebcc <checkerror>:
 800ebcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebce:	1c43      	adds	r3, r0, #1
 800ebd0:	4604      	mov	r4, r0
 800ebd2:	d109      	bne.n	800ebe8 <checkerror+0x1c>
 800ebd4:	f7f9 ff6e 	bl	8008ab4 <__errno>
 800ebd8:	2613      	movs	r6, #19
 800ebda:	4605      	mov	r5, r0
 800ebdc:	2700      	movs	r7, #0
 800ebde:	4630      	mov	r0, r6
 800ebe0:	4639      	mov	r1, r7
 800ebe2:	beab      	bkpt	0x00ab
 800ebe4:	4606      	mov	r6, r0
 800ebe6:	602e      	str	r6, [r5, #0]
 800ebe8:	4620      	mov	r0, r4
 800ebea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ebec <_swilseek>:
 800ebec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ebee:	460c      	mov	r4, r1
 800ebf0:	4616      	mov	r6, r2
 800ebf2:	f7ff ffd1 	bl	800eb98 <findslot>
 800ebf6:	4605      	mov	r5, r0
 800ebf8:	b940      	cbnz	r0, 800ec0c <_swilseek+0x20>
 800ebfa:	f7f9 ff5b 	bl	8008ab4 <__errno>
 800ebfe:	2309      	movs	r3, #9
 800ec00:	6003      	str	r3, [r0, #0]
 800ec02:	f04f 34ff 	mov.w	r4, #4294967295
 800ec06:	4620      	mov	r0, r4
 800ec08:	b003      	add	sp, #12
 800ec0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ec0c:	2e02      	cmp	r6, #2
 800ec0e:	d903      	bls.n	800ec18 <_swilseek+0x2c>
 800ec10:	f7f9 ff50 	bl	8008ab4 <__errno>
 800ec14:	2316      	movs	r3, #22
 800ec16:	e7f3      	b.n	800ec00 <_swilseek+0x14>
 800ec18:	2e01      	cmp	r6, #1
 800ec1a:	d112      	bne.n	800ec42 <_swilseek+0x56>
 800ec1c:	6843      	ldr	r3, [r0, #4]
 800ec1e:	18e4      	adds	r4, r4, r3
 800ec20:	d4f6      	bmi.n	800ec10 <_swilseek+0x24>
 800ec22:	682b      	ldr	r3, [r5, #0]
 800ec24:	260a      	movs	r6, #10
 800ec26:	466f      	mov	r7, sp
 800ec28:	e9cd 3400 	strd	r3, r4, [sp]
 800ec2c:	4630      	mov	r0, r6
 800ec2e:	4639      	mov	r1, r7
 800ec30:	beab      	bkpt	0x00ab
 800ec32:	4606      	mov	r6, r0
 800ec34:	4630      	mov	r0, r6
 800ec36:	f7ff ffc9 	bl	800ebcc <checkerror>
 800ec3a:	2800      	cmp	r0, #0
 800ec3c:	dbe1      	blt.n	800ec02 <_swilseek+0x16>
 800ec3e:	606c      	str	r4, [r5, #4]
 800ec40:	e7e1      	b.n	800ec06 <_swilseek+0x1a>
 800ec42:	2e02      	cmp	r6, #2
 800ec44:	d1ed      	bne.n	800ec22 <_swilseek+0x36>
 800ec46:	6803      	ldr	r3, [r0, #0]
 800ec48:	260c      	movs	r6, #12
 800ec4a:	466f      	mov	r7, sp
 800ec4c:	9300      	str	r3, [sp, #0]
 800ec4e:	4630      	mov	r0, r6
 800ec50:	4639      	mov	r1, r7
 800ec52:	beab      	bkpt	0x00ab
 800ec54:	4606      	mov	r6, r0
 800ec56:	4630      	mov	r0, r6
 800ec58:	f7ff ffb8 	bl	800ebcc <checkerror>
 800ec5c:	1c43      	adds	r3, r0, #1
 800ec5e:	d0d0      	beq.n	800ec02 <_swilseek+0x16>
 800ec60:	4404      	add	r4, r0
 800ec62:	e7de      	b.n	800ec22 <_swilseek+0x36>

0800ec64 <_lseek>:
 800ec64:	f7ff bfc2 	b.w	800ebec <_swilseek>

0800ec68 <_swiclose>:
 800ec68:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ec6a:	2402      	movs	r4, #2
 800ec6c:	9001      	str	r0, [sp, #4]
 800ec6e:	ad01      	add	r5, sp, #4
 800ec70:	4620      	mov	r0, r4
 800ec72:	4629      	mov	r1, r5
 800ec74:	beab      	bkpt	0x00ab
 800ec76:	4604      	mov	r4, r0
 800ec78:	4620      	mov	r0, r4
 800ec7a:	f7ff ffa7 	bl	800ebcc <checkerror>
 800ec7e:	b003      	add	sp, #12
 800ec80:	bd30      	pop	{r4, r5, pc}
	...

0800ec84 <_close>:
 800ec84:	b538      	push	{r3, r4, r5, lr}
 800ec86:	4605      	mov	r5, r0
 800ec88:	f7ff ff86 	bl	800eb98 <findslot>
 800ec8c:	4604      	mov	r4, r0
 800ec8e:	b930      	cbnz	r0, 800ec9e <_close+0x1a>
 800ec90:	f7f9 ff10 	bl	8008ab4 <__errno>
 800ec94:	2309      	movs	r3, #9
 800ec96:	6003      	str	r3, [r0, #0]
 800ec98:	f04f 30ff 	mov.w	r0, #4294967295
 800ec9c:	bd38      	pop	{r3, r4, r5, pc}
 800ec9e:	3d01      	subs	r5, #1
 800eca0:	2d01      	cmp	r5, #1
 800eca2:	d809      	bhi.n	800ecb8 <_close+0x34>
 800eca4:	4b09      	ldr	r3, [pc, #36]	; (800eccc <_close+0x48>)
 800eca6:	689a      	ldr	r2, [r3, #8]
 800eca8:	691b      	ldr	r3, [r3, #16]
 800ecaa:	429a      	cmp	r2, r3
 800ecac:	d104      	bne.n	800ecb8 <_close+0x34>
 800ecae:	f04f 33ff 	mov.w	r3, #4294967295
 800ecb2:	6003      	str	r3, [r0, #0]
 800ecb4:	2000      	movs	r0, #0
 800ecb6:	e7f1      	b.n	800ec9c <_close+0x18>
 800ecb8:	6820      	ldr	r0, [r4, #0]
 800ecba:	f7ff ffd5 	bl	800ec68 <_swiclose>
 800ecbe:	2800      	cmp	r0, #0
 800ecc0:	d1ec      	bne.n	800ec9c <_close+0x18>
 800ecc2:	f04f 33ff 	mov.w	r3, #4294967295
 800ecc6:	6023      	str	r3, [r4, #0]
 800ecc8:	e7e8      	b.n	800ec9c <_close+0x18>
 800ecca:	bf00      	nop
 800eccc:	2000102c 	.word	0x2000102c

0800ecd0 <_isatty>:
 800ecd0:	b570      	push	{r4, r5, r6, lr}
 800ecd2:	f7ff ff61 	bl	800eb98 <findslot>
 800ecd6:	2509      	movs	r5, #9
 800ecd8:	4604      	mov	r4, r0
 800ecda:	b920      	cbnz	r0, 800ece6 <_isatty+0x16>
 800ecdc:	f7f9 feea 	bl	8008ab4 <__errno>
 800ece0:	6005      	str	r5, [r0, #0]
 800ece2:	4620      	mov	r0, r4
 800ece4:	bd70      	pop	{r4, r5, r6, pc}
 800ece6:	4628      	mov	r0, r5
 800ece8:	4621      	mov	r1, r4
 800ecea:	beab      	bkpt	0x00ab
 800ecec:	4604      	mov	r4, r0
 800ecee:	2c01      	cmp	r4, #1
 800ecf0:	d0f7      	beq.n	800ece2 <_isatty+0x12>
 800ecf2:	f7f9 fedf 	bl	8008ab4 <__errno>
 800ecf6:	2400      	movs	r4, #0
 800ecf8:	4605      	mov	r5, r0
 800ecfa:	2613      	movs	r6, #19
 800ecfc:	4630      	mov	r0, r6
 800ecfe:	4621      	mov	r1, r4
 800ed00:	beab      	bkpt	0x00ab
 800ed02:	4606      	mov	r6, r0
 800ed04:	602e      	str	r6, [r5, #0]
 800ed06:	e7ec      	b.n	800ece2 <_isatty+0x12>

0800ed08 <pow>:
 800ed08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed0c:	461f      	mov	r7, r3
 800ed0e:	4680      	mov	r8, r0
 800ed10:	4689      	mov	r9, r1
 800ed12:	4616      	mov	r6, r2
 800ed14:	f000 f8d0 	bl	800eeb8 <__ieee754_pow>
 800ed18:	4b4d      	ldr	r3, [pc, #308]	; (800ee50 <pow+0x148>)
 800ed1a:	4604      	mov	r4, r0
 800ed1c:	f993 3000 	ldrsb.w	r3, [r3]
 800ed20:	460d      	mov	r5, r1
 800ed22:	3301      	adds	r3, #1
 800ed24:	d015      	beq.n	800ed52 <pow+0x4a>
 800ed26:	4632      	mov	r2, r6
 800ed28:	463b      	mov	r3, r7
 800ed2a:	4630      	mov	r0, r6
 800ed2c:	4639      	mov	r1, r7
 800ed2e:	f7f1 fe6d 	bl	8000a0c <__aeabi_dcmpun>
 800ed32:	b970      	cbnz	r0, 800ed52 <pow+0x4a>
 800ed34:	4642      	mov	r2, r8
 800ed36:	464b      	mov	r3, r9
 800ed38:	4640      	mov	r0, r8
 800ed3a:	4649      	mov	r1, r9
 800ed3c:	f7f1 fe66 	bl	8000a0c <__aeabi_dcmpun>
 800ed40:	2200      	movs	r2, #0
 800ed42:	2300      	movs	r3, #0
 800ed44:	b148      	cbz	r0, 800ed5a <pow+0x52>
 800ed46:	4630      	mov	r0, r6
 800ed48:	4639      	mov	r1, r7
 800ed4a:	f7f1 fe2d 	bl	80009a8 <__aeabi_dcmpeq>
 800ed4e:	2800      	cmp	r0, #0
 800ed50:	d17b      	bne.n	800ee4a <pow+0x142>
 800ed52:	4620      	mov	r0, r4
 800ed54:	4629      	mov	r1, r5
 800ed56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed5a:	4640      	mov	r0, r8
 800ed5c:	4649      	mov	r1, r9
 800ed5e:	f7f1 fe23 	bl	80009a8 <__aeabi_dcmpeq>
 800ed62:	b1e0      	cbz	r0, 800ed9e <pow+0x96>
 800ed64:	2200      	movs	r2, #0
 800ed66:	2300      	movs	r3, #0
 800ed68:	4630      	mov	r0, r6
 800ed6a:	4639      	mov	r1, r7
 800ed6c:	f7f1 fe1c 	bl	80009a8 <__aeabi_dcmpeq>
 800ed70:	2800      	cmp	r0, #0
 800ed72:	d16a      	bne.n	800ee4a <pow+0x142>
 800ed74:	4630      	mov	r0, r6
 800ed76:	4639      	mov	r1, r7
 800ed78:	f000 fe63 	bl	800fa42 <finite>
 800ed7c:	2800      	cmp	r0, #0
 800ed7e:	d0e8      	beq.n	800ed52 <pow+0x4a>
 800ed80:	2200      	movs	r2, #0
 800ed82:	2300      	movs	r3, #0
 800ed84:	4630      	mov	r0, r6
 800ed86:	4639      	mov	r1, r7
 800ed88:	f7f1 fe18 	bl	80009bc <__aeabi_dcmplt>
 800ed8c:	2800      	cmp	r0, #0
 800ed8e:	d0e0      	beq.n	800ed52 <pow+0x4a>
 800ed90:	f7f9 fe90 	bl	8008ab4 <__errno>
 800ed94:	2321      	movs	r3, #33	; 0x21
 800ed96:	2400      	movs	r4, #0
 800ed98:	6003      	str	r3, [r0, #0]
 800ed9a:	4d2e      	ldr	r5, [pc, #184]	; (800ee54 <pow+0x14c>)
 800ed9c:	e7d9      	b.n	800ed52 <pow+0x4a>
 800ed9e:	4620      	mov	r0, r4
 800eda0:	4629      	mov	r1, r5
 800eda2:	f000 fe4e 	bl	800fa42 <finite>
 800eda6:	bba8      	cbnz	r0, 800ee14 <pow+0x10c>
 800eda8:	4640      	mov	r0, r8
 800edaa:	4649      	mov	r1, r9
 800edac:	f000 fe49 	bl	800fa42 <finite>
 800edb0:	b380      	cbz	r0, 800ee14 <pow+0x10c>
 800edb2:	4630      	mov	r0, r6
 800edb4:	4639      	mov	r1, r7
 800edb6:	f000 fe44 	bl	800fa42 <finite>
 800edba:	b358      	cbz	r0, 800ee14 <pow+0x10c>
 800edbc:	4622      	mov	r2, r4
 800edbe:	462b      	mov	r3, r5
 800edc0:	4620      	mov	r0, r4
 800edc2:	4629      	mov	r1, r5
 800edc4:	f7f1 fe22 	bl	8000a0c <__aeabi_dcmpun>
 800edc8:	b160      	cbz	r0, 800ede4 <pow+0xdc>
 800edca:	f7f9 fe73 	bl	8008ab4 <__errno>
 800edce:	2321      	movs	r3, #33	; 0x21
 800edd0:	2200      	movs	r2, #0
 800edd2:	6003      	str	r3, [r0, #0]
 800edd4:	2300      	movs	r3, #0
 800edd6:	4610      	mov	r0, r2
 800edd8:	4619      	mov	r1, r3
 800edda:	f7f1 fca7 	bl	800072c <__aeabi_ddiv>
 800edde:	4604      	mov	r4, r0
 800ede0:	460d      	mov	r5, r1
 800ede2:	e7b6      	b.n	800ed52 <pow+0x4a>
 800ede4:	f7f9 fe66 	bl	8008ab4 <__errno>
 800ede8:	2322      	movs	r3, #34	; 0x22
 800edea:	2200      	movs	r2, #0
 800edec:	6003      	str	r3, [r0, #0]
 800edee:	4649      	mov	r1, r9
 800edf0:	2300      	movs	r3, #0
 800edf2:	4640      	mov	r0, r8
 800edf4:	f7f1 fde2 	bl	80009bc <__aeabi_dcmplt>
 800edf8:	2400      	movs	r4, #0
 800edfa:	b148      	cbz	r0, 800ee10 <pow+0x108>
 800edfc:	4630      	mov	r0, r6
 800edfe:	4639      	mov	r1, r7
 800ee00:	f000 fe2c 	bl	800fa5c <rint>
 800ee04:	4632      	mov	r2, r6
 800ee06:	463b      	mov	r3, r7
 800ee08:	f7f1 fdce 	bl	80009a8 <__aeabi_dcmpeq>
 800ee0c:	2800      	cmp	r0, #0
 800ee0e:	d0c4      	beq.n	800ed9a <pow+0x92>
 800ee10:	4d11      	ldr	r5, [pc, #68]	; (800ee58 <pow+0x150>)
 800ee12:	e79e      	b.n	800ed52 <pow+0x4a>
 800ee14:	2200      	movs	r2, #0
 800ee16:	2300      	movs	r3, #0
 800ee18:	4620      	mov	r0, r4
 800ee1a:	4629      	mov	r1, r5
 800ee1c:	f7f1 fdc4 	bl	80009a8 <__aeabi_dcmpeq>
 800ee20:	2800      	cmp	r0, #0
 800ee22:	d096      	beq.n	800ed52 <pow+0x4a>
 800ee24:	4640      	mov	r0, r8
 800ee26:	4649      	mov	r1, r9
 800ee28:	f000 fe0b 	bl	800fa42 <finite>
 800ee2c:	2800      	cmp	r0, #0
 800ee2e:	d090      	beq.n	800ed52 <pow+0x4a>
 800ee30:	4630      	mov	r0, r6
 800ee32:	4639      	mov	r1, r7
 800ee34:	f000 fe05 	bl	800fa42 <finite>
 800ee38:	2800      	cmp	r0, #0
 800ee3a:	d08a      	beq.n	800ed52 <pow+0x4a>
 800ee3c:	f7f9 fe3a 	bl	8008ab4 <__errno>
 800ee40:	2322      	movs	r3, #34	; 0x22
 800ee42:	2400      	movs	r4, #0
 800ee44:	2500      	movs	r5, #0
 800ee46:	6003      	str	r3, [r0, #0]
 800ee48:	e783      	b.n	800ed52 <pow+0x4a>
 800ee4a:	2400      	movs	r4, #0
 800ee4c:	4d03      	ldr	r5, [pc, #12]	; (800ee5c <pow+0x154>)
 800ee4e:	e780      	b.n	800ed52 <pow+0x4a>
 800ee50:	20000a08 	.word	0x20000a08
 800ee54:	fff00000 	.word	0xfff00000
 800ee58:	7ff00000 	.word	0x7ff00000
 800ee5c:	3ff00000 	.word	0x3ff00000

0800ee60 <sqrt>:
 800ee60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee62:	4606      	mov	r6, r0
 800ee64:	460f      	mov	r7, r1
 800ee66:	f000 fd3d 	bl	800f8e4 <__ieee754_sqrt>
 800ee6a:	4b12      	ldr	r3, [pc, #72]	; (800eeb4 <sqrt+0x54>)
 800ee6c:	4604      	mov	r4, r0
 800ee6e:	f993 3000 	ldrsb.w	r3, [r3]
 800ee72:	460d      	mov	r5, r1
 800ee74:	3301      	adds	r3, #1
 800ee76:	d019      	beq.n	800eeac <sqrt+0x4c>
 800ee78:	4632      	mov	r2, r6
 800ee7a:	463b      	mov	r3, r7
 800ee7c:	4630      	mov	r0, r6
 800ee7e:	4639      	mov	r1, r7
 800ee80:	f7f1 fdc4 	bl	8000a0c <__aeabi_dcmpun>
 800ee84:	b990      	cbnz	r0, 800eeac <sqrt+0x4c>
 800ee86:	2200      	movs	r2, #0
 800ee88:	2300      	movs	r3, #0
 800ee8a:	4630      	mov	r0, r6
 800ee8c:	4639      	mov	r1, r7
 800ee8e:	f7f1 fd95 	bl	80009bc <__aeabi_dcmplt>
 800ee92:	b158      	cbz	r0, 800eeac <sqrt+0x4c>
 800ee94:	f7f9 fe0e 	bl	8008ab4 <__errno>
 800ee98:	2321      	movs	r3, #33	; 0x21
 800ee9a:	2200      	movs	r2, #0
 800ee9c:	6003      	str	r3, [r0, #0]
 800ee9e:	2300      	movs	r3, #0
 800eea0:	4610      	mov	r0, r2
 800eea2:	4619      	mov	r1, r3
 800eea4:	f7f1 fc42 	bl	800072c <__aeabi_ddiv>
 800eea8:	4604      	mov	r4, r0
 800eeaa:	460d      	mov	r5, r1
 800eeac:	4620      	mov	r0, r4
 800eeae:	4629      	mov	r1, r5
 800eeb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eeb2:	bf00      	nop
 800eeb4:	20000a08 	.word	0x20000a08

0800eeb8 <__ieee754_pow>:
 800eeb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eebc:	b093      	sub	sp, #76	; 0x4c
 800eebe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800eec2:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800eec6:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800eeca:	ea55 0302 	orrs.w	r3, r5, r2
 800eece:	4607      	mov	r7, r0
 800eed0:	4688      	mov	r8, r1
 800eed2:	f000 84bf 	beq.w	800f854 <__ieee754_pow+0x99c>
 800eed6:	4b7e      	ldr	r3, [pc, #504]	; (800f0d0 <__ieee754_pow+0x218>)
 800eed8:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800eedc:	429c      	cmp	r4, r3
 800eede:	4689      	mov	r9, r1
 800eee0:	4682      	mov	sl, r0
 800eee2:	dc09      	bgt.n	800eef8 <__ieee754_pow+0x40>
 800eee4:	d103      	bne.n	800eeee <__ieee754_pow+0x36>
 800eee6:	b978      	cbnz	r0, 800ef08 <__ieee754_pow+0x50>
 800eee8:	42a5      	cmp	r5, r4
 800eeea:	dd02      	ble.n	800eef2 <__ieee754_pow+0x3a>
 800eeec:	e00c      	b.n	800ef08 <__ieee754_pow+0x50>
 800eeee:	429d      	cmp	r5, r3
 800eef0:	dc02      	bgt.n	800eef8 <__ieee754_pow+0x40>
 800eef2:	429d      	cmp	r5, r3
 800eef4:	d10e      	bne.n	800ef14 <__ieee754_pow+0x5c>
 800eef6:	b16a      	cbz	r2, 800ef14 <__ieee754_pow+0x5c>
 800eef8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800eefc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ef00:	ea54 030a 	orrs.w	r3, r4, sl
 800ef04:	f000 84a6 	beq.w	800f854 <__ieee754_pow+0x99c>
 800ef08:	4872      	ldr	r0, [pc, #456]	; (800f0d4 <__ieee754_pow+0x21c>)
 800ef0a:	b013      	add	sp, #76	; 0x4c
 800ef0c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef10:	f000 bd9e 	b.w	800fa50 <nan>
 800ef14:	f1b9 0f00 	cmp.w	r9, #0
 800ef18:	da39      	bge.n	800ef8e <__ieee754_pow+0xd6>
 800ef1a:	4b6f      	ldr	r3, [pc, #444]	; (800f0d8 <__ieee754_pow+0x220>)
 800ef1c:	429d      	cmp	r5, r3
 800ef1e:	dc54      	bgt.n	800efca <__ieee754_pow+0x112>
 800ef20:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800ef24:	429d      	cmp	r5, r3
 800ef26:	f340 84a6 	ble.w	800f876 <__ieee754_pow+0x9be>
 800ef2a:	152b      	asrs	r3, r5, #20
 800ef2c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800ef30:	2b14      	cmp	r3, #20
 800ef32:	dd0f      	ble.n	800ef54 <__ieee754_pow+0x9c>
 800ef34:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800ef38:	fa22 f103 	lsr.w	r1, r2, r3
 800ef3c:	fa01 f303 	lsl.w	r3, r1, r3
 800ef40:	4293      	cmp	r3, r2
 800ef42:	f040 8498 	bne.w	800f876 <__ieee754_pow+0x9be>
 800ef46:	f001 0101 	and.w	r1, r1, #1
 800ef4a:	f1c1 0302 	rsb	r3, r1, #2
 800ef4e:	9300      	str	r3, [sp, #0]
 800ef50:	b182      	cbz	r2, 800ef74 <__ieee754_pow+0xbc>
 800ef52:	e05e      	b.n	800f012 <__ieee754_pow+0x15a>
 800ef54:	2a00      	cmp	r2, #0
 800ef56:	d15a      	bne.n	800f00e <__ieee754_pow+0x156>
 800ef58:	f1c3 0314 	rsb	r3, r3, #20
 800ef5c:	fa45 f103 	asr.w	r1, r5, r3
 800ef60:	fa01 f303 	lsl.w	r3, r1, r3
 800ef64:	42ab      	cmp	r3, r5
 800ef66:	f040 8483 	bne.w	800f870 <__ieee754_pow+0x9b8>
 800ef6a:	f001 0101 	and.w	r1, r1, #1
 800ef6e:	f1c1 0302 	rsb	r3, r1, #2
 800ef72:	9300      	str	r3, [sp, #0]
 800ef74:	4b59      	ldr	r3, [pc, #356]	; (800f0dc <__ieee754_pow+0x224>)
 800ef76:	429d      	cmp	r5, r3
 800ef78:	d130      	bne.n	800efdc <__ieee754_pow+0x124>
 800ef7a:	2e00      	cmp	r6, #0
 800ef7c:	f280 8474 	bge.w	800f868 <__ieee754_pow+0x9b0>
 800ef80:	463a      	mov	r2, r7
 800ef82:	4643      	mov	r3, r8
 800ef84:	2000      	movs	r0, #0
 800ef86:	4955      	ldr	r1, [pc, #340]	; (800f0dc <__ieee754_pow+0x224>)
 800ef88:	f7f1 fbd0 	bl	800072c <__aeabi_ddiv>
 800ef8c:	e02f      	b.n	800efee <__ieee754_pow+0x136>
 800ef8e:	2300      	movs	r3, #0
 800ef90:	9300      	str	r3, [sp, #0]
 800ef92:	2a00      	cmp	r2, #0
 800ef94:	d13d      	bne.n	800f012 <__ieee754_pow+0x15a>
 800ef96:	4b4e      	ldr	r3, [pc, #312]	; (800f0d0 <__ieee754_pow+0x218>)
 800ef98:	429d      	cmp	r5, r3
 800ef9a:	d1eb      	bne.n	800ef74 <__ieee754_pow+0xbc>
 800ef9c:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800efa0:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800efa4:	ea53 030a 	orrs.w	r3, r3, sl
 800efa8:	f000 8454 	beq.w	800f854 <__ieee754_pow+0x99c>
 800efac:	4b4c      	ldr	r3, [pc, #304]	; (800f0e0 <__ieee754_pow+0x228>)
 800efae:	429c      	cmp	r4, r3
 800efb0:	dd0d      	ble.n	800efce <__ieee754_pow+0x116>
 800efb2:	2e00      	cmp	r6, #0
 800efb4:	f280 8454 	bge.w	800f860 <__ieee754_pow+0x9a8>
 800efb8:	f04f 0b00 	mov.w	fp, #0
 800efbc:	f04f 0c00 	mov.w	ip, #0
 800efc0:	4658      	mov	r0, fp
 800efc2:	4661      	mov	r1, ip
 800efc4:	b013      	add	sp, #76	; 0x4c
 800efc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efca:	2302      	movs	r3, #2
 800efcc:	e7e0      	b.n	800ef90 <__ieee754_pow+0xd8>
 800efce:	2e00      	cmp	r6, #0
 800efd0:	daf2      	bge.n	800efb8 <__ieee754_pow+0x100>
 800efd2:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800efd6:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800efda:	e7f1      	b.n	800efc0 <__ieee754_pow+0x108>
 800efdc:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800efe0:	d108      	bne.n	800eff4 <__ieee754_pow+0x13c>
 800efe2:	463a      	mov	r2, r7
 800efe4:	4643      	mov	r3, r8
 800efe6:	4638      	mov	r0, r7
 800efe8:	4641      	mov	r1, r8
 800efea:	f7f1 fa75 	bl	80004d8 <__aeabi_dmul>
 800efee:	4683      	mov	fp, r0
 800eff0:	468c      	mov	ip, r1
 800eff2:	e7e5      	b.n	800efc0 <__ieee754_pow+0x108>
 800eff4:	4b3b      	ldr	r3, [pc, #236]	; (800f0e4 <__ieee754_pow+0x22c>)
 800eff6:	429e      	cmp	r6, r3
 800eff8:	d10b      	bne.n	800f012 <__ieee754_pow+0x15a>
 800effa:	f1b9 0f00 	cmp.w	r9, #0
 800effe:	db08      	blt.n	800f012 <__ieee754_pow+0x15a>
 800f000:	4638      	mov	r0, r7
 800f002:	4641      	mov	r1, r8
 800f004:	b013      	add	sp, #76	; 0x4c
 800f006:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f00a:	f000 bc6b 	b.w	800f8e4 <__ieee754_sqrt>
 800f00e:	2300      	movs	r3, #0
 800f010:	9300      	str	r3, [sp, #0]
 800f012:	4638      	mov	r0, r7
 800f014:	4641      	mov	r1, r8
 800f016:	f000 fd11 	bl	800fa3c <fabs>
 800f01a:	4683      	mov	fp, r0
 800f01c:	468c      	mov	ip, r1
 800f01e:	f1ba 0f00 	cmp.w	sl, #0
 800f022:	d129      	bne.n	800f078 <__ieee754_pow+0x1c0>
 800f024:	b124      	cbz	r4, 800f030 <__ieee754_pow+0x178>
 800f026:	4b2d      	ldr	r3, [pc, #180]	; (800f0dc <__ieee754_pow+0x224>)
 800f028:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800f02c:	429a      	cmp	r2, r3
 800f02e:	d123      	bne.n	800f078 <__ieee754_pow+0x1c0>
 800f030:	2e00      	cmp	r6, #0
 800f032:	da07      	bge.n	800f044 <__ieee754_pow+0x18c>
 800f034:	465a      	mov	r2, fp
 800f036:	4663      	mov	r3, ip
 800f038:	2000      	movs	r0, #0
 800f03a:	4928      	ldr	r1, [pc, #160]	; (800f0dc <__ieee754_pow+0x224>)
 800f03c:	f7f1 fb76 	bl	800072c <__aeabi_ddiv>
 800f040:	4683      	mov	fp, r0
 800f042:	468c      	mov	ip, r1
 800f044:	f1b9 0f00 	cmp.w	r9, #0
 800f048:	daba      	bge.n	800efc0 <__ieee754_pow+0x108>
 800f04a:	9b00      	ldr	r3, [sp, #0]
 800f04c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f050:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f054:	4323      	orrs	r3, r4
 800f056:	d108      	bne.n	800f06a <__ieee754_pow+0x1b2>
 800f058:	465a      	mov	r2, fp
 800f05a:	4663      	mov	r3, ip
 800f05c:	4658      	mov	r0, fp
 800f05e:	4661      	mov	r1, ip
 800f060:	f7f1 f882 	bl	8000168 <__aeabi_dsub>
 800f064:	4602      	mov	r2, r0
 800f066:	460b      	mov	r3, r1
 800f068:	e78e      	b.n	800ef88 <__ieee754_pow+0xd0>
 800f06a:	9b00      	ldr	r3, [sp, #0]
 800f06c:	2b01      	cmp	r3, #1
 800f06e:	d1a7      	bne.n	800efc0 <__ieee754_pow+0x108>
 800f070:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800f074:	469c      	mov	ip, r3
 800f076:	e7a3      	b.n	800efc0 <__ieee754_pow+0x108>
 800f078:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 800f07c:	3b01      	subs	r3, #1
 800f07e:	930c      	str	r3, [sp, #48]	; 0x30
 800f080:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f082:	9b00      	ldr	r3, [sp, #0]
 800f084:	4313      	orrs	r3, r2
 800f086:	d104      	bne.n	800f092 <__ieee754_pow+0x1da>
 800f088:	463a      	mov	r2, r7
 800f08a:	4643      	mov	r3, r8
 800f08c:	4638      	mov	r0, r7
 800f08e:	4641      	mov	r1, r8
 800f090:	e7e6      	b.n	800f060 <__ieee754_pow+0x1a8>
 800f092:	4b15      	ldr	r3, [pc, #84]	; (800f0e8 <__ieee754_pow+0x230>)
 800f094:	429d      	cmp	r5, r3
 800f096:	f340 80f9 	ble.w	800f28c <__ieee754_pow+0x3d4>
 800f09a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800f09e:	429d      	cmp	r5, r3
 800f0a0:	4b0f      	ldr	r3, [pc, #60]	; (800f0e0 <__ieee754_pow+0x228>)
 800f0a2:	dd09      	ble.n	800f0b8 <__ieee754_pow+0x200>
 800f0a4:	429c      	cmp	r4, r3
 800f0a6:	dc0c      	bgt.n	800f0c2 <__ieee754_pow+0x20a>
 800f0a8:	2e00      	cmp	r6, #0
 800f0aa:	da85      	bge.n	800efb8 <__ieee754_pow+0x100>
 800f0ac:	a306      	add	r3, pc, #24	; (adr r3, 800f0c8 <__ieee754_pow+0x210>)
 800f0ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0b2:	4610      	mov	r0, r2
 800f0b4:	4619      	mov	r1, r3
 800f0b6:	e798      	b.n	800efea <__ieee754_pow+0x132>
 800f0b8:	429c      	cmp	r4, r3
 800f0ba:	dbf5      	blt.n	800f0a8 <__ieee754_pow+0x1f0>
 800f0bc:	4b07      	ldr	r3, [pc, #28]	; (800f0dc <__ieee754_pow+0x224>)
 800f0be:	429c      	cmp	r4, r3
 800f0c0:	dd14      	ble.n	800f0ec <__ieee754_pow+0x234>
 800f0c2:	2e00      	cmp	r6, #0
 800f0c4:	dcf2      	bgt.n	800f0ac <__ieee754_pow+0x1f4>
 800f0c6:	e777      	b.n	800efb8 <__ieee754_pow+0x100>
 800f0c8:	8800759c 	.word	0x8800759c
 800f0cc:	7e37e43c 	.word	0x7e37e43c
 800f0d0:	7ff00000 	.word	0x7ff00000
 800f0d4:	080108b7 	.word	0x080108b7
 800f0d8:	433fffff 	.word	0x433fffff
 800f0dc:	3ff00000 	.word	0x3ff00000
 800f0e0:	3fefffff 	.word	0x3fefffff
 800f0e4:	3fe00000 	.word	0x3fe00000
 800f0e8:	41e00000 	.word	0x41e00000
 800f0ec:	4661      	mov	r1, ip
 800f0ee:	2200      	movs	r2, #0
 800f0f0:	4658      	mov	r0, fp
 800f0f2:	4b61      	ldr	r3, [pc, #388]	; (800f278 <__ieee754_pow+0x3c0>)
 800f0f4:	f7f1 f838 	bl	8000168 <__aeabi_dsub>
 800f0f8:	a355      	add	r3, pc, #340	; (adr r3, 800f250 <__ieee754_pow+0x398>)
 800f0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0fe:	4604      	mov	r4, r0
 800f100:	460d      	mov	r5, r1
 800f102:	f7f1 f9e9 	bl	80004d8 <__aeabi_dmul>
 800f106:	a354      	add	r3, pc, #336	; (adr r3, 800f258 <__ieee754_pow+0x3a0>)
 800f108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f10c:	4606      	mov	r6, r0
 800f10e:	460f      	mov	r7, r1
 800f110:	4620      	mov	r0, r4
 800f112:	4629      	mov	r1, r5
 800f114:	f7f1 f9e0 	bl	80004d8 <__aeabi_dmul>
 800f118:	2200      	movs	r2, #0
 800f11a:	4682      	mov	sl, r0
 800f11c:	468b      	mov	fp, r1
 800f11e:	4620      	mov	r0, r4
 800f120:	4629      	mov	r1, r5
 800f122:	4b56      	ldr	r3, [pc, #344]	; (800f27c <__ieee754_pow+0x3c4>)
 800f124:	f7f1 f9d8 	bl	80004d8 <__aeabi_dmul>
 800f128:	4602      	mov	r2, r0
 800f12a:	460b      	mov	r3, r1
 800f12c:	a14c      	add	r1, pc, #304	; (adr r1, 800f260 <__ieee754_pow+0x3a8>)
 800f12e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f132:	f7f1 f819 	bl	8000168 <__aeabi_dsub>
 800f136:	4622      	mov	r2, r4
 800f138:	462b      	mov	r3, r5
 800f13a:	f7f1 f9cd 	bl	80004d8 <__aeabi_dmul>
 800f13e:	4602      	mov	r2, r0
 800f140:	460b      	mov	r3, r1
 800f142:	2000      	movs	r0, #0
 800f144:	494e      	ldr	r1, [pc, #312]	; (800f280 <__ieee754_pow+0x3c8>)
 800f146:	f7f1 f80f 	bl	8000168 <__aeabi_dsub>
 800f14a:	4622      	mov	r2, r4
 800f14c:	462b      	mov	r3, r5
 800f14e:	4680      	mov	r8, r0
 800f150:	4689      	mov	r9, r1
 800f152:	4620      	mov	r0, r4
 800f154:	4629      	mov	r1, r5
 800f156:	f7f1 f9bf 	bl	80004d8 <__aeabi_dmul>
 800f15a:	4602      	mov	r2, r0
 800f15c:	460b      	mov	r3, r1
 800f15e:	4640      	mov	r0, r8
 800f160:	4649      	mov	r1, r9
 800f162:	f7f1 f9b9 	bl	80004d8 <__aeabi_dmul>
 800f166:	a340      	add	r3, pc, #256	; (adr r3, 800f268 <__ieee754_pow+0x3b0>)
 800f168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f16c:	f7f1 f9b4 	bl	80004d8 <__aeabi_dmul>
 800f170:	4602      	mov	r2, r0
 800f172:	460b      	mov	r3, r1
 800f174:	4650      	mov	r0, sl
 800f176:	4659      	mov	r1, fp
 800f178:	f7f0 fff6 	bl	8000168 <__aeabi_dsub>
 800f17c:	f04f 0a00 	mov.w	sl, #0
 800f180:	4602      	mov	r2, r0
 800f182:	460b      	mov	r3, r1
 800f184:	4604      	mov	r4, r0
 800f186:	460d      	mov	r5, r1
 800f188:	4630      	mov	r0, r6
 800f18a:	4639      	mov	r1, r7
 800f18c:	f7f0 ffee 	bl	800016c <__adddf3>
 800f190:	4632      	mov	r2, r6
 800f192:	463b      	mov	r3, r7
 800f194:	4650      	mov	r0, sl
 800f196:	468b      	mov	fp, r1
 800f198:	f7f0 ffe6 	bl	8000168 <__aeabi_dsub>
 800f19c:	4602      	mov	r2, r0
 800f19e:	460b      	mov	r3, r1
 800f1a0:	4620      	mov	r0, r4
 800f1a2:	4629      	mov	r1, r5
 800f1a4:	f7f0 ffe0 	bl	8000168 <__aeabi_dsub>
 800f1a8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f1ac:	9b00      	ldr	r3, [sp, #0]
 800f1ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f1b0:	3b01      	subs	r3, #1
 800f1b2:	4313      	orrs	r3, r2
 800f1b4:	f04f 0600 	mov.w	r6, #0
 800f1b8:	f04f 0200 	mov.w	r2, #0
 800f1bc:	bf0c      	ite	eq
 800f1be:	4b31      	ldreq	r3, [pc, #196]	; (800f284 <__ieee754_pow+0x3cc>)
 800f1c0:	4b2d      	ldrne	r3, [pc, #180]	; (800f278 <__ieee754_pow+0x3c0>)
 800f1c2:	4604      	mov	r4, r0
 800f1c4:	460d      	mov	r5, r1
 800f1c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f1ca:	e9cd 2300 	strd	r2, r3, [sp]
 800f1ce:	4632      	mov	r2, r6
 800f1d0:	463b      	mov	r3, r7
 800f1d2:	f7f0 ffc9 	bl	8000168 <__aeabi_dsub>
 800f1d6:	4652      	mov	r2, sl
 800f1d8:	465b      	mov	r3, fp
 800f1da:	f7f1 f97d 	bl	80004d8 <__aeabi_dmul>
 800f1de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f1e2:	4680      	mov	r8, r0
 800f1e4:	4689      	mov	r9, r1
 800f1e6:	4620      	mov	r0, r4
 800f1e8:	4629      	mov	r1, r5
 800f1ea:	f7f1 f975 	bl	80004d8 <__aeabi_dmul>
 800f1ee:	4602      	mov	r2, r0
 800f1f0:	460b      	mov	r3, r1
 800f1f2:	4640      	mov	r0, r8
 800f1f4:	4649      	mov	r1, r9
 800f1f6:	f7f0 ffb9 	bl	800016c <__adddf3>
 800f1fa:	4632      	mov	r2, r6
 800f1fc:	463b      	mov	r3, r7
 800f1fe:	4680      	mov	r8, r0
 800f200:	4689      	mov	r9, r1
 800f202:	4650      	mov	r0, sl
 800f204:	4659      	mov	r1, fp
 800f206:	f7f1 f967 	bl	80004d8 <__aeabi_dmul>
 800f20a:	4604      	mov	r4, r0
 800f20c:	460d      	mov	r5, r1
 800f20e:	460b      	mov	r3, r1
 800f210:	4602      	mov	r2, r0
 800f212:	4649      	mov	r1, r9
 800f214:	4640      	mov	r0, r8
 800f216:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800f21a:	f7f0 ffa7 	bl	800016c <__adddf3>
 800f21e:	4b1a      	ldr	r3, [pc, #104]	; (800f288 <__ieee754_pow+0x3d0>)
 800f220:	4682      	mov	sl, r0
 800f222:	4299      	cmp	r1, r3
 800f224:	460f      	mov	r7, r1
 800f226:	460e      	mov	r6, r1
 800f228:	f340 82ed 	ble.w	800f806 <__ieee754_pow+0x94e>
 800f22c:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800f230:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800f234:	4303      	orrs	r3, r0
 800f236:	f000 81e7 	beq.w	800f608 <__ieee754_pow+0x750>
 800f23a:	a30d      	add	r3, pc, #52	; (adr r3, 800f270 <__ieee754_pow+0x3b8>)
 800f23c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f240:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f244:	f7f1 f948 	bl	80004d8 <__aeabi_dmul>
 800f248:	a309      	add	r3, pc, #36	; (adr r3, 800f270 <__ieee754_pow+0x3b8>)
 800f24a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f24e:	e6cc      	b.n	800efea <__ieee754_pow+0x132>
 800f250:	60000000 	.word	0x60000000
 800f254:	3ff71547 	.word	0x3ff71547
 800f258:	f85ddf44 	.word	0xf85ddf44
 800f25c:	3e54ae0b 	.word	0x3e54ae0b
 800f260:	55555555 	.word	0x55555555
 800f264:	3fd55555 	.word	0x3fd55555
 800f268:	652b82fe 	.word	0x652b82fe
 800f26c:	3ff71547 	.word	0x3ff71547
 800f270:	8800759c 	.word	0x8800759c
 800f274:	7e37e43c 	.word	0x7e37e43c
 800f278:	3ff00000 	.word	0x3ff00000
 800f27c:	3fd00000 	.word	0x3fd00000
 800f280:	3fe00000 	.word	0x3fe00000
 800f284:	bff00000 	.word	0xbff00000
 800f288:	408fffff 	.word	0x408fffff
 800f28c:	4bd4      	ldr	r3, [pc, #848]	; (800f5e0 <__ieee754_pow+0x728>)
 800f28e:	2200      	movs	r2, #0
 800f290:	ea09 0303 	and.w	r3, r9, r3
 800f294:	b943      	cbnz	r3, 800f2a8 <__ieee754_pow+0x3f0>
 800f296:	4658      	mov	r0, fp
 800f298:	4661      	mov	r1, ip
 800f29a:	4bd2      	ldr	r3, [pc, #840]	; (800f5e4 <__ieee754_pow+0x72c>)
 800f29c:	f7f1 f91c 	bl	80004d8 <__aeabi_dmul>
 800f2a0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800f2a4:	4683      	mov	fp, r0
 800f2a6:	460c      	mov	r4, r1
 800f2a8:	1523      	asrs	r3, r4, #20
 800f2aa:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f2ae:	4413      	add	r3, r2
 800f2b0:	930b      	str	r3, [sp, #44]	; 0x2c
 800f2b2:	4bcd      	ldr	r3, [pc, #820]	; (800f5e8 <__ieee754_pow+0x730>)
 800f2b4:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f2b8:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800f2bc:	429c      	cmp	r4, r3
 800f2be:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f2c2:	dd08      	ble.n	800f2d6 <__ieee754_pow+0x41e>
 800f2c4:	4bc9      	ldr	r3, [pc, #804]	; (800f5ec <__ieee754_pow+0x734>)
 800f2c6:	429c      	cmp	r4, r3
 800f2c8:	f340 819c 	ble.w	800f604 <__ieee754_pow+0x74c>
 800f2cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f2ce:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800f2d2:	3301      	adds	r3, #1
 800f2d4:	930b      	str	r3, [sp, #44]	; 0x2c
 800f2d6:	2600      	movs	r6, #0
 800f2d8:	00f3      	lsls	r3, r6, #3
 800f2da:	930d      	str	r3, [sp, #52]	; 0x34
 800f2dc:	4bc4      	ldr	r3, [pc, #784]	; (800f5f0 <__ieee754_pow+0x738>)
 800f2de:	4658      	mov	r0, fp
 800f2e0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f2e4:	e9d3 3400 	ldrd	r3, r4, [r3]
 800f2e8:	4629      	mov	r1, r5
 800f2ea:	461a      	mov	r2, r3
 800f2ec:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800f2f0:	4623      	mov	r3, r4
 800f2f2:	f7f0 ff39 	bl	8000168 <__aeabi_dsub>
 800f2f6:	46da      	mov	sl, fp
 800f2f8:	462b      	mov	r3, r5
 800f2fa:	4652      	mov	r2, sl
 800f2fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800f300:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f304:	f7f0 ff32 	bl	800016c <__adddf3>
 800f308:	4602      	mov	r2, r0
 800f30a:	460b      	mov	r3, r1
 800f30c:	2000      	movs	r0, #0
 800f30e:	49b9      	ldr	r1, [pc, #740]	; (800f5f4 <__ieee754_pow+0x73c>)
 800f310:	f7f1 fa0c 	bl	800072c <__aeabi_ddiv>
 800f314:	4602      	mov	r2, r0
 800f316:	460b      	mov	r3, r1
 800f318:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800f31c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800f320:	f7f1 f8da 	bl	80004d8 <__aeabi_dmul>
 800f324:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f328:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800f32c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f330:	2300      	movs	r3, #0
 800f332:	2200      	movs	r2, #0
 800f334:	46ab      	mov	fp, r5
 800f336:	106d      	asrs	r5, r5, #1
 800f338:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800f33c:	9304      	str	r3, [sp, #16]
 800f33e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800f342:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800f346:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800f34a:	4640      	mov	r0, r8
 800f34c:	4649      	mov	r1, r9
 800f34e:	4614      	mov	r4, r2
 800f350:	461d      	mov	r5, r3
 800f352:	f7f1 f8c1 	bl	80004d8 <__aeabi_dmul>
 800f356:	4602      	mov	r2, r0
 800f358:	460b      	mov	r3, r1
 800f35a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800f35e:	f7f0 ff03 	bl	8000168 <__aeabi_dsub>
 800f362:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f366:	4606      	mov	r6, r0
 800f368:	460f      	mov	r7, r1
 800f36a:	4620      	mov	r0, r4
 800f36c:	4629      	mov	r1, r5
 800f36e:	f7f0 fefb 	bl	8000168 <__aeabi_dsub>
 800f372:	4602      	mov	r2, r0
 800f374:	460b      	mov	r3, r1
 800f376:	4650      	mov	r0, sl
 800f378:	4659      	mov	r1, fp
 800f37a:	f7f0 fef5 	bl	8000168 <__aeabi_dsub>
 800f37e:	4642      	mov	r2, r8
 800f380:	464b      	mov	r3, r9
 800f382:	f7f1 f8a9 	bl	80004d8 <__aeabi_dmul>
 800f386:	4602      	mov	r2, r0
 800f388:	460b      	mov	r3, r1
 800f38a:	4630      	mov	r0, r6
 800f38c:	4639      	mov	r1, r7
 800f38e:	f7f0 feeb 	bl	8000168 <__aeabi_dsub>
 800f392:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f396:	f7f1 f89f 	bl	80004d8 <__aeabi_dmul>
 800f39a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f39e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f3a2:	4610      	mov	r0, r2
 800f3a4:	4619      	mov	r1, r3
 800f3a6:	f7f1 f897 	bl	80004d8 <__aeabi_dmul>
 800f3aa:	a37b      	add	r3, pc, #492	; (adr r3, 800f598 <__ieee754_pow+0x6e0>)
 800f3ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3b0:	4604      	mov	r4, r0
 800f3b2:	460d      	mov	r5, r1
 800f3b4:	f7f1 f890 	bl	80004d8 <__aeabi_dmul>
 800f3b8:	a379      	add	r3, pc, #484	; (adr r3, 800f5a0 <__ieee754_pow+0x6e8>)
 800f3ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3be:	f7f0 fed5 	bl	800016c <__adddf3>
 800f3c2:	4622      	mov	r2, r4
 800f3c4:	462b      	mov	r3, r5
 800f3c6:	f7f1 f887 	bl	80004d8 <__aeabi_dmul>
 800f3ca:	a377      	add	r3, pc, #476	; (adr r3, 800f5a8 <__ieee754_pow+0x6f0>)
 800f3cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3d0:	f7f0 fecc 	bl	800016c <__adddf3>
 800f3d4:	4622      	mov	r2, r4
 800f3d6:	462b      	mov	r3, r5
 800f3d8:	f7f1 f87e 	bl	80004d8 <__aeabi_dmul>
 800f3dc:	a374      	add	r3, pc, #464	; (adr r3, 800f5b0 <__ieee754_pow+0x6f8>)
 800f3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3e2:	f7f0 fec3 	bl	800016c <__adddf3>
 800f3e6:	4622      	mov	r2, r4
 800f3e8:	462b      	mov	r3, r5
 800f3ea:	f7f1 f875 	bl	80004d8 <__aeabi_dmul>
 800f3ee:	a372      	add	r3, pc, #456	; (adr r3, 800f5b8 <__ieee754_pow+0x700>)
 800f3f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3f4:	f7f0 feba 	bl	800016c <__adddf3>
 800f3f8:	4622      	mov	r2, r4
 800f3fa:	462b      	mov	r3, r5
 800f3fc:	f7f1 f86c 	bl	80004d8 <__aeabi_dmul>
 800f400:	a36f      	add	r3, pc, #444	; (adr r3, 800f5c0 <__ieee754_pow+0x708>)
 800f402:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f406:	f7f0 feb1 	bl	800016c <__adddf3>
 800f40a:	4622      	mov	r2, r4
 800f40c:	4606      	mov	r6, r0
 800f40e:	460f      	mov	r7, r1
 800f410:	462b      	mov	r3, r5
 800f412:	4620      	mov	r0, r4
 800f414:	4629      	mov	r1, r5
 800f416:	f7f1 f85f 	bl	80004d8 <__aeabi_dmul>
 800f41a:	4602      	mov	r2, r0
 800f41c:	460b      	mov	r3, r1
 800f41e:	4630      	mov	r0, r6
 800f420:	4639      	mov	r1, r7
 800f422:	f7f1 f859 	bl	80004d8 <__aeabi_dmul>
 800f426:	4604      	mov	r4, r0
 800f428:	460d      	mov	r5, r1
 800f42a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f42e:	4642      	mov	r2, r8
 800f430:	464b      	mov	r3, r9
 800f432:	f7f0 fe9b 	bl	800016c <__adddf3>
 800f436:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f43a:	f7f1 f84d 	bl	80004d8 <__aeabi_dmul>
 800f43e:	4622      	mov	r2, r4
 800f440:	462b      	mov	r3, r5
 800f442:	f7f0 fe93 	bl	800016c <__adddf3>
 800f446:	4642      	mov	r2, r8
 800f448:	4606      	mov	r6, r0
 800f44a:	460f      	mov	r7, r1
 800f44c:	464b      	mov	r3, r9
 800f44e:	4640      	mov	r0, r8
 800f450:	4649      	mov	r1, r9
 800f452:	f7f1 f841 	bl	80004d8 <__aeabi_dmul>
 800f456:	2200      	movs	r2, #0
 800f458:	4b67      	ldr	r3, [pc, #412]	; (800f5f8 <__ieee754_pow+0x740>)
 800f45a:	4682      	mov	sl, r0
 800f45c:	468b      	mov	fp, r1
 800f45e:	f7f0 fe85 	bl	800016c <__adddf3>
 800f462:	4632      	mov	r2, r6
 800f464:	463b      	mov	r3, r7
 800f466:	f7f0 fe81 	bl	800016c <__adddf3>
 800f46a:	9c04      	ldr	r4, [sp, #16]
 800f46c:	460d      	mov	r5, r1
 800f46e:	4622      	mov	r2, r4
 800f470:	460b      	mov	r3, r1
 800f472:	4640      	mov	r0, r8
 800f474:	4649      	mov	r1, r9
 800f476:	f7f1 f82f 	bl	80004d8 <__aeabi_dmul>
 800f47a:	2200      	movs	r2, #0
 800f47c:	4680      	mov	r8, r0
 800f47e:	4689      	mov	r9, r1
 800f480:	4620      	mov	r0, r4
 800f482:	4629      	mov	r1, r5
 800f484:	4b5c      	ldr	r3, [pc, #368]	; (800f5f8 <__ieee754_pow+0x740>)
 800f486:	f7f0 fe6f 	bl	8000168 <__aeabi_dsub>
 800f48a:	4652      	mov	r2, sl
 800f48c:	465b      	mov	r3, fp
 800f48e:	f7f0 fe6b 	bl	8000168 <__aeabi_dsub>
 800f492:	4602      	mov	r2, r0
 800f494:	460b      	mov	r3, r1
 800f496:	4630      	mov	r0, r6
 800f498:	4639      	mov	r1, r7
 800f49a:	f7f0 fe65 	bl	8000168 <__aeabi_dsub>
 800f49e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f4a2:	f7f1 f819 	bl	80004d8 <__aeabi_dmul>
 800f4a6:	4622      	mov	r2, r4
 800f4a8:	4606      	mov	r6, r0
 800f4aa:	460f      	mov	r7, r1
 800f4ac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f4b0:	462b      	mov	r3, r5
 800f4b2:	f7f1 f811 	bl	80004d8 <__aeabi_dmul>
 800f4b6:	4602      	mov	r2, r0
 800f4b8:	460b      	mov	r3, r1
 800f4ba:	4630      	mov	r0, r6
 800f4bc:	4639      	mov	r1, r7
 800f4be:	f7f0 fe55 	bl	800016c <__adddf3>
 800f4c2:	4606      	mov	r6, r0
 800f4c4:	460f      	mov	r7, r1
 800f4c6:	4602      	mov	r2, r0
 800f4c8:	460b      	mov	r3, r1
 800f4ca:	4640      	mov	r0, r8
 800f4cc:	4649      	mov	r1, r9
 800f4ce:	f7f0 fe4d 	bl	800016c <__adddf3>
 800f4d2:	a33d      	add	r3, pc, #244	; (adr r3, 800f5c8 <__ieee754_pow+0x710>)
 800f4d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4d8:	9c04      	ldr	r4, [sp, #16]
 800f4da:	460d      	mov	r5, r1
 800f4dc:	4620      	mov	r0, r4
 800f4de:	f7f0 fffb 	bl	80004d8 <__aeabi_dmul>
 800f4e2:	4642      	mov	r2, r8
 800f4e4:	464b      	mov	r3, r9
 800f4e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f4ea:	4620      	mov	r0, r4
 800f4ec:	4629      	mov	r1, r5
 800f4ee:	f7f0 fe3b 	bl	8000168 <__aeabi_dsub>
 800f4f2:	4602      	mov	r2, r0
 800f4f4:	460b      	mov	r3, r1
 800f4f6:	4630      	mov	r0, r6
 800f4f8:	4639      	mov	r1, r7
 800f4fa:	f7f0 fe35 	bl	8000168 <__aeabi_dsub>
 800f4fe:	a334      	add	r3, pc, #208	; (adr r3, 800f5d0 <__ieee754_pow+0x718>)
 800f500:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f504:	f7f0 ffe8 	bl	80004d8 <__aeabi_dmul>
 800f508:	a333      	add	r3, pc, #204	; (adr r3, 800f5d8 <__ieee754_pow+0x720>)
 800f50a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f50e:	4606      	mov	r6, r0
 800f510:	460f      	mov	r7, r1
 800f512:	4620      	mov	r0, r4
 800f514:	4629      	mov	r1, r5
 800f516:	f7f0 ffdf 	bl	80004d8 <__aeabi_dmul>
 800f51a:	4602      	mov	r2, r0
 800f51c:	460b      	mov	r3, r1
 800f51e:	4630      	mov	r0, r6
 800f520:	4639      	mov	r1, r7
 800f522:	f7f0 fe23 	bl	800016c <__adddf3>
 800f526:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f528:	4b34      	ldr	r3, [pc, #208]	; (800f5fc <__ieee754_pow+0x744>)
 800f52a:	4413      	add	r3, r2
 800f52c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f530:	f7f0 fe1c 	bl	800016c <__adddf3>
 800f534:	4680      	mov	r8, r0
 800f536:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800f538:	4689      	mov	r9, r1
 800f53a:	f7f0 ff63 	bl	8000404 <__aeabi_i2d>
 800f53e:	4604      	mov	r4, r0
 800f540:	460d      	mov	r5, r1
 800f542:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f544:	4b2e      	ldr	r3, [pc, #184]	; (800f600 <__ieee754_pow+0x748>)
 800f546:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f54a:	4413      	add	r3, r2
 800f54c:	e9d3 6700 	ldrd	r6, r7, [r3]
 800f550:	4642      	mov	r2, r8
 800f552:	464b      	mov	r3, r9
 800f554:	f7f0 fe0a 	bl	800016c <__adddf3>
 800f558:	4632      	mov	r2, r6
 800f55a:	463b      	mov	r3, r7
 800f55c:	f7f0 fe06 	bl	800016c <__adddf3>
 800f560:	4622      	mov	r2, r4
 800f562:	462b      	mov	r3, r5
 800f564:	f7f0 fe02 	bl	800016c <__adddf3>
 800f568:	f8dd a010 	ldr.w	sl, [sp, #16]
 800f56c:	4622      	mov	r2, r4
 800f56e:	462b      	mov	r3, r5
 800f570:	4650      	mov	r0, sl
 800f572:	468b      	mov	fp, r1
 800f574:	f7f0 fdf8 	bl	8000168 <__aeabi_dsub>
 800f578:	4632      	mov	r2, r6
 800f57a:	463b      	mov	r3, r7
 800f57c:	f7f0 fdf4 	bl	8000168 <__aeabi_dsub>
 800f580:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f584:	f7f0 fdf0 	bl	8000168 <__aeabi_dsub>
 800f588:	4602      	mov	r2, r0
 800f58a:	460b      	mov	r3, r1
 800f58c:	4640      	mov	r0, r8
 800f58e:	4649      	mov	r1, r9
 800f590:	e608      	b.n	800f1a4 <__ieee754_pow+0x2ec>
 800f592:	bf00      	nop
 800f594:	f3af 8000 	nop.w
 800f598:	4a454eef 	.word	0x4a454eef
 800f59c:	3fca7e28 	.word	0x3fca7e28
 800f5a0:	93c9db65 	.word	0x93c9db65
 800f5a4:	3fcd864a 	.word	0x3fcd864a
 800f5a8:	a91d4101 	.word	0xa91d4101
 800f5ac:	3fd17460 	.word	0x3fd17460
 800f5b0:	518f264d 	.word	0x518f264d
 800f5b4:	3fd55555 	.word	0x3fd55555
 800f5b8:	db6fabff 	.word	0xdb6fabff
 800f5bc:	3fdb6db6 	.word	0x3fdb6db6
 800f5c0:	33333303 	.word	0x33333303
 800f5c4:	3fe33333 	.word	0x3fe33333
 800f5c8:	e0000000 	.word	0xe0000000
 800f5cc:	3feec709 	.word	0x3feec709
 800f5d0:	dc3a03fd 	.word	0xdc3a03fd
 800f5d4:	3feec709 	.word	0x3feec709
 800f5d8:	145b01f5 	.word	0x145b01f5
 800f5dc:	be3e2fe0 	.word	0xbe3e2fe0
 800f5e0:	7ff00000 	.word	0x7ff00000
 800f5e4:	43400000 	.word	0x43400000
 800f5e8:	0003988e 	.word	0x0003988e
 800f5ec:	000bb679 	.word	0x000bb679
 800f5f0:	080109c8 	.word	0x080109c8
 800f5f4:	3ff00000 	.word	0x3ff00000
 800f5f8:	40080000 	.word	0x40080000
 800f5fc:	080109e8 	.word	0x080109e8
 800f600:	080109d8 	.word	0x080109d8
 800f604:	2601      	movs	r6, #1
 800f606:	e667      	b.n	800f2d8 <__ieee754_pow+0x420>
 800f608:	a39d      	add	r3, pc, #628	; (adr r3, 800f880 <__ieee754_pow+0x9c8>)
 800f60a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f60e:	4640      	mov	r0, r8
 800f610:	4649      	mov	r1, r9
 800f612:	f7f0 fdab 	bl	800016c <__adddf3>
 800f616:	4622      	mov	r2, r4
 800f618:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f61c:	462b      	mov	r3, r5
 800f61e:	4650      	mov	r0, sl
 800f620:	4639      	mov	r1, r7
 800f622:	f7f0 fda1 	bl	8000168 <__aeabi_dsub>
 800f626:	4602      	mov	r2, r0
 800f628:	460b      	mov	r3, r1
 800f62a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f62e:	f7f1 f9e3 	bl	80009f8 <__aeabi_dcmpgt>
 800f632:	2800      	cmp	r0, #0
 800f634:	f47f ae01 	bne.w	800f23a <__ieee754_pow+0x382>
 800f638:	4aa5      	ldr	r2, [pc, #660]	; (800f8d0 <__ieee754_pow+0xa18>)
 800f63a:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800f63e:	4293      	cmp	r3, r2
 800f640:	f340 8103 	ble.w	800f84a <__ieee754_pow+0x992>
 800f644:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800f648:	2000      	movs	r0, #0
 800f64a:	151b      	asrs	r3, r3, #20
 800f64c:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800f650:	fa4a f303 	asr.w	r3, sl, r3
 800f654:	4433      	add	r3, r6
 800f656:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800f65a:	4f9e      	ldr	r7, [pc, #632]	; (800f8d4 <__ieee754_pow+0xa1c>)
 800f65c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800f660:	4117      	asrs	r7, r2
 800f662:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800f666:	ea23 0107 	bic.w	r1, r3, r7
 800f66a:	f1c2 0214 	rsb	r2, r2, #20
 800f66e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800f672:	460b      	mov	r3, r1
 800f674:	fa4a fa02 	asr.w	sl, sl, r2
 800f678:	2e00      	cmp	r6, #0
 800f67a:	4602      	mov	r2, r0
 800f67c:	4629      	mov	r1, r5
 800f67e:	4620      	mov	r0, r4
 800f680:	bfb8      	it	lt
 800f682:	f1ca 0a00 	rsblt	sl, sl, #0
 800f686:	f7f0 fd6f 	bl	8000168 <__aeabi_dsub>
 800f68a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f68e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f692:	2400      	movs	r4, #0
 800f694:	4642      	mov	r2, r8
 800f696:	464b      	mov	r3, r9
 800f698:	f7f0 fd68 	bl	800016c <__adddf3>
 800f69c:	a37a      	add	r3, pc, #488	; (adr r3, 800f888 <__ieee754_pow+0x9d0>)
 800f69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6a2:	4620      	mov	r0, r4
 800f6a4:	460d      	mov	r5, r1
 800f6a6:	f7f0 ff17 	bl	80004d8 <__aeabi_dmul>
 800f6aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f6ae:	4606      	mov	r6, r0
 800f6b0:	460f      	mov	r7, r1
 800f6b2:	4620      	mov	r0, r4
 800f6b4:	4629      	mov	r1, r5
 800f6b6:	f7f0 fd57 	bl	8000168 <__aeabi_dsub>
 800f6ba:	4602      	mov	r2, r0
 800f6bc:	460b      	mov	r3, r1
 800f6be:	4640      	mov	r0, r8
 800f6c0:	4649      	mov	r1, r9
 800f6c2:	f7f0 fd51 	bl	8000168 <__aeabi_dsub>
 800f6c6:	a372      	add	r3, pc, #456	; (adr r3, 800f890 <__ieee754_pow+0x9d8>)
 800f6c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6cc:	f7f0 ff04 	bl	80004d8 <__aeabi_dmul>
 800f6d0:	a371      	add	r3, pc, #452	; (adr r3, 800f898 <__ieee754_pow+0x9e0>)
 800f6d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6d6:	4680      	mov	r8, r0
 800f6d8:	4689      	mov	r9, r1
 800f6da:	4620      	mov	r0, r4
 800f6dc:	4629      	mov	r1, r5
 800f6de:	f7f0 fefb 	bl	80004d8 <__aeabi_dmul>
 800f6e2:	4602      	mov	r2, r0
 800f6e4:	460b      	mov	r3, r1
 800f6e6:	4640      	mov	r0, r8
 800f6e8:	4649      	mov	r1, r9
 800f6ea:	f7f0 fd3f 	bl	800016c <__adddf3>
 800f6ee:	4604      	mov	r4, r0
 800f6f0:	460d      	mov	r5, r1
 800f6f2:	4602      	mov	r2, r0
 800f6f4:	460b      	mov	r3, r1
 800f6f6:	4630      	mov	r0, r6
 800f6f8:	4639      	mov	r1, r7
 800f6fa:	f7f0 fd37 	bl	800016c <__adddf3>
 800f6fe:	4632      	mov	r2, r6
 800f700:	463b      	mov	r3, r7
 800f702:	4680      	mov	r8, r0
 800f704:	4689      	mov	r9, r1
 800f706:	f7f0 fd2f 	bl	8000168 <__aeabi_dsub>
 800f70a:	4602      	mov	r2, r0
 800f70c:	460b      	mov	r3, r1
 800f70e:	4620      	mov	r0, r4
 800f710:	4629      	mov	r1, r5
 800f712:	f7f0 fd29 	bl	8000168 <__aeabi_dsub>
 800f716:	4642      	mov	r2, r8
 800f718:	4606      	mov	r6, r0
 800f71a:	460f      	mov	r7, r1
 800f71c:	464b      	mov	r3, r9
 800f71e:	4640      	mov	r0, r8
 800f720:	4649      	mov	r1, r9
 800f722:	f7f0 fed9 	bl	80004d8 <__aeabi_dmul>
 800f726:	a35e      	add	r3, pc, #376	; (adr r3, 800f8a0 <__ieee754_pow+0x9e8>)
 800f728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f72c:	4604      	mov	r4, r0
 800f72e:	460d      	mov	r5, r1
 800f730:	f7f0 fed2 	bl	80004d8 <__aeabi_dmul>
 800f734:	a35c      	add	r3, pc, #368	; (adr r3, 800f8a8 <__ieee754_pow+0x9f0>)
 800f736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f73a:	f7f0 fd15 	bl	8000168 <__aeabi_dsub>
 800f73e:	4622      	mov	r2, r4
 800f740:	462b      	mov	r3, r5
 800f742:	f7f0 fec9 	bl	80004d8 <__aeabi_dmul>
 800f746:	a35a      	add	r3, pc, #360	; (adr r3, 800f8b0 <__ieee754_pow+0x9f8>)
 800f748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f74c:	f7f0 fd0e 	bl	800016c <__adddf3>
 800f750:	4622      	mov	r2, r4
 800f752:	462b      	mov	r3, r5
 800f754:	f7f0 fec0 	bl	80004d8 <__aeabi_dmul>
 800f758:	a357      	add	r3, pc, #348	; (adr r3, 800f8b8 <__ieee754_pow+0xa00>)
 800f75a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f75e:	f7f0 fd03 	bl	8000168 <__aeabi_dsub>
 800f762:	4622      	mov	r2, r4
 800f764:	462b      	mov	r3, r5
 800f766:	f7f0 feb7 	bl	80004d8 <__aeabi_dmul>
 800f76a:	a355      	add	r3, pc, #340	; (adr r3, 800f8c0 <__ieee754_pow+0xa08>)
 800f76c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f770:	f7f0 fcfc 	bl	800016c <__adddf3>
 800f774:	4622      	mov	r2, r4
 800f776:	462b      	mov	r3, r5
 800f778:	f7f0 feae 	bl	80004d8 <__aeabi_dmul>
 800f77c:	4602      	mov	r2, r0
 800f77e:	460b      	mov	r3, r1
 800f780:	4640      	mov	r0, r8
 800f782:	4649      	mov	r1, r9
 800f784:	f7f0 fcf0 	bl	8000168 <__aeabi_dsub>
 800f788:	4604      	mov	r4, r0
 800f78a:	460d      	mov	r5, r1
 800f78c:	4602      	mov	r2, r0
 800f78e:	460b      	mov	r3, r1
 800f790:	4640      	mov	r0, r8
 800f792:	4649      	mov	r1, r9
 800f794:	f7f0 fea0 	bl	80004d8 <__aeabi_dmul>
 800f798:	2200      	movs	r2, #0
 800f79a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f79e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f7a2:	4620      	mov	r0, r4
 800f7a4:	4629      	mov	r1, r5
 800f7a6:	f7f0 fcdf 	bl	8000168 <__aeabi_dsub>
 800f7aa:	4602      	mov	r2, r0
 800f7ac:	460b      	mov	r3, r1
 800f7ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f7b2:	f7f0 ffbb 	bl	800072c <__aeabi_ddiv>
 800f7b6:	4632      	mov	r2, r6
 800f7b8:	4604      	mov	r4, r0
 800f7ba:	460d      	mov	r5, r1
 800f7bc:	463b      	mov	r3, r7
 800f7be:	4640      	mov	r0, r8
 800f7c0:	4649      	mov	r1, r9
 800f7c2:	f7f0 fe89 	bl	80004d8 <__aeabi_dmul>
 800f7c6:	4632      	mov	r2, r6
 800f7c8:	463b      	mov	r3, r7
 800f7ca:	f7f0 fccf 	bl	800016c <__adddf3>
 800f7ce:	4602      	mov	r2, r0
 800f7d0:	460b      	mov	r3, r1
 800f7d2:	4620      	mov	r0, r4
 800f7d4:	4629      	mov	r1, r5
 800f7d6:	f7f0 fcc7 	bl	8000168 <__aeabi_dsub>
 800f7da:	4642      	mov	r2, r8
 800f7dc:	464b      	mov	r3, r9
 800f7de:	f7f0 fcc3 	bl	8000168 <__aeabi_dsub>
 800f7e2:	4602      	mov	r2, r0
 800f7e4:	460b      	mov	r3, r1
 800f7e6:	2000      	movs	r0, #0
 800f7e8:	493b      	ldr	r1, [pc, #236]	; (800f8d8 <__ieee754_pow+0xa20>)
 800f7ea:	f7f0 fcbd 	bl	8000168 <__aeabi_dsub>
 800f7ee:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800f7f2:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800f7f6:	da2b      	bge.n	800f850 <__ieee754_pow+0x998>
 800f7f8:	4652      	mov	r2, sl
 800f7fa:	f000 f9b9 	bl	800fb70 <scalbn>
 800f7fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f802:	f7ff bbf2 	b.w	800efea <__ieee754_pow+0x132>
 800f806:	4b35      	ldr	r3, [pc, #212]	; (800f8dc <__ieee754_pow+0xa24>)
 800f808:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800f80c:	429f      	cmp	r7, r3
 800f80e:	f77f af13 	ble.w	800f638 <__ieee754_pow+0x780>
 800f812:	4b33      	ldr	r3, [pc, #204]	; (800f8e0 <__ieee754_pow+0xa28>)
 800f814:	440b      	add	r3, r1
 800f816:	4303      	orrs	r3, r0
 800f818:	d00b      	beq.n	800f832 <__ieee754_pow+0x97a>
 800f81a:	a32b      	add	r3, pc, #172	; (adr r3, 800f8c8 <__ieee754_pow+0xa10>)
 800f81c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f820:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f824:	f7f0 fe58 	bl	80004d8 <__aeabi_dmul>
 800f828:	a327      	add	r3, pc, #156	; (adr r3, 800f8c8 <__ieee754_pow+0xa10>)
 800f82a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f82e:	f7ff bbdc 	b.w	800efea <__ieee754_pow+0x132>
 800f832:	4622      	mov	r2, r4
 800f834:	462b      	mov	r3, r5
 800f836:	f7f0 fc97 	bl	8000168 <__aeabi_dsub>
 800f83a:	4642      	mov	r2, r8
 800f83c:	464b      	mov	r3, r9
 800f83e:	f7f1 f8d1 	bl	80009e4 <__aeabi_dcmpge>
 800f842:	2800      	cmp	r0, #0
 800f844:	f43f aef8 	beq.w	800f638 <__ieee754_pow+0x780>
 800f848:	e7e7      	b.n	800f81a <__ieee754_pow+0x962>
 800f84a:	f04f 0a00 	mov.w	sl, #0
 800f84e:	e71e      	b.n	800f68e <__ieee754_pow+0x7d6>
 800f850:	4621      	mov	r1, r4
 800f852:	e7d4      	b.n	800f7fe <__ieee754_pow+0x946>
 800f854:	f04f 0b00 	mov.w	fp, #0
 800f858:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800f8d8 <__ieee754_pow+0xa20>
 800f85c:	f7ff bbb0 	b.w	800efc0 <__ieee754_pow+0x108>
 800f860:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800f864:	f7ff bbac 	b.w	800efc0 <__ieee754_pow+0x108>
 800f868:	4638      	mov	r0, r7
 800f86a:	4641      	mov	r1, r8
 800f86c:	f7ff bbbf 	b.w	800efee <__ieee754_pow+0x136>
 800f870:	9200      	str	r2, [sp, #0]
 800f872:	f7ff bb7f 	b.w	800ef74 <__ieee754_pow+0xbc>
 800f876:	2300      	movs	r3, #0
 800f878:	f7ff bb69 	b.w	800ef4e <__ieee754_pow+0x96>
 800f87c:	f3af 8000 	nop.w
 800f880:	652b82fe 	.word	0x652b82fe
 800f884:	3c971547 	.word	0x3c971547
 800f888:	00000000 	.word	0x00000000
 800f88c:	3fe62e43 	.word	0x3fe62e43
 800f890:	fefa39ef 	.word	0xfefa39ef
 800f894:	3fe62e42 	.word	0x3fe62e42
 800f898:	0ca86c39 	.word	0x0ca86c39
 800f89c:	be205c61 	.word	0xbe205c61
 800f8a0:	72bea4d0 	.word	0x72bea4d0
 800f8a4:	3e663769 	.word	0x3e663769
 800f8a8:	c5d26bf1 	.word	0xc5d26bf1
 800f8ac:	3ebbbd41 	.word	0x3ebbbd41
 800f8b0:	af25de2c 	.word	0xaf25de2c
 800f8b4:	3f11566a 	.word	0x3f11566a
 800f8b8:	16bebd93 	.word	0x16bebd93
 800f8bc:	3f66c16c 	.word	0x3f66c16c
 800f8c0:	5555553e 	.word	0x5555553e
 800f8c4:	3fc55555 	.word	0x3fc55555
 800f8c8:	c2f8f359 	.word	0xc2f8f359
 800f8cc:	01a56e1f 	.word	0x01a56e1f
 800f8d0:	3fe00000 	.word	0x3fe00000
 800f8d4:	000fffff 	.word	0x000fffff
 800f8d8:	3ff00000 	.word	0x3ff00000
 800f8dc:	4090cbff 	.word	0x4090cbff
 800f8e0:	3f6f3400 	.word	0x3f6f3400

0800f8e4 <__ieee754_sqrt>:
 800f8e4:	f8df c150 	ldr.w	ip, [pc, #336]	; 800fa38 <__ieee754_sqrt+0x154>
 800f8e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8ec:	ea3c 0c01 	bics.w	ip, ip, r1
 800f8f0:	460b      	mov	r3, r1
 800f8f2:	4606      	mov	r6, r0
 800f8f4:	460d      	mov	r5, r1
 800f8f6:	460a      	mov	r2, r1
 800f8f8:	4607      	mov	r7, r0
 800f8fa:	4604      	mov	r4, r0
 800f8fc:	d10e      	bne.n	800f91c <__ieee754_sqrt+0x38>
 800f8fe:	4602      	mov	r2, r0
 800f900:	f7f0 fdea 	bl	80004d8 <__aeabi_dmul>
 800f904:	4602      	mov	r2, r0
 800f906:	460b      	mov	r3, r1
 800f908:	4630      	mov	r0, r6
 800f90a:	4629      	mov	r1, r5
 800f90c:	f7f0 fc2e 	bl	800016c <__adddf3>
 800f910:	4606      	mov	r6, r0
 800f912:	460d      	mov	r5, r1
 800f914:	4630      	mov	r0, r6
 800f916:	4629      	mov	r1, r5
 800f918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f91c:	2900      	cmp	r1, #0
 800f91e:	dc0d      	bgt.n	800f93c <__ieee754_sqrt+0x58>
 800f920:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800f924:	ea5c 0707 	orrs.w	r7, ip, r7
 800f928:	d0f4      	beq.n	800f914 <__ieee754_sqrt+0x30>
 800f92a:	b139      	cbz	r1, 800f93c <__ieee754_sqrt+0x58>
 800f92c:	4602      	mov	r2, r0
 800f92e:	f7f0 fc1b 	bl	8000168 <__aeabi_dsub>
 800f932:	4602      	mov	r2, r0
 800f934:	460b      	mov	r3, r1
 800f936:	f7f0 fef9 	bl	800072c <__aeabi_ddiv>
 800f93a:	e7e9      	b.n	800f910 <__ieee754_sqrt+0x2c>
 800f93c:	1512      	asrs	r2, r2, #20
 800f93e:	d074      	beq.n	800fa2a <__ieee754_sqrt+0x146>
 800f940:	2000      	movs	r0, #0
 800f942:	07d5      	lsls	r5, r2, #31
 800f944:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f948:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 800f94c:	bf5e      	ittt	pl
 800f94e:	0fe3      	lsrpl	r3, r4, #31
 800f950:	0064      	lslpl	r4, r4, #1
 800f952:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 800f956:	0fe3      	lsrs	r3, r4, #31
 800f958:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800f95c:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800f960:	2516      	movs	r5, #22
 800f962:	4601      	mov	r1, r0
 800f964:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800f968:	1076      	asrs	r6, r6, #1
 800f96a:	0064      	lsls	r4, r4, #1
 800f96c:	188f      	adds	r7, r1, r2
 800f96e:	429f      	cmp	r7, r3
 800f970:	bfde      	ittt	le
 800f972:	1bdb      	suble	r3, r3, r7
 800f974:	18b9      	addle	r1, r7, r2
 800f976:	1880      	addle	r0, r0, r2
 800f978:	005b      	lsls	r3, r3, #1
 800f97a:	3d01      	subs	r5, #1
 800f97c:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800f980:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800f984:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800f988:	d1f0      	bne.n	800f96c <__ieee754_sqrt+0x88>
 800f98a:	462a      	mov	r2, r5
 800f98c:	f04f 0e20 	mov.w	lr, #32
 800f990:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800f994:	428b      	cmp	r3, r1
 800f996:	eb07 0c05 	add.w	ip, r7, r5
 800f99a:	dc02      	bgt.n	800f9a2 <__ieee754_sqrt+0xbe>
 800f99c:	d113      	bne.n	800f9c6 <__ieee754_sqrt+0xe2>
 800f99e:	45a4      	cmp	ip, r4
 800f9a0:	d811      	bhi.n	800f9c6 <__ieee754_sqrt+0xe2>
 800f9a2:	f1bc 0f00 	cmp.w	ip, #0
 800f9a6:	eb0c 0507 	add.w	r5, ip, r7
 800f9aa:	da43      	bge.n	800fa34 <__ieee754_sqrt+0x150>
 800f9ac:	2d00      	cmp	r5, #0
 800f9ae:	db41      	blt.n	800fa34 <__ieee754_sqrt+0x150>
 800f9b0:	f101 0801 	add.w	r8, r1, #1
 800f9b4:	1a5b      	subs	r3, r3, r1
 800f9b6:	4641      	mov	r1, r8
 800f9b8:	45a4      	cmp	ip, r4
 800f9ba:	bf88      	it	hi
 800f9bc:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800f9c0:	eba4 040c 	sub.w	r4, r4, ip
 800f9c4:	443a      	add	r2, r7
 800f9c6:	005b      	lsls	r3, r3, #1
 800f9c8:	f1be 0e01 	subs.w	lr, lr, #1
 800f9cc:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800f9d0:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800f9d4:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800f9d8:	d1dc      	bne.n	800f994 <__ieee754_sqrt+0xb0>
 800f9da:	4323      	orrs	r3, r4
 800f9dc:	d006      	beq.n	800f9ec <__ieee754_sqrt+0x108>
 800f9de:	1c54      	adds	r4, r2, #1
 800f9e0:	bf0b      	itete	eq
 800f9e2:	4672      	moveq	r2, lr
 800f9e4:	3201      	addne	r2, #1
 800f9e6:	3001      	addeq	r0, #1
 800f9e8:	f022 0201 	bicne.w	r2, r2, #1
 800f9ec:	1043      	asrs	r3, r0, #1
 800f9ee:	07c1      	lsls	r1, r0, #31
 800f9f0:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800f9f4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800f9f8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800f9fc:	bf48      	it	mi
 800f9fe:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800fa02:	4610      	mov	r0, r2
 800fa04:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800fa08:	e782      	b.n	800f910 <__ieee754_sqrt+0x2c>
 800fa0a:	0ae3      	lsrs	r3, r4, #11
 800fa0c:	3915      	subs	r1, #21
 800fa0e:	0564      	lsls	r4, r4, #21
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d0fa      	beq.n	800fa0a <__ieee754_sqrt+0x126>
 800fa14:	02de      	lsls	r6, r3, #11
 800fa16:	d50a      	bpl.n	800fa2e <__ieee754_sqrt+0x14a>
 800fa18:	f1c2 0020 	rsb	r0, r2, #32
 800fa1c:	fa24 f000 	lsr.w	r0, r4, r0
 800fa20:	1e55      	subs	r5, r2, #1
 800fa22:	4094      	lsls	r4, r2
 800fa24:	4303      	orrs	r3, r0
 800fa26:	1b4a      	subs	r2, r1, r5
 800fa28:	e78a      	b.n	800f940 <__ieee754_sqrt+0x5c>
 800fa2a:	4611      	mov	r1, r2
 800fa2c:	e7f0      	b.n	800fa10 <__ieee754_sqrt+0x12c>
 800fa2e:	005b      	lsls	r3, r3, #1
 800fa30:	3201      	adds	r2, #1
 800fa32:	e7ef      	b.n	800fa14 <__ieee754_sqrt+0x130>
 800fa34:	4688      	mov	r8, r1
 800fa36:	e7bd      	b.n	800f9b4 <__ieee754_sqrt+0xd0>
 800fa38:	7ff00000 	.word	0x7ff00000

0800fa3c <fabs>:
 800fa3c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800fa40:	4770      	bx	lr

0800fa42 <finite>:
 800fa42:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800fa46:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800fa4a:	0fc0      	lsrs	r0, r0, #31
 800fa4c:	4770      	bx	lr
	...

0800fa50 <nan>:
 800fa50:	2000      	movs	r0, #0
 800fa52:	4901      	ldr	r1, [pc, #4]	; (800fa58 <nan+0x8>)
 800fa54:	4770      	bx	lr
 800fa56:	bf00      	nop
 800fa58:	7ff80000 	.word	0x7ff80000

0800fa5c <rint>:
 800fa5c:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 800fa60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fa62:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 800fa66:	2f13      	cmp	r7, #19
 800fa68:	4602      	mov	r2, r0
 800fa6a:	460b      	mov	r3, r1
 800fa6c:	460c      	mov	r4, r1
 800fa6e:	4605      	mov	r5, r0
 800fa70:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 800fa74:	dc59      	bgt.n	800fb2a <rint+0xce>
 800fa76:	2f00      	cmp	r7, #0
 800fa78:	da2a      	bge.n	800fad0 <rint+0x74>
 800fa7a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800fa7e:	4301      	orrs	r1, r0
 800fa80:	d022      	beq.n	800fac8 <rint+0x6c>
 800fa82:	f3c3 0113 	ubfx	r1, r3, #0, #20
 800fa86:	4301      	orrs	r1, r0
 800fa88:	424d      	negs	r5, r1
 800fa8a:	430d      	orrs	r5, r1
 800fa8c:	4936      	ldr	r1, [pc, #216]	; (800fb68 <rint+0x10c>)
 800fa8e:	0c5c      	lsrs	r4, r3, #17
 800fa90:	0b2d      	lsrs	r5, r5, #12
 800fa92:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 800fa96:	0464      	lsls	r4, r4, #17
 800fa98:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800fa9c:	ea45 0304 	orr.w	r3, r5, r4
 800faa0:	e9d1 4500 	ldrd	r4, r5, [r1]
 800faa4:	4620      	mov	r0, r4
 800faa6:	4629      	mov	r1, r5
 800faa8:	f7f0 fb60 	bl	800016c <__adddf3>
 800faac:	e9cd 0100 	strd	r0, r1, [sp]
 800fab0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fab4:	462b      	mov	r3, r5
 800fab6:	4622      	mov	r2, r4
 800fab8:	f7f0 fb56 	bl	8000168 <__aeabi_dsub>
 800fabc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fac0:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 800fac4:	4602      	mov	r2, r0
 800fac6:	460b      	mov	r3, r1
 800fac8:	4610      	mov	r0, r2
 800faca:	4619      	mov	r1, r3
 800facc:	b003      	add	sp, #12
 800face:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fad0:	4926      	ldr	r1, [pc, #152]	; (800fb6c <rint+0x110>)
 800fad2:	4139      	asrs	r1, r7
 800fad4:	ea03 0001 	and.w	r0, r3, r1
 800fad8:	4310      	orrs	r0, r2
 800fada:	d0f5      	beq.n	800fac8 <rint+0x6c>
 800fadc:	084b      	lsrs	r3, r1, #1
 800fade:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 800fae2:	ea52 0501 	orrs.w	r5, r2, r1
 800fae6:	d00c      	beq.n	800fb02 <rint+0xa6>
 800fae8:	ea24 0303 	bic.w	r3, r4, r3
 800faec:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800faf0:	2f13      	cmp	r7, #19
 800faf2:	bf0c      	ite	eq
 800faf4:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 800faf8:	2500      	movne	r5, #0
 800fafa:	fa44 f707 	asr.w	r7, r4, r7
 800fafe:	ea43 0407 	orr.w	r4, r3, r7
 800fb02:	4919      	ldr	r1, [pc, #100]	; (800fb68 <rint+0x10c>)
 800fb04:	4623      	mov	r3, r4
 800fb06:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 800fb0a:	462a      	mov	r2, r5
 800fb0c:	e9d6 4500 	ldrd	r4, r5, [r6]
 800fb10:	4620      	mov	r0, r4
 800fb12:	4629      	mov	r1, r5
 800fb14:	f7f0 fb2a 	bl	800016c <__adddf3>
 800fb18:	e9cd 0100 	strd	r0, r1, [sp]
 800fb1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fb20:	4622      	mov	r2, r4
 800fb22:	462b      	mov	r3, r5
 800fb24:	f7f0 fb20 	bl	8000168 <__aeabi_dsub>
 800fb28:	e7cc      	b.n	800fac4 <rint+0x68>
 800fb2a:	2f33      	cmp	r7, #51	; 0x33
 800fb2c:	dd05      	ble.n	800fb3a <rint+0xde>
 800fb2e:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800fb32:	d1c9      	bne.n	800fac8 <rint+0x6c>
 800fb34:	f7f0 fb1a 	bl	800016c <__adddf3>
 800fb38:	e7c4      	b.n	800fac4 <rint+0x68>
 800fb3a:	f04f 31ff 	mov.w	r1, #4294967295
 800fb3e:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 800fb42:	fa21 f10c 	lsr.w	r1, r1, ip
 800fb46:	4208      	tst	r0, r1
 800fb48:	d0be      	beq.n	800fac8 <rint+0x6c>
 800fb4a:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 800fb4e:	bf18      	it	ne
 800fb50:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 800fb54:	ea4f 0351 	mov.w	r3, r1, lsr #1
 800fb58:	bf1e      	ittt	ne
 800fb5a:	ea20 0303 	bicne.w	r3, r0, r3
 800fb5e:	fa45 fc0c 	asrne.w	ip, r5, ip
 800fb62:	ea43 050c 	orrne.w	r5, r3, ip
 800fb66:	e7cc      	b.n	800fb02 <rint+0xa6>
 800fb68:	080109f8 	.word	0x080109f8
 800fb6c:	000fffff 	.word	0x000fffff

0800fb70 <scalbn>:
 800fb70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb72:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800fb76:	4604      	mov	r4, r0
 800fb78:	460d      	mov	r5, r1
 800fb7a:	4617      	mov	r7, r2
 800fb7c:	460b      	mov	r3, r1
 800fb7e:	b996      	cbnz	r6, 800fba6 <scalbn+0x36>
 800fb80:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fb84:	4303      	orrs	r3, r0
 800fb86:	d039      	beq.n	800fbfc <scalbn+0x8c>
 800fb88:	4b35      	ldr	r3, [pc, #212]	; (800fc60 <scalbn+0xf0>)
 800fb8a:	2200      	movs	r2, #0
 800fb8c:	f7f0 fca4 	bl	80004d8 <__aeabi_dmul>
 800fb90:	4b34      	ldr	r3, [pc, #208]	; (800fc64 <scalbn+0xf4>)
 800fb92:	4604      	mov	r4, r0
 800fb94:	429f      	cmp	r7, r3
 800fb96:	460d      	mov	r5, r1
 800fb98:	da0f      	bge.n	800fbba <scalbn+0x4a>
 800fb9a:	a32d      	add	r3, pc, #180	; (adr r3, 800fc50 <scalbn+0xe0>)
 800fb9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fba0:	f7f0 fc9a 	bl	80004d8 <__aeabi_dmul>
 800fba4:	e006      	b.n	800fbb4 <scalbn+0x44>
 800fba6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800fbaa:	4296      	cmp	r6, r2
 800fbac:	d10a      	bne.n	800fbc4 <scalbn+0x54>
 800fbae:	4602      	mov	r2, r0
 800fbb0:	f7f0 fadc 	bl	800016c <__adddf3>
 800fbb4:	4604      	mov	r4, r0
 800fbb6:	460d      	mov	r5, r1
 800fbb8:	e020      	b.n	800fbfc <scalbn+0x8c>
 800fbba:	460b      	mov	r3, r1
 800fbbc:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800fbc0:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800fbc4:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800fbc8:	19b9      	adds	r1, r7, r6
 800fbca:	4291      	cmp	r1, r2
 800fbcc:	dd0e      	ble.n	800fbec <scalbn+0x7c>
 800fbce:	a322      	add	r3, pc, #136	; (adr r3, 800fc58 <scalbn+0xe8>)
 800fbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbd4:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800fbd8:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800fbdc:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800fbe0:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800fbe4:	4820      	ldr	r0, [pc, #128]	; (800fc68 <scalbn+0xf8>)
 800fbe6:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800fbea:	e7d9      	b.n	800fba0 <scalbn+0x30>
 800fbec:	2900      	cmp	r1, #0
 800fbee:	dd08      	ble.n	800fc02 <scalbn+0x92>
 800fbf0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fbf4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fbf8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800fbfc:	4620      	mov	r0, r4
 800fbfe:	4629      	mov	r1, r5
 800fc00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc02:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800fc06:	da16      	bge.n	800fc36 <scalbn+0xc6>
 800fc08:	f24c 3350 	movw	r3, #50000	; 0xc350
 800fc0c:	429f      	cmp	r7, r3
 800fc0e:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800fc12:	dd08      	ble.n	800fc26 <scalbn+0xb6>
 800fc14:	4c15      	ldr	r4, [pc, #84]	; (800fc6c <scalbn+0xfc>)
 800fc16:	4814      	ldr	r0, [pc, #80]	; (800fc68 <scalbn+0xf8>)
 800fc18:	f363 74df 	bfi	r4, r3, #31, #1
 800fc1c:	a30e      	add	r3, pc, #56	; (adr r3, 800fc58 <scalbn+0xe8>)
 800fc1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc22:	4621      	mov	r1, r4
 800fc24:	e7bc      	b.n	800fba0 <scalbn+0x30>
 800fc26:	4c12      	ldr	r4, [pc, #72]	; (800fc70 <scalbn+0x100>)
 800fc28:	4812      	ldr	r0, [pc, #72]	; (800fc74 <scalbn+0x104>)
 800fc2a:	f363 74df 	bfi	r4, r3, #31, #1
 800fc2e:	a308      	add	r3, pc, #32	; (adr r3, 800fc50 <scalbn+0xe0>)
 800fc30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc34:	e7f5      	b.n	800fc22 <scalbn+0xb2>
 800fc36:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fc3a:	3136      	adds	r1, #54	; 0x36
 800fc3c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fc40:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800fc44:	4620      	mov	r0, r4
 800fc46:	4629      	mov	r1, r5
 800fc48:	2200      	movs	r2, #0
 800fc4a:	4b0b      	ldr	r3, [pc, #44]	; (800fc78 <scalbn+0x108>)
 800fc4c:	e7a8      	b.n	800fba0 <scalbn+0x30>
 800fc4e:	bf00      	nop
 800fc50:	c2f8f359 	.word	0xc2f8f359
 800fc54:	01a56e1f 	.word	0x01a56e1f
 800fc58:	8800759c 	.word	0x8800759c
 800fc5c:	7e37e43c 	.word	0x7e37e43c
 800fc60:	43500000 	.word	0x43500000
 800fc64:	ffff3cb0 	.word	0xffff3cb0
 800fc68:	8800759c 	.word	0x8800759c
 800fc6c:	7e37e43c 	.word	0x7e37e43c
 800fc70:	01a56e1f 	.word	0x01a56e1f
 800fc74:	c2f8f359 	.word	0xc2f8f359
 800fc78:	3c900000 	.word	0x3c900000

0800fc7c <_init>:
 800fc7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc7e:	bf00      	nop
 800fc80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc82:	bc08      	pop	{r3}
 800fc84:	469e      	mov	lr, r3
 800fc86:	4770      	bx	lr

0800fc88 <_fini>:
 800fc88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc8a:	bf00      	nop
 800fc8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc8e:	bc08      	pop	{r3}
 800fc90:	469e      	mov	lr, r3
 800fc92:	4770      	bx	lr
