

================================================================
== Vitis HLS Report for 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_Shift_win_right'
================================================================
* Date:           Mon Jan 29 11:40:04 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        line_buffer_code_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  4.503 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.499 us|  0.499 us|   75|   75|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_win_right  |       73|       73|        47|          1|          1|    28|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 1, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%b = alloca i32 1"   --->   Operation 50 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%window_buffer_load_0 = alloca i32 1"   --->   Operation 51 'alloca' 'window_buffer_load_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%window_buffer_load_13 = alloca i32 1"   --->   Operation 52 'alloca' 'window_buffer_load_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%window_buffer_load_24 = alloca i32 1"   --->   Operation 53 'alloca' 'window_buffer_load_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%window_buffer_load_1_0 = alloca i32 1"   --->   Operation 54 'alloca' 'window_buffer_load_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%window_buffer_load_1_1 = alloca i32 1"   --->   Operation 55 'alloca' 'window_buffer_load_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%window_buffer_load_1_2 = alloca i32 1"   --->   Operation 56 'alloca' 'window_buffer_load_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%bias_conv1_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %bias_conv1_load"   --->   Operation 57 'read' 'bias_conv1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_conv1_load_8_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %kernel_conv1_load_8"   --->   Operation 58 'read' 'kernel_conv1_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%kernel_conv1_load_7_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %kernel_conv1_load_7"   --->   Operation 59 'read' 'kernel_conv1_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%kernel_conv1_load_6_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %kernel_conv1_load_6"   --->   Operation 60 'read' 'kernel_conv1_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%kernel_conv1_load_5_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %kernel_conv1_load_5"   --->   Operation 61 'read' 'kernel_conv1_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%kernel_conv1_load_4_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %kernel_conv1_load_4"   --->   Operation 62 'read' 'kernel_conv1_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_conv1_load_3_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %kernel_conv1_load_3"   --->   Operation 63 'read' 'kernel_conv1_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_conv1_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %kernel_conv1_load_2"   --->   Operation 64 'read' 'kernel_conv1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%kernel_conv1_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %kernel_conv1_load_1"   --->   Operation 65 'read' 'kernel_conv1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%kernel_conv1_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %kernel_conv1_load"   --->   Operation 66 'read' 'kernel_conv1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%line_buffer_0_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %line_buffer_0_load"   --->   Operation 67 'read' 'line_buffer_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%line_buffer_0_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %line_buffer_0_load_1"   --->   Operation 68 'read' 'line_buffer_0_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%line_buffer_1_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %line_buffer_1_load_1"   --->   Operation 69 'read' 'line_buffer_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%line_buffer_1_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %line_buffer_1_load_2"   --->   Operation 70 'read' 'line_buffer_1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%line_buffer_2_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %line_buffer_2_load_1"   --->   Operation 71 'read' 'line_buffer_2_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%line_buffer_2_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %line_buffer_2_load_2"   --->   Operation 72 'read' 'line_buffer_2_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %line_buffer_2_load_2_read, i64 %window_buffer_load_1_2"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %line_buffer_1_load_2_read, i64 %window_buffer_load_1_1"   --->   Operation 74 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %line_buffer_0_load_1_read, i64 %window_buffer_load_1_0"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %line_buffer_2_load_1_read, i64 %window_buffer_load_24"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %line_buffer_1_load_1_read, i64 %window_buffer_load_13"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 %line_buffer_0_load_read, i64 %window_buffer_load_0"   --->   Operation 78 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %b"   --->   Operation 79 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 80 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%b_1 = load i5 %b"   --->   Operation 81 'load' 'b_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.63ns)   --->   "%icmp_ln68 = icmp_eq  i5 %b_1, i5 28" [./CNN.h:68]   --->   Operation 82 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.70ns)   --->   "%add_ln68 = add i5 %b_1, i5 1" [./CNN.h:68]   --->   Operation 83 'add' 'add_ln68' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split.0, void %.loopexit.loopexit.exitStub" [./CNN.h:68]   --->   Operation 84 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.70ns)   --->   "%empty_19 = add i5 %b_1, i5 2"   --->   Operation 85 'add' 'empty_19' <Predicate = (!icmp_ln68)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_cast4 = zext i5 %empty_19"   --->   Operation 86 'zext' 'p_cast4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%line_buffer_0_addr = getelementptr i64 %line_buffer_0, i64 0, i64 %p_cast4"   --->   Operation 87 'getelementptr' 'line_buffer_0_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (0.71ns)   --->   "%line_buffer_0_load_2 = load i5 %line_buffer_0_addr" [./CNN.h:73]   --->   Operation 88 'load' 'line_buffer_0_load_2' <Predicate = (!icmp_ln68)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_1 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln68 = store i5 %add_ln68, i5 %b" [./CNN.h:68]   --->   Operation 89 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 4.50>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%window_buffer_load = load i64 %window_buffer_load_1_0" [./CNN.h:87]   --->   Operation 90 'load' 'window_buffer_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%window_buffer_load_3 = load i64 %window_buffer_load_0" [./CNN.h:87]   --->   Operation 91 'load' 'window_buffer_load_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 92 [1/2] (0.71ns)   --->   "%line_buffer_0_load_2 = load i5 %line_buffer_0_addr" [./CNN.h:73]   --->   Operation 92 'load' 'line_buffer_0_load_2' <Predicate = (!icmp_ln68)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_2 : Operation 93 [4/4] (4.50ns)   --->   "%mul = dmul i64 %window_buffer_load_3, i64 %kernel_conv1_load_read" [./CNN.h:87]   --->   Operation 93 'dmul' 'mul' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [4/4] (4.50ns)   --->   "%mul_0_1 = dmul i64 %window_buffer_load, i64 %kernel_conv1_load_1_read" [./CNN.h:87]   --->   Operation 94 'dmul' 'mul_0_1' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln68 = store i64 %line_buffer_0_load_2, i64 %window_buffer_load_1_0" [./CNN.h:68]   --->   Operation 95 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.38>
ST_2 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln68 = store i64 %window_buffer_load, i64 %window_buffer_load_0" [./CNN.h:68]   --->   Operation 96 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 4.50>
ST_3 : Operation 97 [3/4] (4.50ns)   --->   "%mul = dmul i64 %window_buffer_load_3, i64 %kernel_conv1_load_read" [./CNN.h:87]   --->   Operation 97 'dmul' 'mul' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [3/4] (4.50ns)   --->   "%mul_0_1 = dmul i64 %window_buffer_load, i64 %kernel_conv1_load_1_read" [./CNN.h:87]   --->   Operation 98 'dmul' 'mul_0_1' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [4/4] (4.50ns)   --->   "%mul_0_2 = dmul i64 %line_buffer_0_load_2, i64 %kernel_conv1_load_2_read" [./CNN.h:87]   --->   Operation 99 'dmul' 'mul_0_2' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.50>
ST_4 : Operation 100 [2/4] (4.50ns)   --->   "%mul = dmul i64 %window_buffer_load_3, i64 %kernel_conv1_load_read" [./CNN.h:87]   --->   Operation 100 'dmul' 'mul' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [2/4] (4.50ns)   --->   "%mul_0_1 = dmul i64 %window_buffer_load, i64 %kernel_conv1_load_1_read" [./CNN.h:87]   --->   Operation 101 'dmul' 'mul_0_1' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [3/4] (4.50ns)   --->   "%mul_0_2 = dmul i64 %line_buffer_0_load_2, i64 %kernel_conv1_load_2_read" [./CNN.h:87]   --->   Operation 102 'dmul' 'mul_0_2' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.50>
ST_5 : Operation 103 [1/4] (4.50ns)   --->   "%mul = dmul i64 %window_buffer_load_3, i64 %kernel_conv1_load_read" [./CNN.h:87]   --->   Operation 103 'dmul' 'mul' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/4] (4.50ns)   --->   "%mul_0_1 = dmul i64 %window_buffer_load, i64 %kernel_conv1_load_1_read" [./CNN.h:87]   --->   Operation 104 'dmul' 'mul_0_1' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [2/4] (4.50ns)   --->   "%mul_0_2 = dmul i64 %line_buffer_0_load_2, i64 %kernel_conv1_load_2_read" [./CNN.h:87]   --->   Operation 105 'dmul' 'mul_0_2' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 106 [4/4] (4.33ns)   --->   "%sum_1 = dadd i64 %mul, i64 0" [./CNN.h:87]   --->   Operation 106 'dadd' 'sum_1' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/4] (4.50ns)   --->   "%mul_0_2 = dmul i64 %line_buffer_0_load_2, i64 %kernel_conv1_load_2_read" [./CNN.h:87]   --->   Operation 107 'dmul' 'mul_0_2' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 108 [3/4] (4.33ns)   --->   "%sum_1 = dadd i64 %mul, i64 0" [./CNN.h:87]   --->   Operation 108 'dadd' 'sum_1' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 109 [2/4] (4.33ns)   --->   "%sum_1 = dadd i64 %mul, i64 0" [./CNN.h:87]   --->   Operation 109 'dadd' 'sum_1' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 110 [1/4] (4.33ns)   --->   "%sum_1 = dadd i64 %mul, i64 0" [./CNN.h:87]   --->   Operation 110 'dadd' 'sum_1' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 111 [4/4] (4.33ns)   --->   "%sum_1_0_1 = dadd i64 %sum_1, i64 %mul_0_1" [./CNN.h:87]   --->   Operation 111 'dadd' 'sum_1_0_1' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 112 [3/4] (4.33ns)   --->   "%sum_1_0_1 = dadd i64 %sum_1, i64 %mul_0_1" [./CNN.h:87]   --->   Operation 112 'dadd' 'sum_1_0_1' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 113 [2/4] (4.33ns)   --->   "%sum_1_0_1 = dadd i64 %sum_1, i64 %mul_0_1" [./CNN.h:87]   --->   Operation 113 'dadd' 'sum_1_0_1' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%line_buffer_1_addr = getelementptr i64 %line_buffer_1, i64 0, i64 %p_cast4"   --->   Operation 114 'getelementptr' 'line_buffer_1_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_13 : Operation 115 [2/2] (0.71ns)   --->   "%line_buffer_1_load = load i5 %line_buffer_1_addr" [./CNN.h:76]   --->   Operation 115 'load' 'line_buffer_1_load' <Predicate = (!icmp_ln68)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_13 : Operation 116 [1/4] (4.33ns)   --->   "%sum_1_0_1 = dadd i64 %sum_1, i64 %mul_0_1" [./CNN.h:87]   --->   Operation 116 'dadd' 'sum_1_0_1' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.50>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%window_buffer_load_1 = load i64 %window_buffer_load_1_1" [./CNN.h:87]   --->   Operation 117 'load' 'window_buffer_load_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%window_buffer_load_4 = load i64 %window_buffer_load_13" [./CNN.h:87]   --->   Operation 118 'load' 'window_buffer_load_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_14 : Operation 119 [1/2] (0.71ns)   --->   "%line_buffer_1_load = load i5 %line_buffer_1_addr" [./CNN.h:76]   --->   Operation 119 'load' 'line_buffer_1_load' <Predicate = (!icmp_ln68)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_14 : Operation 120 [4/4] (4.33ns)   --->   "%sum_1_0_2 = dadd i64 %sum_1_0_1, i64 %mul_0_2" [./CNN.h:87]   --->   Operation 120 'dadd' 'sum_1_0_2' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [4/4] (4.50ns)   --->   "%mul_1 = dmul i64 %window_buffer_load_4, i64 %kernel_conv1_load_3_read" [./CNN.h:87]   --->   Operation 121 'dmul' 'mul_1' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [4/4] (4.50ns)   --->   "%mul_1_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv1_load_4_read" [./CNN.h:87]   --->   Operation 122 'dmul' 'mul_1_1' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (0.38ns)   --->   "%store_ln68 = store i64 %line_buffer_1_load, i64 %window_buffer_load_1_1" [./CNN.h:68]   --->   Operation 123 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.38>
ST_14 : Operation 124 [1/1] (0.38ns)   --->   "%store_ln68 = store i64 %window_buffer_load_1, i64 %window_buffer_load_13" [./CNN.h:68]   --->   Operation 124 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.38>

State 15 <SV = 14> <Delay = 4.50>
ST_15 : Operation 125 [3/4] (4.33ns)   --->   "%sum_1_0_2 = dadd i64 %sum_1_0_1, i64 %mul_0_2" [./CNN.h:87]   --->   Operation 125 'dadd' 'sum_1_0_2' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 126 [3/4] (4.50ns)   --->   "%mul_1 = dmul i64 %window_buffer_load_4, i64 %kernel_conv1_load_3_read" [./CNN.h:87]   --->   Operation 126 'dmul' 'mul_1' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [3/4] (4.50ns)   --->   "%mul_1_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv1_load_4_read" [./CNN.h:87]   --->   Operation 127 'dmul' 'mul_1_1' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 128 [4/4] (4.50ns)   --->   "%mul_1_2 = dmul i64 %line_buffer_1_load, i64 %kernel_conv1_load_5_read" [./CNN.h:87]   --->   Operation 128 'dmul' 'mul_1_2' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.50>
ST_16 : Operation 129 [2/4] (4.33ns)   --->   "%sum_1_0_2 = dadd i64 %sum_1_0_1, i64 %mul_0_2" [./CNN.h:87]   --->   Operation 129 'dadd' 'sum_1_0_2' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [2/4] (4.50ns)   --->   "%mul_1 = dmul i64 %window_buffer_load_4, i64 %kernel_conv1_load_3_read" [./CNN.h:87]   --->   Operation 130 'dmul' 'mul_1' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [2/4] (4.50ns)   --->   "%mul_1_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv1_load_4_read" [./CNN.h:87]   --->   Operation 131 'dmul' 'mul_1_1' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [3/4] (4.50ns)   --->   "%mul_1_2 = dmul i64 %line_buffer_1_load, i64 %kernel_conv1_load_5_read" [./CNN.h:87]   --->   Operation 132 'dmul' 'mul_1_2' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.50>
ST_17 : Operation 133 [1/4] (4.33ns)   --->   "%sum_1_0_2 = dadd i64 %sum_1_0_1, i64 %mul_0_2" [./CNN.h:87]   --->   Operation 133 'dadd' 'sum_1_0_2' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 134 [1/4] (4.50ns)   --->   "%mul_1 = dmul i64 %window_buffer_load_4, i64 %kernel_conv1_load_3_read" [./CNN.h:87]   --->   Operation 134 'dmul' 'mul_1' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 135 [1/4] (4.50ns)   --->   "%mul_1_1 = dmul i64 %window_buffer_load_1, i64 %kernel_conv1_load_4_read" [./CNN.h:87]   --->   Operation 135 'dmul' 'mul_1_1' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [2/4] (4.50ns)   --->   "%mul_1_2 = dmul i64 %line_buffer_1_load, i64 %kernel_conv1_load_5_read" [./CNN.h:87]   --->   Operation 136 'dmul' 'mul_1_2' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.50>
ST_18 : Operation 137 [4/4] (4.33ns)   --->   "%sum_1_1 = dadd i64 %sum_1_0_2, i64 %mul_1" [./CNN.h:87]   --->   Operation 137 'dadd' 'sum_1_1' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 138 [1/4] (4.50ns)   --->   "%mul_1_2 = dmul i64 %line_buffer_1_load, i64 %kernel_conv1_load_5_read" [./CNN.h:87]   --->   Operation 138 'dmul' 'mul_1_2' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 139 [3/4] (4.33ns)   --->   "%sum_1_1 = dadd i64 %sum_1_0_2, i64 %mul_1" [./CNN.h:87]   --->   Operation 139 'dadd' 'sum_1_1' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 140 [2/4] (4.33ns)   --->   "%sum_1_1 = dadd i64 %sum_1_0_2, i64 %mul_1" [./CNN.h:87]   --->   Operation 140 'dadd' 'sum_1_1' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 141 [1/4] (4.33ns)   --->   "%sum_1_1 = dadd i64 %sum_1_0_2, i64 %mul_1" [./CNN.h:87]   --->   Operation 141 'dadd' 'sum_1_1' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 142 [4/4] (4.33ns)   --->   "%sum_1_1_1 = dadd i64 %sum_1_1, i64 %mul_1_1" [./CNN.h:87]   --->   Operation 142 'dadd' 'sum_1_1_1' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 143 [3/4] (4.33ns)   --->   "%sum_1_1_1 = dadd i64 %sum_1_1, i64 %mul_1_1" [./CNN.h:87]   --->   Operation 143 'dadd' 'sum_1_1_1' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 144 [2/4] (4.33ns)   --->   "%sum_1_1_1 = dadd i64 %sum_1_1, i64 %mul_1_1" [./CNN.h:87]   --->   Operation 144 'dadd' 'sum_1_1_1' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%line_buffer_2_addr = getelementptr i64 %line_buffer_2, i64 0, i64 %p_cast4"   --->   Operation 145 'getelementptr' 'line_buffer_2_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_25 : Operation 146 [2/2] (0.71ns)   --->   "%line_buffer_2_load = load i5 %line_buffer_2_addr" [./CNN.h:79]   --->   Operation 146 'load' 'line_buffer_2_load' <Predicate = (!icmp_ln68)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_25 : Operation 147 [1/4] (4.33ns)   --->   "%sum_1_1_1 = dadd i64 %sum_1_1, i64 %mul_1_1" [./CNN.h:87]   --->   Operation 147 'dadd' 'sum_1_1_1' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.50>
ST_26 : Operation 148 [1/1] (0.00ns)   --->   "%window_buffer_load_2 = load i64 %window_buffer_load_1_2" [./CNN.h:87]   --->   Operation 148 'load' 'window_buffer_load_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 149 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 149 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 150 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 28, i64 28, i64 28"   --->   Operation 150 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 151 [1/1] (0.00ns)   --->   "%window_buffer_load_5 = load i64 %window_buffer_load_24" [./CNN.h:87]   --->   Operation 151 'load' 'window_buffer_load_5' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_26 : Operation 152 [1/2] (0.71ns)   --->   "%line_buffer_2_load = load i5 %line_buffer_2_addr" [./CNN.h:79]   --->   Operation 152 'load' 'line_buffer_2_load' <Predicate = (!icmp_ln68)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 28> <RAM>
ST_26 : Operation 153 [4/4] (4.33ns)   --->   "%sum_1_1_2 = dadd i64 %sum_1_1_1, i64 %mul_1_2" [./CNN.h:87]   --->   Operation 153 'dadd' 'sum_1_1_2' <Predicate = (!icmp_ln68)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 154 [4/4] (4.50ns)   --->   "%mul_2 = dmul i64 %window_buffer_load_5, i64 %kernel_conv1_load_6_read" [./CNN.h:87]   --->   Operation 154 'dmul' 'mul_2' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 155 [4/4] (4.50ns)   --->   "%mul_2_1 = dmul i64 %window_buffer_load_2, i64 %kernel_conv1_load_7_read" [./CNN.h:87]   --->   Operation 155 'dmul' 'mul_2_1' <Predicate = (!icmp_ln68)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 156 [1/1] (0.38ns)   --->   "%store_ln68 = store i64 %line_buffer_2_load, i64 %window_buffer_load_1_2" [./CNN.h:68]   --->   Operation 156 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.38>
ST_26 : Operation 157 [1/1] (0.38ns)   --->   "%store_ln68 = store i64 %window_buffer_load_2, i64 %window_buffer_load_24" [./CNN.h:68]   --->   Operation 157 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.38>

State 27 <SV = 26> <Delay = 4.50>
ST_27 : Operation 158 [3/4] (4.33ns)   --->   "%sum_1_1_2 = dadd i64 %sum_1_1_1, i64 %mul_1_2" [./CNN.h:87]   --->   Operation 158 'dadd' 'sum_1_1_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 159 [3/4] (4.50ns)   --->   "%mul_2 = dmul i64 %window_buffer_load_5, i64 %kernel_conv1_load_6_read" [./CNN.h:87]   --->   Operation 159 'dmul' 'mul_2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 160 [3/4] (4.50ns)   --->   "%mul_2_1 = dmul i64 %window_buffer_load_2, i64 %kernel_conv1_load_7_read" [./CNN.h:87]   --->   Operation 160 'dmul' 'mul_2_1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 161 [4/4] (4.50ns)   --->   "%mul_2_2 = dmul i64 %line_buffer_2_load, i64 %kernel_conv1_load_8_read" [./CNN.h:87]   --->   Operation 161 'dmul' 'mul_2_2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.50>
ST_28 : Operation 162 [2/4] (4.33ns)   --->   "%sum_1_1_2 = dadd i64 %sum_1_1_1, i64 %mul_1_2" [./CNN.h:87]   --->   Operation 162 'dadd' 'sum_1_1_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 163 [2/4] (4.50ns)   --->   "%mul_2 = dmul i64 %window_buffer_load_5, i64 %kernel_conv1_load_6_read" [./CNN.h:87]   --->   Operation 163 'dmul' 'mul_2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 164 [2/4] (4.50ns)   --->   "%mul_2_1 = dmul i64 %window_buffer_load_2, i64 %kernel_conv1_load_7_read" [./CNN.h:87]   --->   Operation 164 'dmul' 'mul_2_1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 165 [3/4] (4.50ns)   --->   "%mul_2_2 = dmul i64 %line_buffer_2_load, i64 %kernel_conv1_load_8_read" [./CNN.h:87]   --->   Operation 165 'dmul' 'mul_2_2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.50>
ST_29 : Operation 166 [1/4] (4.33ns)   --->   "%sum_1_1_2 = dadd i64 %sum_1_1_1, i64 %mul_1_2" [./CNN.h:87]   --->   Operation 166 'dadd' 'sum_1_1_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 167 [1/4] (4.50ns)   --->   "%mul_2 = dmul i64 %window_buffer_load_5, i64 %kernel_conv1_load_6_read" [./CNN.h:87]   --->   Operation 167 'dmul' 'mul_2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 168 [1/4] (4.50ns)   --->   "%mul_2_1 = dmul i64 %window_buffer_load_2, i64 %kernel_conv1_load_7_read" [./CNN.h:87]   --->   Operation 168 'dmul' 'mul_2_1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 169 [2/4] (4.50ns)   --->   "%mul_2_2 = dmul i64 %line_buffer_2_load, i64 %kernel_conv1_load_8_read" [./CNN.h:87]   --->   Operation 169 'dmul' 'mul_2_2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.50>
ST_30 : Operation 170 [4/4] (4.33ns)   --->   "%sum_1_2 = dadd i64 %sum_1_1_2, i64 %mul_2" [./CNN.h:87]   --->   Operation 170 'dadd' 'sum_1_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 171 [1/4] (4.50ns)   --->   "%mul_2_2 = dmul i64 %line_buffer_2_load, i64 %kernel_conv1_load_8_read" [./CNN.h:87]   --->   Operation 171 'dmul' 'mul_2_2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 172 [3/4] (4.33ns)   --->   "%sum_1_2 = dadd i64 %sum_1_1_2, i64 %mul_2" [./CNN.h:87]   --->   Operation 172 'dadd' 'sum_1_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.33>
ST_32 : Operation 173 [2/4] (4.33ns)   --->   "%sum_1_2 = dadd i64 %sum_1_1_2, i64 %mul_2" [./CNN.h:87]   --->   Operation 173 'dadd' 'sum_1_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.33>
ST_33 : Operation 174 [1/4] (4.33ns)   --->   "%sum_1_2 = dadd i64 %sum_1_1_2, i64 %mul_2" [./CNN.h:87]   --->   Operation 174 'dadd' 'sum_1_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.33>
ST_34 : Operation 175 [4/4] (4.33ns)   --->   "%sum_1_2_1 = dadd i64 %sum_1_2, i64 %mul_2_1" [./CNN.h:87]   --->   Operation 175 'dadd' 'sum_1_2_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.33>
ST_35 : Operation 176 [3/4] (4.33ns)   --->   "%sum_1_2_1 = dadd i64 %sum_1_2, i64 %mul_2_1" [./CNN.h:87]   --->   Operation 176 'dadd' 'sum_1_2_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.33>
ST_36 : Operation 177 [2/4] (4.33ns)   --->   "%sum_1_2_1 = dadd i64 %sum_1_2, i64 %mul_2_1" [./CNN.h:87]   --->   Operation 177 'dadd' 'sum_1_2_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 178 [1/4] (4.33ns)   --->   "%sum_1_2_1 = dadd i64 %sum_1_2, i64 %mul_2_1" [./CNN.h:87]   --->   Operation 178 'dadd' 'sum_1_2_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 179 [4/4] (4.33ns)   --->   "%sum_1_2_2 = dadd i64 %sum_1_2_1, i64 %mul_2_2" [./CNN.h:87]   --->   Operation 179 'dadd' 'sum_1_2_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.33>
ST_39 : Operation 180 [3/4] (4.33ns)   --->   "%sum_1_2_2 = dadd i64 %sum_1_2_1, i64 %mul_2_2" [./CNN.h:87]   --->   Operation 180 'dadd' 'sum_1_2_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.33>
ST_40 : Operation 181 [2/4] (4.33ns)   --->   "%sum_1_2_2 = dadd i64 %sum_1_2_1, i64 %mul_2_2" [./CNN.h:87]   --->   Operation 181 'dadd' 'sum_1_2_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.33>
ST_41 : Operation 182 [1/4] (4.33ns)   --->   "%sum_1_2_2 = dadd i64 %sum_1_2_1, i64 %mul_2_2" [./CNN.h:87]   --->   Operation 182 'dadd' 'sum_1_2_2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.33>
ST_42 : Operation 183 [4/4] (4.33ns)   --->   "%sum = dadd i64 %sum_1_2_2, i64 %bias_conv1_load_read" [./CNN.h:90]   --->   Operation 183 'dadd' 'sum' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.33>
ST_43 : Operation 184 [3/4] (4.33ns)   --->   "%sum = dadd i64 %sum_1_2_2, i64 %bias_conv1_load_read" [./CNN.h:90]   --->   Operation 184 'dadd' 'sum' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.33>
ST_44 : Operation 185 [2/4] (4.33ns)   --->   "%sum = dadd i64 %sum_1_2_2, i64 %bias_conv1_load_read" [./CNN.h:90]   --->   Operation 185 'dadd' 'sum' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.33>
ST_45 : Operation 186 [1/4] (4.33ns)   --->   "%sum = dadd i64 %sum_1_2_2, i64 %bias_conv1_load_read" [./CNN.h:90]   --->   Operation 186 'dadd' 'sum' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 2.01>
ST_46 : Operation 187 [2/2] (2.01ns)   --->   "%tmp_1 = fcmp_ogt  i64 %sum, i64 0" [./CNN.h:15]   --->   Operation 187 'dcmp' 'tmp_1' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 200 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 200 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 47 <SV = 46> <Delay = 2.42>
ST_47 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [./CNN.h:69]   --->   Operation 188 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i64 %sum" [./CNN.h:15]   --->   Operation 189 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 190 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln15, i32 52, i32 62" [./CNN.h:15]   --->   Operation 190 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i64 %bitcast_ln15" [./CNN.h:15]   --->   Operation 191 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 192 [1/1] (0.61ns)   --->   "%icmp_ln15 = icmp_ne  i11 %tmp, i11 2047" [./CNN.h:15]   --->   Operation 192 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 193 [1/1] (0.98ns)   --->   "%icmp_ln15_1 = icmp_eq  i52 %trunc_ln15, i52 0" [./CNN.h:15]   --->   Operation 193 'icmp' 'icmp_ln15_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln91)   --->   "%or_ln15 = or i1 %icmp_ln15_1, i1 %icmp_ln15" [./CNN.h:15]   --->   Operation 194 'or' 'or_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 195 [1/2] (2.01ns)   --->   "%tmp_1 = fcmp_ogt  i64 %sum, i64 0" [./CNN.h:15]   --->   Operation 195 'dcmp' 'tmp_1' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln91)   --->   "%and_ln15 = and i1 %or_ln15, i1 %tmp_1" [./CNN.h:15]   --->   Operation 196 'and' 'and_ln15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 197 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln91 = select i1 %and_ln15, i64 %bitcast_ln15, i64 0" [./CNN.h:91]   --->   Operation 197 'select' 'select_ln91' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 198 [1/1] (0.00ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %output_conv1, i64 %select_ln91" [./CNN.h:91]   --->   Operation 198 'write' 'write_ln91' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln68 = br void" [./CNN.h:68]   --->   Operation 199 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.66ns, clock uncertainty: 1.8ns.

 <State 1>: 1.42ns
The critical path consists of the following:
	'alloca' operation ('b') [21]  (0 ns)
	'load' operation ('b') on local variable 'b' [53]  (0 ns)
	'add' operation ('empty_19') [67]  (0.707 ns)
	'getelementptr' operation ('line_buffer_0_addr') [69]  (0 ns)
	'load' operation ('line_buffer_0_load_2', ./CNN.h:73) on array 'line_buffer_0' [72]  (0.714 ns)

 <State 2>: 4.5ns
The critical path consists of the following:
	'load' operation ('window_buffer_load_3', ./CNN.h:87) on local variable 'window_buffer_load_0' [63]  (0 ns)
	'dmul' operation ('mul', ./CNN.h:87) [75]  (4.5 ns)

 <State 3>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul', ./CNN.h:87) [75]  (4.5 ns)

 <State 4>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul', ./CNN.h:87) [75]  (4.5 ns)

 <State 5>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul', ./CNN.h:87) [75]  (4.5 ns)

 <State 6>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_0_2', ./CNN.h:87) [79]  (4.5 ns)

 <State 7>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1', ./CNN.h:87) [76]  (4.33 ns)

 <State 8>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1', ./CNN.h:87) [76]  (4.33 ns)

 <State 9>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1', ./CNN.h:87) [76]  (4.33 ns)

 <State 10>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_0_1', ./CNN.h:87) [78]  (4.33 ns)

 <State 11>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_0_1', ./CNN.h:87) [78]  (4.33 ns)

 <State 12>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_0_1', ./CNN.h:87) [78]  (4.33 ns)

 <State 13>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_0_1', ./CNN.h:87) [78]  (4.33 ns)

 <State 14>: 4.5ns
The critical path consists of the following:
	'load' operation ('window_buffer_load_4', ./CNN.h:87) on local variable 'window_buffer_load_13' [64]  (0 ns)
	'dmul' operation ('mul_1', ./CNN.h:87) [81]  (4.5 ns)

 <State 15>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./CNN.h:87) [81]  (4.5 ns)

 <State 16>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./CNN.h:87) [81]  (4.5 ns)

 <State 17>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_1', ./CNN.h:87) [81]  (4.5 ns)

 <State 18>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_1_2', ./CNN.h:87) [85]  (4.5 ns)

 <State 19>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_1', ./CNN.h:87) [82]  (4.33 ns)

 <State 20>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_1', ./CNN.h:87) [82]  (4.33 ns)

 <State 21>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_1', ./CNN.h:87) [82]  (4.33 ns)

 <State 22>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_1_1', ./CNN.h:87) [84]  (4.33 ns)

 <State 23>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_1_1', ./CNN.h:87) [84]  (4.33 ns)

 <State 24>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_1_1', ./CNN.h:87) [84]  (4.33 ns)

 <State 25>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_1_1', ./CNN.h:87) [84]  (4.33 ns)

 <State 26>: 4.5ns
The critical path consists of the following:
	'load' operation ('window_buffer_load_5', ./CNN.h:87) on local variable 'window_buffer_load_24' [65]  (0 ns)
	'dmul' operation ('mul_2', ./CNN.h:87) [87]  (4.5 ns)

 <State 27>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_2', ./CNN.h:87) [87]  (4.5 ns)

 <State 28>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_2', ./CNN.h:87) [87]  (4.5 ns)

 <State 29>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_2', ./CNN.h:87) [87]  (4.5 ns)

 <State 30>: 4.5ns
The critical path consists of the following:
	'dmul' operation ('mul_2_2', ./CNN.h:87) [91]  (4.5 ns)

 <State 31>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_2', ./CNN.h:87) [88]  (4.33 ns)

 <State 32>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_2', ./CNN.h:87) [88]  (4.33 ns)

 <State 33>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_2', ./CNN.h:87) [88]  (4.33 ns)

 <State 34>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_2_1', ./CNN.h:87) [90]  (4.33 ns)

 <State 35>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_2_1', ./CNN.h:87) [90]  (4.33 ns)

 <State 36>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_2_1', ./CNN.h:87) [90]  (4.33 ns)

 <State 37>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_2_1', ./CNN.h:87) [90]  (4.33 ns)

 <State 38>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_2_2', ./CNN.h:87) [92]  (4.33 ns)

 <State 39>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_2_2', ./CNN.h:87) [92]  (4.33 ns)

 <State 40>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_2_2', ./CNN.h:87) [92]  (4.33 ns)

 <State 41>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum_1_2_2', ./CNN.h:87) [92]  (4.33 ns)

 <State 42>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum', ./CNN.h:90) [93]  (4.33 ns)

 <State 43>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum', ./CNN.h:90) [93]  (4.33 ns)

 <State 44>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum', ./CNN.h:90) [93]  (4.33 ns)

 <State 45>: 4.33ns
The critical path consists of the following:
	'dadd' operation ('sum', ./CNN.h:90) [93]  (4.33 ns)

 <State 46>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_1', ./CNN.h:15) [100]  (2.01 ns)

 <State 47>: 2.42ns
The critical path consists of the following:
	'dcmp' operation ('tmp_1', ./CNN.h:15) [100]  (2.01 ns)
	'and' operation ('and_ln15', ./CNN.h:15) [101]  (0 ns)
	'select' operation ('select_ln91', ./CNN.h:91) [102]  (0.411 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
