\BOOKMARK [0][-]{chapter.1}{Einleitung}{}% 1
\BOOKMARK [1][-]{section.1.1}{Motivation}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Zielsetzung}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{Das Mooresche Gesetz}{chapter.1}% 4
\BOOKMARK [0][-]{chapter.2}{Grundlagen}{}% 5
\BOOKMARK [1][-]{section.2.1}{Matrix-Matrix Multiplikation}{chapter.2}% 6
\BOOKMARK [1][-]{section.2.2}{1D-Faltung und 2D-Faltung}{chapter.2}% 7
\BOOKMARK [2][-]{subsection.2.2.1}{1D-Faltung bzw. Faltung}{section.2.2}% 8
\BOOKMARK [2][-]{subsection.2.2.2}{2D-Faltung}{section.2.2}% 9
\BOOKMARK [1][-]{section.2.3}{Maschinelles Lernen}{chapter.2}% 10
\BOOKMARK [1][-]{section.2.4}{Kuenstliche neuronale Netze}{chapter.2}% 11
\BOOKMARK [2][-]{subsection.2.4.1}{Aktivierungsfunktionen}{section.2.4}% 12
\BOOKMARK [1][-]{section.2.5}{Lernphase}{chapter.2}% 13
\BOOKMARK [2][-]{subsection.2.5.1}{Supervised Learning}{section.2.5}% 14
\BOOKMARK [2][-]{subsection.2.5.2}{Unsupervised Learning}{section.2.5}% 15
\BOOKMARK [1][-]{section.2.6}{Grundlage der Hardwarebeschreibungssprache VHDL}{chapter.2}% 16
\BOOKMARK [0][-]{chapter.3}{Konzept}{}% 17
\BOOKMARK [1][-]{section.3.1}{Grundlagen der Systolic Array Architektur}{chapter.3}% 18
\BOOKMARK [1][-]{section.3.2}{Why Systolic Architectures?}{chapter.3}% 19
\BOOKMARK [2][-]{subsection.3.2.1}{Grundidee}{section.3.2}% 20
\BOOKMARK [2][-]{subsection.3.2.2}{Systolic Array Designs f\374r Faltung Berechnungen}{section.3.2}% 21
\BOOKMARK [2][-]{subsection.3.2.3}{Systolic Array Matrix Multiplikation}{section.3.2}% 22
\BOOKMARK [0][-]{chapter.4}{Implementierung}{}% 23
\BOOKMARK [0][-]{chapter.5}{Bewertung des Gesamtsystems}{}% 24
\BOOKMARK [0][-]{chapter.6}{Fazit}{}% 25
