Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 12 12:14:23 2020
| Host         : S0ck3tSlash running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.627        0.000                      0                  279        0.101        0.000                      0                  279        4.500        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.627        0.000                      0                  279        0.101        0.000                      0                  279        4.500        0.000                       0                   119  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 2.328ns (57.397%)  route 1.728ns (42.603%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.638     5.222    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.518     5.740 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[2]/Q
                         net (fo=1, routed)           0.577     6.318    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[2]
    SLICE_X2Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.975 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.975    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry_n_0
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.092 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.092    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.209 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.209    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.326 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.326    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__2_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.443 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.443    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__3_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.560 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.560    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__4_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.799 r  gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__5/O[2]
                         net (fo=1, routed)           0.805     8.603    gameFsmInstance/stateCOUNT/M_stateCounter_d0_carry__5_n_5
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.329     8.932 r  gameFsmInstance/stateCOUNT/M_stateCounter_q[27]_i_1/O
                         net (fo=1, routed)           0.346     9.278    gameFsmInstance/stateCOUNT/M_stateCounter_d[27]
    SLICE_X0Y10          FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.517    14.922    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[27]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)       -0.255    14.905    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[27]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.120ns (27.203%)  route 2.997ns (72.797%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.639     5.223    b1_press_cond/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     5.741 f  b1_press_cond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.556    b1_press_cond/M_ctr_q_reg[16]
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.680 r  b1_press_cond/io_led_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.807     7.488    b1_press_cond/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     7.640 r  b1_press_cond/M_last_q_i_2/O
                         net (fo=2, routed)           0.446     8.086    b1_press_cond/M_last_q_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.326     8.412 r  b1_press_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.929     9.341    b1_press_cond/sel
    SLICE_X2Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.520    14.925    b1_press_cond/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/C
                         clock pessimism              0.298    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X2Y49          FDRE (Setup_fdre_C_CE)      -0.169    15.019    b1_press_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.120ns (27.203%)  route 2.997ns (72.797%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.639     5.223    b1_press_cond/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     5.741 f  b1_press_cond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.556    b1_press_cond/M_ctr_q_reg[16]
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.680 r  b1_press_cond/io_led_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.807     7.488    b1_press_cond/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     7.640 r  b1_press_cond/M_last_q_i_2/O
                         net (fo=2, routed)           0.446     8.086    b1_press_cond/M_last_q_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.326     8.412 r  b1_press_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.929     9.341    b1_press_cond/sel
    SLICE_X2Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.520    14.925    b1_press_cond/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[17]/C
                         clock pessimism              0.298    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X2Y49          FDRE (Setup_fdre_C_CE)      -0.169    15.019    b1_press_cond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.120ns (27.203%)  route 2.997ns (72.797%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.639     5.223    b1_press_cond/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     5.741 f  b1_press_cond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.556    b1_press_cond/M_ctr_q_reg[16]
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.680 r  b1_press_cond/io_led_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.807     7.488    b1_press_cond/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     7.640 r  b1_press_cond/M_last_q_i_2/O
                         net (fo=2, routed)           0.446     8.086    b1_press_cond/M_last_q_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.326     8.412 r  b1_press_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.929     9.341    b1_press_cond/sel
    SLICE_X2Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.520    14.925    b1_press_cond/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[18]/C
                         clock pessimism              0.298    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X2Y49          FDRE (Setup_fdre_C_CE)      -0.169    15.019    b1_press_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 1.120ns (27.203%)  route 2.997ns (72.797%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.639     5.223    b1_press_cond/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     5.741 f  b1_press_cond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.556    b1_press_cond/M_ctr_q_reg[16]
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.680 r  b1_press_cond/io_led_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.807     7.488    b1_press_cond/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     7.640 r  b1_press_cond/M_last_q_i_2/O
                         net (fo=2, routed)           0.446     8.086    b1_press_cond/M_last_q_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.326     8.412 r  b1_press_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.929     9.341    b1_press_cond/sel
    SLICE_X2Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.520    14.925    b1_press_cond/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[19]/C
                         clock pessimism              0.298    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X2Y49          FDRE (Setup_fdre_C_CE)      -0.169    15.019    b1_press_cond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.120ns (28.160%)  route 2.857ns (71.840%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.639     5.223    b1_press_cond/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     5.741 f  b1_press_cond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.556    b1_press_cond/M_ctr_q_reg[16]
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.680 r  b1_press_cond/io_led_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.807     7.488    b1_press_cond/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     7.640 r  b1_press_cond/M_last_q_i_2/O
                         net (fo=2, routed)           0.446     8.086    b1_press_cond/M_last_q_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.326     8.412 r  b1_press_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.789     9.201    b1_press_cond/sel
    SLICE_X2Y48          FDRE                                         r  b1_press_cond/M_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.520    14.925    b1_press_cond/clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  b1_press_cond/M_ctr_q_reg[12]/C
                         clock pessimism              0.273    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X2Y48          FDRE (Setup_fdre_C_CE)      -0.169    14.994    b1_press_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.120ns (28.160%)  route 2.857ns (71.840%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.639     5.223    b1_press_cond/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     5.741 f  b1_press_cond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.556    b1_press_cond/M_ctr_q_reg[16]
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.680 r  b1_press_cond/io_led_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.807     7.488    b1_press_cond/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     7.640 r  b1_press_cond/M_last_q_i_2/O
                         net (fo=2, routed)           0.446     8.086    b1_press_cond/M_last_q_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.326     8.412 r  b1_press_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.789     9.201    b1_press_cond/sel
    SLICE_X2Y48          FDRE                                         r  b1_press_cond/M_ctr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.520    14.925    b1_press_cond/clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  b1_press_cond/M_ctr_q_reg[13]/C
                         clock pessimism              0.273    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X2Y48          FDRE (Setup_fdre_C_CE)      -0.169    14.994    b1_press_cond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.120ns (28.160%)  route 2.857ns (71.840%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.639     5.223    b1_press_cond/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     5.741 f  b1_press_cond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.556    b1_press_cond/M_ctr_q_reg[16]
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.680 r  b1_press_cond/io_led_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.807     7.488    b1_press_cond/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     7.640 r  b1_press_cond/M_last_q_i_2/O
                         net (fo=2, routed)           0.446     8.086    b1_press_cond/M_last_q_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.326     8.412 r  b1_press_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.789     9.201    b1_press_cond/sel
    SLICE_X2Y48          FDRE                                         r  b1_press_cond/M_ctr_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.520    14.925    b1_press_cond/clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  b1_press_cond/M_ctr_q_reg[14]/C
                         clock pessimism              0.273    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X2Y48          FDRE (Setup_fdre_C_CE)      -0.169    14.994    b1_press_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.120ns (28.160%)  route 2.857ns (71.840%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.639     5.223    b1_press_cond/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     5.741 f  b1_press_cond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.556    b1_press_cond/M_ctr_q_reg[16]
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.680 r  b1_press_cond/io_led_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.807     7.488    b1_press_cond/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     7.640 r  b1_press_cond/M_last_q_i_2/O
                         net (fo=2, routed)           0.446     8.086    b1_press_cond/M_last_q_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.326     8.412 r  b1_press_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.789     9.201    b1_press_cond/sel
    SLICE_X2Y48          FDRE                                         r  b1_press_cond/M_ctr_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.520    14.925    b1_press_cond/clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  b1_press_cond/M_ctr_q_reg[15]/C
                         clock pessimism              0.273    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X2Y48          FDRE (Setup_fdre_C_CE)      -0.169    14.994    b1_press_cond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 b1_press_cond/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/M_ctr_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.120ns (29.261%)  route 2.708ns (70.739%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.639     5.223    b1_press_cond/clk_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  b1_press_cond/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.518     5.741 f  b1_press_cond/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.556    b1_press_cond/M_ctr_q_reg[16]
    SLICE_X3Y49          LUT4 (Prop_lut4_I1_O)        0.124     6.680 r  b1_press_cond/io_led_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.807     7.488    b1_press_cond/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X3Y48          LUT5 (Prop_lut5_I4_O)        0.152     7.640 r  b1_press_cond/M_last_q_i_2/O
                         net (fo=2, routed)           0.446     8.086    b1_press_cond/M_last_q_i_2_n_0
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.326     8.412 r  b1_press_cond/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.639     9.051    b1_press_cond/sel
    SLICE_X2Y47          FDRE                                         r  b1_press_cond/M_ctr_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         1.520    14.925    b1_press_cond/clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  b1_press_cond/M_ctr_q_reg[10]/C
                         clock pessimism              0.273    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X2Y47          FDRE (Setup_fdre_C_CE)      -0.169    14.994    b1_press_cond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  5.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 b3_press_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_press_cond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.594     1.538    b3_press_cond/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  b3_press_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  b3_press_cond/M_ctr_q_reg[7]/Q
                         net (fo=3, routed)           0.119     1.798    b3_press_cond/M_ctr_q_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  b3_press_cond/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    b3_press_cond/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  b3_press_cond/M_ctr_q_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.013    b3_press_cond/M_ctr_q_reg[8]_i_1__1_n_7
    SLICE_X5Y50          FDRE                                         r  b3_press_cond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     2.052    b3_press_cond/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  b3_press_cond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.912    b3_press_cond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 b3_press_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_press_cond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.594     1.538    b3_press_cond/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  b3_press_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  b3_press_cond/M_ctr_q_reg[7]/Q
                         net (fo=3, routed)           0.119     1.798    b3_press_cond/M_ctr_q_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  b3_press_cond/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    b3_press_cond/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  b3_press_cond/M_ctr_q_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.024    b3_press_cond/M_ctr_q_reg[8]_i_1__1_n_5
    SLICE_X5Y50          FDRE                                         r  b3_press_cond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     2.052    b3_press_cond/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  b3_press_cond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.912    b3_press_cond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 b2_press_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.355ns (69.493%)  route 0.156ns (30.507%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.596     1.540    b2_press_cond/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  b2_press_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  b2_press_cond/M_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.155     1.836    b2_press_cond/M_ctr_q_reg[2]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.996 r  b2_press_cond/M_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.997    b2_press_cond/M_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.051 r  b2_press_cond/M_ctr_q_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.051    b2_press_cond/M_ctr_q_reg[4]_i_1__0_n_7
    SLICE_X0Y50          FDRE                                         r  b2_press_cond/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.864     2.054    b2_press_cond/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  b2_press_cond/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.914    b2_press_cond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 b3_press_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_press_cond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.594     1.538    b3_press_cond/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  b3_press_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  b3_press_cond/M_ctr_q_reg[7]/Q
                         net (fo=3, routed)           0.119     1.798    b3_press_cond/M_ctr_q_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  b3_press_cond/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    b3_press_cond/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.049 r  b3_press_cond/M_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     2.049    b3_press_cond/M_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X5Y50          FDRE                                         r  b3_press_cond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     2.052    b3_press_cond/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  b3_press_cond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.912    b3_press_cond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 b3_press_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_press_cond/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.594     1.538    b3_press_cond/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  b3_press_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  b3_press_cond/M_ctr_q_reg[7]/Q
                         net (fo=3, routed)           0.119     1.798    b3_press_cond/M_ctr_q_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  b3_press_cond/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    b3_press_cond/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.049 r  b3_press_cond/M_ctr_q_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     2.049    b3_press_cond/M_ctr_q_reg[8]_i_1__1_n_6
    SLICE_X5Y50          FDRE                                         r  b3_press_cond/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     2.052    b3_press_cond/clk_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  b3_press_cond/M_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.912    b3_press_cond/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 b3_press_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_press_cond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.594     1.538    b3_press_cond/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  b3_press_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  b3_press_cond/M_ctr_q_reg[7]/Q
                         net (fo=3, routed)           0.119     1.798    b3_press_cond/M_ctr_q_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  b3_press_cond/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    b3_press_cond/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  b3_press_cond/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.998    b3_press_cond/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.052 r  b3_press_cond/M_ctr_q_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.052    b3_press_cond/M_ctr_q_reg[12]_i_1__1_n_7
    SLICE_X5Y51          FDRE                                         r  b3_press_cond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     2.052    b3_press_cond/clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  b3_press_cond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105     1.912    b3_press_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 b2_press_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.366ns (70.136%)  route 0.156ns (29.864%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.596     1.540    b2_press_cond/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  b2_press_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  b2_press_cond/M_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.155     1.836    b2_press_cond/M_ctr_q_reg[2]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.996 r  b2_press_cond/M_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.997    b2_press_cond/M_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.062 r  b2_press_cond/M_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.062    b2_press_cond/M_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X0Y50          FDRE                                         r  b2_press_cond/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.864     2.054    b2_press_cond/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  b2_press_cond/M_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.914    b2_press_cond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 b3_press_cond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3_press_cond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.594     1.538    b3_press_cond/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  b3_press_cond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.679 r  b3_press_cond/M_ctr_q_reg[7]/Q
                         net (fo=3, routed)           0.119     1.798    b3_press_cond/M_ctr_q_reg[7]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  b3_press_cond/M_ctr_q_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.959    b3_press_cond/M_ctr_q_reg[4]_i_1__1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  b3_press_cond/M_ctr_q_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.998    b3_press_cond/M_ctr_q_reg[8]_i_1__1_n_0
    SLICE_X5Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.063 r  b3_press_cond/M_ctr_q_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.063    b3_press_cond/M_ctr_q_reg[12]_i_1__1_n_5
    SLICE_X5Y51          FDRE                                         r  b3_press_cond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.863     2.052    b3_press_cond/clk_IBUF_BUFG
    SLICE_X5Y51          FDRE                                         r  b3_press_cond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.105     1.912    b3_press_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 b1_press_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_press_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.595     1.539    b1_press_cond/sync/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  b1_press_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  b1_press_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.103     1.783    b1_press_cond/sync/M_pipe_d[1]
    SLICE_X3Y47          FDRE                                         r  b1_press_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.867     2.057    b1_press_cond/sync/clk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  b1_press_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.556    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.070     1.626    b1_press_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 b2_press_cond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.391ns (71.502%)  route 0.156ns (28.498%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.596     1.540    b2_press_cond/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  b2_press_cond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  b2_press_cond/M_ctr_q_reg[2]/Q
                         net (fo=4, routed)           0.155     1.836    b2_press_cond/M_ctr_q_reg[2]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.996 r  b2_press_cond/M_ctr_q_reg[0]_i_3__0/CO[3]
                         net (fo=1, routed)           0.001     1.997    b2_press_cond/M_ctr_q_reg[0]_i_3__0_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.087 r  b2_press_cond/M_ctr_q_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.087    b2_press_cond/M_ctr_q_reg[4]_i_1__0_n_6
    SLICE_X0Y50          FDRE                                         r  b2_press_cond/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=118, routed)         0.864     2.054    b2_press_cond/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  b2_press_cond/M_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.914    b2_press_cond/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y45    b1_press_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y47    b1_press_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y47    b1_press_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48    b1_press_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48    b1_press_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48    b1_press_cond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y48    b1_press_cond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y49    b1_press_cond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y49    b1_press_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45    b1_press_cond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47    b1_press_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47    b1_press_cond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48    b1_press_cond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48    b1_press_cond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48    b1_press_cond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48    b1_press_cond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    b1_press_cond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    b1_press_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    b1_press_cond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y45    b1_press_cond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47    b1_press_cond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y47    b1_press_cond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48    b1_press_cond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48    b1_press_cond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48    b1_press_cond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y48    b1_press_cond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    b1_press_cond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    b1_press_cond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y49    b1_press_cond/M_ctr_q_reg[18]/C



