<div id="pf82" class="pf w0 h0" data-page-no="82"><div class="pc pc82 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg82.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">6.2.2.4<span class="_ _b"> </span>Low leakage wakeup (LLWU)</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">The LLWU module provides the means for a number of external pins and a number of</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">internal peripherals to wake the MCU from low leakage power modes. The LLWU</div><div class="t m0 x9 hf y283 ff3 fs5 fc0 sc0 ls0 ws0">module is functional only in low leakage power modes. In VLLSx modes, all enabled</div><div class="t m0 x9 hf y2d8 ff3 fs5 fc0 sc0 ls0 ws0">inputs to the LLWU can generate a system reset.</div><div class="t m0 x9 hf ya19 ff3 fs5 fc0 sc0 ls0 ws0">After a system reset, the LLWU retains the flags indicating the input source of the last</div><div class="t m0 x9 hf ya1a ff3 fs5 fc0 sc0 ls0 ws0">wakeup until the user clears them.</div><div class="t m0 x14 h8 ya1b ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ya1c ff3 fs5 fc0 sc0 ls0 ws0">Some flags are cleared in the LLWU and some flags are</div><div class="t m0 x3e hf ya1d ff3 fs5 fc0 sc0 ls0 ws0">required to be cleared in the peripheral module. Refer to the</div><div class="t m0 x3e hf ya1e ff3 fs5 fc0 sc0 ls0 ws0">individual peripheral chapters for more information.</div><div class="t m0 x9 h1b ya1f ff1 fsc fc0 sc0 ls0 ws0">6.2.2.5<span class="_ _b"> </span>Multipurpose clock generator loss-of-clock (LOC)</div><div class="t m0 x9 hf ya20 ff3 fs5 fc0 sc0 ls0 ws0">The MCG module supports an external reference clock.</div><div class="t m0 x9 hf ya21 ff3 fs5 fc0 sc0 ls0 ws0">If the C6[CME] bit in the MCG module is set, the clock monitor is enabled. If the</div><div class="t m0 x9 hf ya22 ff3 fs5 fc0 sc0 ls0 ws0">external reference falls below f<span class="fs8 ws198 vc">loc_low</span> or f<span class="fs8 ws198 vc">loc_high</span>, as controlled by the C2[RANGE] field</div><div class="t m0 x9 hf ya23 ff3 fs5 fc0 sc0 ls0 ws0">in the MCG module, the MCU resets. The RCM&apos;s SRS0[LOC] bit is set to indicate this</div><div class="t m0 x9 hf ya24 ff3 fs5 fc0 sc0 ls0 ws0">reset source.</div><div class="t m0 x14 h8 ya25 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ya26 ff3 fs5 fc0 sc0 ls0 ws0">To prevent unexpected loss of clock reset events, all clock</div><div class="t m0 x3e hf ya27 ff3 fs5 fc0 sc0 ls0 ws0">monitors must be disabled before entering any low power</div><div class="t m0 x3e hf ya28 ff3 fs5 fc0 sc0 ls0 ws0">modes, including VLPR and VLPW.</div><div class="t m0 x9 h1b ya29 ff1 fsc fc0 sc0 ls0 ws0">6.2.2.6<span class="_ _b"> </span>MCG loss-of-lock (LOL) reset</div><div class="t m0 x9 hf ya2a ff3 fs5 fc0 sc0 ls0 ws0">The MCG includes a PLL loss-of-lock detector. The detector is enabled when configured</div><div class="t m0 x9 hf ya2b ff3 fs5 fc0 sc0 ls0 ws0">for PEE and lock has been achieved. If the MCG_C8[LOLRE] bit in the MCG module is</div><div class="t m0 x9 hf ya2c ff3 fs5 fc0 sc0 ls0 ws0">set and the PLL lock status bit (MCG_S[LOLS0]) becomes set, the MCU resets. The</div><div class="t m0 x9 hf ya2d ff3 fs5 fc0 sc0 ls0 ws0">RCM_SRS0[LOL] bit is set to indicate this reset source.</div><div class="t m0 x14 h8 ya2e ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf ya2f ff3 fs5 fc0 sc0 ls0 ws0">This reset source does not cause a reset if the chip is in any stop</div><div class="t m0 x3e hf ya30 ff3 fs5 fc0 sc0 ls0">mode.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Reset</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">130<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
