Running: /home/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/karol/Desktop/UCISW/projekt2/Projekt2/przerzutnik_przerzutnik_sch_tb_isim_beh.exe -prj /home/karol/Desktop/UCISW/projekt2/Projekt2/przerzutnik_przerzutnik_sch_tb_beh.prj work.przerzutnik_przerzutnik_sch_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "/home/karol/Desktop/UCISW/projekt2/Projekt2/przerzutnik.vhf" into library work
Parsing VHDL file "/home/karol/Desktop/UCISW/projekt2/Projekt2/test5.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 100600 KB
Fuse CPU Usage: 410 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture fdce_v of entity FDCE [\FDCE('0')\]
Compiling architecture and3b2_v of entity AND3B2 [and3b2_default]
Compiling architecture and3b1_v of entity AND3B1 [and3b1_default]
Compiling architecture or5_v of entity OR5 [or5_default]
Compiling architecture and4_v of entity AND4 [and4_default]
Compiling architecture and2b2_v of entity AND2B2 [and2b2_default]
Compiling architecture and3b3_v of entity AND3B3 [and3b3_default]
Compiling architecture and4b1_v of entity AND4B1 [and4b1_default]
Compiling architecture behavioral of entity przerzutnik [przerzutnik_default]
Compiling architecture behavioral of entity przerzutnik_przerzutnik_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 23 VHDL Units
Built simulation executable /home/karol/Desktop/UCISW/projekt2/Projekt2/przerzutnik_przerzutnik_sch_tb_isim_beh.exe
Fuse Memory Usage: 2246488 KB
Fuse CPU Usage: 480 ms
GCC CPU Usage: 1570 ms
