# Gain stage with operational amplifier and switched capacitor resistor equivalent circuit.

## Abstract
An operational amplifier gain stage incorporating switched capacitor resistor equivalent circuits uses a delayed clock reference signal