Analysis & Synthesis report for SistemaDeIrrigacao
Wed Jun 05 17:36:26 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Jun 05 17:36:26 2024           ;
; Quartus Prime Version       ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name               ; SistemaDeIrrigacao                          ;
; Top-level Entity Name       ; top_module                                  ;
; Family                      ; MAX II                                      ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EPM240T100C5       ;                    ;
; Top-level entity name                                            ; top_module         ; SistemaDeIrrigacao ;
; Family name                                                      ; MAX II             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 05 17:36:17 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SistemaDeIrrigacao -c SistemaDeIrrigacao
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: D:/Dev/Verilog/SistemadeIrrigacao/main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sistemanivel.v
    Info (12023): Found entity 1: sistemaNivel File: D:/Dev/Verilog/SistemadeIrrigacao/sistemaNivel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sistemairrigacao.v
    Info (12023): Found entity 1: sistemaIrrigacao File: D:/Dev/Verilog/SistemadeIrrigacao/sistemaIrrigacao.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decod7seg.v
    Info (12023): Found entity 1: decod7seg File: D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.v
    Info (12023): Found entity 1: mux2_1 File: D:/Dev/Verilog/SistemadeIrrigacao/mux2_1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.v
    Info (12023): Found entity 1: d_ff File: D:/Dev/Verilog/SistemadeIrrigacao/d_ff.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file down_count.v
    Info (12023): Found entity 1: down_count File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file jk_ff.v
    Info (12023): Found entity 1: jk_ff File: D:/Dev/Verilog/SistemadeIrrigacao/jk_ff.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_module.v
    Info (12023): Found entity 1: top_module File: D:/Dev/Verilog/SistemadeIrrigacao/top_module.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file gatilho.v
    Info (12023): Found entity 1: gatilho File: D:/Dev/Verilog/SistemadeIrrigacao/gatilho.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ff_d.v
    Info (12023): Found entity 1: ff_d File: D:/Dev/Verilog/SistemadeIrrigacao/ff_d.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file freq_1.v
    Info (12023): Found entity 1: freq_1 File: D:/Dev/Verilog/SistemadeIrrigacao/freq_1.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(14): created implicit net for "n0" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(15): created implicit net for "n1" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 15
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(16): created implicit net for "n2" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(17): created implicit net for "n3" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 17
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(18): created implicit net for "n4" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 18
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(20): created implicit net for "a0" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(21): created implicit net for "a1" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(22): created implicit net for "a2" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(23): created implicit net for "a3" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(24): created implicit net for "a4" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(25): created implicit net for "a5" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 25
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(26): created implicit net for "a6" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 26
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(27): created implicit net for "a7" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 27
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(28): created implicit net for "a8" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(29): created implicit net for "a9" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(31): created implicit net for "na0" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 31
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(32): created implicit net for "na1" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 32
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(33): created implicit net for "na2" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 33
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(34): created implicit net for "na3" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 34
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(35): created implicit net for "na4" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 35
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(36): created implicit net for "na5" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(37): created implicit net for "na6" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 37
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(38): created implicit net for "na7" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(39): created implicit net for "na8" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(39): created implicit net for "o0" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(42): created implicit net for "o1" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 42
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(43): created implicit net for "o2" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 43
Warning (10236): Verilog HDL Implicit Net warning at down_count.v(44): created implicit net for "o3" File: D:/Dev/Verilog/SistemadeIrrigacao/down_count.v Line: 44
Error (10219): Verilog HDL Continuous Assignment error at top_module.v(47): object "l" on left-hand side of assignment must have a net type File: D:/Dev/Verilog/SistemadeIrrigacao/top_module.v Line: 47
Info (144001): Generated suppressed messages file D:/Dev/Verilog/SistemadeIrrigacao/output_files/SistemaDeIrrigacao.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 29 warnings
    Error: Peak virtual memory: 4687 megabytes
    Error: Processing ended: Wed Jun 05 17:36:26 2024
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Dev/Verilog/SistemadeIrrigacao/output_files/SistemaDeIrrigacao.map.smsg.


