{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709149703679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709149703679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 13:48:23 2024 " "Processing started: Wed Feb 28 13:48:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709149703679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1709149703679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1709149703679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1709149704037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1709149704037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709149710310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709149710310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709149710311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1709149710311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1709149710330 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_and ALU.sv(13) " "Verilog HDL or VHDL warning at ALU.sv(13): object \"r_and\" assigned a value but never read" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1709149710330 "|ALU"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "r_and ALU.sv(16) " "Verilog HDL warning at ALU.sv(16): initial value for variable r_and should be constant" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 16 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1709149710331 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num ALU.sv(29) " "Verilog HDL Always Construct warning at ALU.sv(29): inferring latch(es) for variable \"num\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1709149710331 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "neg ALU.sv(4) " "Output port \"neg\" at ALU.sv(4) has no driver" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709149710331 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cero ALU.sv(5) " "Output port \"cero\" at ALU.sv(5) has no driver" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709149710331 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry ALU.sv(6) " "Output port \"carry\" at ALU.sv(6) has no driver" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709149710331 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "des ALU.sv(7) " "Output port \"des\" at ALU.sv(7) has no driver" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1709149710331 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\] ALU.sv(29) " "Inferred latch for \"num\[0\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\] ALU.sv(29) " "Inferred latch for \"num\[1\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[2\] ALU.sv(29) " "Inferred latch for \"num\[2\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[3\] ALU.sv(29) " "Inferred latch for \"num\[3\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[4\] ALU.sv(29) " "Inferred latch for \"num\[4\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[5\] ALU.sv(29) " "Inferred latch for \"num\[5\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[6\] ALU.sv(29) " "Inferred latch for \"num\[6\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[7\] ALU.sv(29) " "Inferred latch for \"num\[7\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\]\[0\] ALU.sv(29) " "Inferred latch for \"out\[0\]\[0\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\]\[1\] ALU.sv(29) " "Inferred latch for \"out\[0\]\[1\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\]\[2\] ALU.sv(29) " "Inferred latch for \"out\[0\]\[2\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\]\[3\] ALU.sv(29) " "Inferred latch for \"out\[0\]\[3\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\]\[4\] ALU.sv(29) " "Inferred latch for \"out\[0\]\[4\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\]\[5\] ALU.sv(29) " "Inferred latch for \"out\[0\]\[5\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\]\[6\] ALU.sv(29) " "Inferred latch for \"out\[0\]\[6\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\]\[0\] ALU.sv(29) " "Inferred latch for \"out\[1\]\[0\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\]\[1\] ALU.sv(29) " "Inferred latch for \"out\[1\]\[1\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\]\[2\] ALU.sv(29) " "Inferred latch for \"out\[1\]\[2\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\]\[3\] ALU.sv(29) " "Inferred latch for \"out\[1\]\[3\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\]\[4\] ALU.sv(29) " "Inferred latch for \"out\[1\]\[4\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\]\[5\] ALU.sv(29) " "Inferred latch for \"out\[1\]\[5\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\]\[6\] ALU.sv(29) " "Inferred latch for \"out\[1\]\[6\]\" at ALU.sv(29)" {  } { { "ALU.sv" "" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU.sv" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1709149710332 "|ALU"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709149710427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 13:48:30 2024 " "Processing ended: Wed Feb 28 13:48:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709149710427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709149710427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709149710427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709149710427 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 8 s " "Quartus Prime Flow was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1709149711021 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709149711376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709149711376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 13:48:31 2024 " "Processing started: Wed Feb 28 13:48:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709149711376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1709149711376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ALU ALU " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ALU ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1709149711376 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim ALU ALU " "Quartus(args): --rtl_sim ALU ALU" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1709149711376 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1709149711515 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1709149711580 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1709149711581 ""}
{ "Warning" "0" "" "Warning: File ALU_run_msim_rtl_verilog.do already exists - backing up current file as ALU_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File ALU_run_msim_rtl_verilog.do already exists - backing up current file as ALU_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1709149711639 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/simulation/modelsim/ALU_run_msim_rtl_verilog.do" {  } { { "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/simulation/modelsim/ALU_run_msim_rtl_verilog.do" "0" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/simulation/modelsim/ALU_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/simulation/modelsim/ALU_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1709149711646 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1709149711646 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1709149711649 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1709149711650 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU_nativelink_simulation.rpt" {  } { { "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU_nativelink_simulation.rpt" "0" { Text "C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/mende/Desktop/TEC/QuartusProyects/ALU/ALU_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1709149711650 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1709149711650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709149711651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 13:48:31 2024 " "Processing ended: Wed Feb 28 13:48:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709149711651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709149711651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709149711651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1709149711651 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 9 s " "Quartus Prime Flow was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1709149764856 ""}
