// SPDX-License-Identifier: GPL-2.0-only
// Copyright (C) 2026 George Kottler <mail@kottlerg.com>

// ktest/src/integration/thread_lifecycle.rs

//! Integration: full thread lifecycle end-to-end.
//!
//! Exercises the complete thread management lifecycle as a single coherent
//! scenario:
//!
//!   1. Create thread (cap_create_thread, cap_create_cspace)
//!   2. Configure entry, stack, arg (thread_configure)
//!   3. Start (thread_start) → child signals readiness (0x1)
//!   4. Stop while child is blocked in signal_wait (thread_stop)
//!   5. Read register state (thread_read_regs) → verify IP non-zero
//!   6. Redirect IP via write_regs (thread_write_regs) → phase2_entry
//!   7. Resume (thread_start) → child sends 0x2 to confirm redirection
//!   8. Set priority in normal range (thread_set_priority)
//!   9. Set affinity to CPU 0 (thread_set_affinity)
//!
//! The intent is to validate that each step leaves the thread in the correct
//! state for the next step — not to test each syscall in isolation (that is
//! the job of unit/thread.rs).

use core::sync::atomic::{AtomicU32, Ordering};

use syscall::{
    cap_copy, cap_create_cspace, cap_create_signal, cap_create_thread, cap_delete, signal_send,
    signal_wait, thread_configure, thread_exit, thread_read_regs, thread_set_affinity,
    thread_set_priority, thread_start, thread_stop, thread_write_regs,
};

use crate::{ChildStack, TestContext, TestResult};

const RIGHTS_SIGNAL_WAIT: u64 = (1 << 7) | (1 << 8);

#[cfg(target_arch = "x86_64")]
const IP_OFFSET: usize = 120;
#[cfg(target_arch = "riscv64")]
const IP_OFFSET: usize = 248;

static mut CHILD_STACK: ChildStack = ChildStack::ZERO;

/// Cap slot for phase2_entry (see unit/thread.rs for the rationale).
static PHASE2_SIG: AtomicU32 = AtomicU32::new(0);

pub fn run(ctx: &TestContext) -> TestResult
{
    let sync = cap_create_signal()
        .map_err(|_| "integration::thread_lifecycle: cap_create_signal failed")?;
    let cs = cap_create_cspace(16)
        .map_err(|_| "integration::thread_lifecycle: cap_create_cspace failed")?;
    let child_sync = cap_copy(sync, cs, RIGHTS_SIGNAL_WAIT)
        .map_err(|_| "integration::thread_lifecycle: cap_copy failed")?;
    let th = cap_create_thread(ctx.aspace_cap, cs)
        .map_err(|_| "integration::thread_lifecycle: cap_create_thread failed")?;

    let stack_top = ChildStack::top(core::ptr::addr_of!(CHILD_STACK));
    thread_configure(
        th,
        blocker_entry as *const () as u64,
        stack_top,
        child_sync as u64,
    )
    .map_err(|_| "integration::thread_lifecycle: thread_configure failed")?;

    // ── Step 3: Start — child signals readiness. ──────────────────────────────
    thread_start(th).map_err(|_| "integration::thread_lifecycle: thread_start failed")?;
    let ready = signal_wait(sync)
        .map_err(|_| "integration::thread_lifecycle: signal_wait (readiness) failed")?;
    if ready != 0x1
    {
        return Err("integration::thread_lifecycle: child sent wrong readiness bits");
    }

    // ── Step 4: Stop while child is blocked. ──────────────────────────────────
    thread_stop(th).map_err(|_| "integration::thread_lifecycle: thread_stop failed")?;

    // ── Step 5: Read registers — verify IP is non-zero. ───────────────────────
    const BUF: usize = 512;
    let mut reg_buf = [0u8; BUF];
    thread_read_regs(th, reg_buf.as_mut_ptr(), BUF)
        .map_err(|_| "integration::thread_lifecycle: thread_read_regs failed")?;

    let ip = u64::from_le_bytes(
        reg_buf[IP_OFFSET..IP_OFFSET + 8]
            .try_into()
            .unwrap_or([0u8; 8]),
    );
    if ip == 0
    {
        return Err("integration::thread_lifecycle: rip/sepc is zero after thread_stop");
    }

    // ── Step 6: Redirect IP to phase2_entry. ──────────────────────────────────
    PHASE2_SIG.store(child_sync, Ordering::Release);
    let phase2_ptr = phase2_entry as *const () as u64;
    reg_buf[IP_OFFSET..IP_OFFSET + 8].copy_from_slice(&phase2_ptr.to_le_bytes());
    thread_write_regs(th, reg_buf.as_ptr(), BUF)
        .map_err(|_| "integration::thread_lifecycle: thread_write_regs failed")?;

    // ── Step 7: Resume — child lands in phase2_entry and sends 0x2. ──────────
    thread_start(th).map_err(|_| "integration::thread_lifecycle: thread_start (resume) failed")?;
    let phase2_bits = signal_wait(sync)
        .map_err(|_| "integration::thread_lifecycle: signal_wait (phase2) failed")?;
    if phase2_bits != 0x2
    {
        return Err("integration::thread_lifecycle: phase2_entry did not send 0x2");
    }

    // ── Steps 8–9: Set priority and affinity on the (now exited) thread cap. ──
    //
    // The thread cap is still valid even after the thread exits; the kernel
    // allows these operations on any Thread object. Create a fresh thread just
    // to test these without depending on child exit timing.
    let cs2 = cap_create_cspace(8)
        .map_err(|_| "integration::thread_lifecycle: cap_create_cspace (step 8) failed")?;
    let th2 = cap_create_thread(ctx.aspace_cap, cs2)
        .map_err(|_| "integration::thread_lifecycle: cap_create_thread (step 8) failed")?;

    thread_set_priority(th2, 5, 0)
        .map_err(|_| "integration::thread_lifecycle: thread_set_priority failed")?;
    thread_set_affinity(th2, 0)
        .map_err(|_| "integration::thread_lifecycle: thread_set_affinity failed")?;

    cap_delete(th2).ok();
    cap_delete(cs2).ok();
    cap_delete(th).ok();
    cap_delete(sync).ok();
    cap_delete(cs).ok();
    Ok(())
}

fn blocker_entry(sig_slot: u64) -> !
{
    signal_send(sig_slot as u32, 0x1).ok();
    signal_wait(sig_slot as u32).ok();
    loop
    {
        core::hint::spin_loop();
    }
}

fn phase2_entry() -> !
{
    let sig = PHASE2_SIG.load(Ordering::Acquire);
    signal_send(sig, 0x2).ok();
    thread_exit()
}
