Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  6 23:11:30 2024
| Host         : alex-yoga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     49.514        0.000                      0                13830        0.012        0.000                      0                13830        2.000        0.000                       0                  3908  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_fpga_0            {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 32.552}       65.104          15.360          
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                             17.845        0.000                       0                     1  
sys_clk_pin                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       49.514        0.000                      0                13830        0.012        0.000                      0                13830       31.572        0.000                       0                  3903  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       49.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       31.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.514ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__65/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.963ns  (logic 1.006ns (6.723%)  route 13.957ns (93.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 63.673 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.784    -0.908    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.882    -0.026 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=1, routed)           1.187     1.162    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_0_out__83[14]
    SLICE_X18Y17         LUT4 (Prop_lut4_I1_O)        0.124     1.286 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[41]_INST_0/O
                         net (fo=44, routed)         12.770    14.055    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[41]
    DSP48_X4Y3           DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__65/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.714    63.673    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X4Y3           DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__65/CLK
                         clock pessimism              0.467    64.140    
                         clock uncertainty           -0.121    64.019    
    DSP48_X4Y3           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    63.569    design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__65
  -------------------------------------------------------------------
                         required time                         63.569    
                         arrival time                         -14.055    
  -------------------------------------------------------------------
                         slack                                 49.514    

Slack (MET) :             49.591ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__70/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.877ns  (logic 1.006ns (6.762%)  route 13.871ns (93.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 63.664 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.784    -0.908    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882    -0.026 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.218     1.192    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_0_out__83[6]
    SLICE_X16Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.316 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[33]_INST_0/O
                         net (fo=44, routed)         12.653    13.969    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[33]
    DSP48_X4Y7           DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__70/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.705    63.664    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X4Y7           DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__70/CLK
                         clock pessimism              0.467    64.131    
                         clock uncertainty           -0.121    64.010    
    DSP48_X4Y7           DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    63.560    design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__70
  -------------------------------------------------------------------
                         required time                         63.560    
                         arrival time                         -13.969    
  -------------------------------------------------------------------
                         slack                                 49.591    

Slack (MET) :             49.634ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__65/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.843ns  (logic 1.006ns (6.778%)  route 13.837ns (93.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 63.673 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.784    -0.908    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.882    -0.026 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=1, routed)           1.312     1.286    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_0_out__83[12]
    SLICE_X19Y16         LUT4 (Prop_lut4_I1_O)        0.124     1.410 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[39]_INST_0/O
                         net (fo=44, routed)         12.525    13.935    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[39]
    DSP48_X4Y3           DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__65/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.714    63.673    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X4Y3           DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__65/CLK
                         clock pessimism              0.467    64.140    
                         clock uncertainty           -0.121    64.019    
    DSP48_X4Y3           DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.450    63.569    design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__65
  -------------------------------------------------------------------
                         required time                         63.569    
                         arrival time                         -13.935    
  -------------------------------------------------------------------
                         slack                                 49.634    

Slack (MET) :             49.658ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__66/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.817ns  (logic 1.006ns (6.789%)  route 13.811ns (93.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 63.671 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.784    -0.908    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882    -0.026 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.218     1.192    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_0_out__83[6]
    SLICE_X16Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.316 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[33]_INST_0/O
                         net (fo=44, routed)         12.594    13.910    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[33]
    DSP48_X4Y4           DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__66/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.712    63.671    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X4Y4           DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__66/CLK
                         clock pessimism              0.467    64.138    
                         clock uncertainty           -0.121    64.017    
    DSP48_X4Y4           DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    63.567    design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__66
  -------------------------------------------------------------------
                         required time                         63.567    
                         arrival time                         -13.910    
  -------------------------------------------------------------------
                         slack                                 49.658    

Slack (MET) :             49.966ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/valid_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[2][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.579ns  (logic 0.518ns (3.553%)  route 14.061ns (96.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns = ( 63.515 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.889ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.803    -0.889    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X98Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/valid_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.371 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/valid_reg[2]/Q
                         net (fo=1271, routed)       14.061    13.690    design_1_i/top_0/inst/inst_pipe/inst_wah/Q[0]
    SLICE_X25Y25         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[2][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.555    63.515    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X25Y25         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[2][9]/C
                         clock pessimism              0.467    63.981    
                         clock uncertainty           -0.121    63.861    
    SLICE_X25Y25         FDRE (Setup_fdre_C_CE)      -0.205    63.656    design_1_i/top_0/inst/inst_pipe/inst_wah/y_reg[2][9]
  -------------------------------------------------------------------
                         required time                         63.656    
                         arrival time                         -13.690    
  -------------------------------------------------------------------
                         slack                                 49.966    

Slack (MET) :             50.039ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__67/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.434ns  (logic 1.006ns (6.970%)  route 13.428ns (93.030%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 63.668 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.784    -0.908    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.882    -0.026 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=1, routed)           1.187     1.162    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_0_out__83[14]
    SLICE_X18Y17         LUT4 (Prop_lut4_I1_O)        0.124     1.286 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[41]_INST_0/O
                         net (fo=44, routed)         12.240    13.526    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[41]
    DSP48_X3Y4           DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__67/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.709    63.668    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X3Y4           DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__67/CLK
                         clock pessimism              0.467    64.135    
                         clock uncertainty           -0.121    64.014    
    DSP48_X3Y4           DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    63.564    design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__67
  -------------------------------------------------------------------
                         required time                         63.564    
                         arrival time                         -13.526    
  -------------------------------------------------------------------
                         slack                                 50.039    

Slack (MET) :             50.053ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[4]/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.391ns  (logic 1.006ns (6.990%)  route 13.385ns (93.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 63.654 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.784    -0.908    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    -0.026 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.350     1.324    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_0_out__83[15]
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.124     1.448 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[42]_INST_0/O
                         net (fo=440, routed)        12.035    13.483    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[42]
    DSP48_X3Y38          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[4]/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.695    63.654    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X3Y38          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[4]/CLK
                         clock pessimism              0.453    64.107    
                         clock uncertainty           -0.121    63.987    
    DSP48_X3Y38          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    63.537    design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[4]
  -------------------------------------------------------------------
                         required time                         63.537    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                                 50.053    

Slack (MET) :             50.115ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[4]/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.329ns  (logic 1.006ns (7.021%)  route 13.323ns (92.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 63.654 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.784    -0.908    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    -0.026 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.350     1.324    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_0_out__83[15]
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.124     1.448 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[42]_INST_0/O
                         net (fo=440, routed)        11.973    13.421    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[42]
    DSP48_X3Y38          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[4]/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.695    63.654    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X3Y38          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[4]/CLK
                         clock pessimism              0.453    64.107    
                         clock uncertainty           -0.121    63.987    
    DSP48_X3Y38          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    63.537    design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[4]
  -------------------------------------------------------------------
                         required time                         63.537    
                         arrival time                         -13.421    
  -------------------------------------------------------------------
                         slack                                 50.115    

Slack (MET) :             50.115ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[4]/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.329ns  (logic 1.006ns (7.021%)  route 13.323ns (92.979%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 63.654 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.784    -0.908    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      0.882    -0.026 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           1.350     1.324    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_0_out__83[15]
    SLICE_X14Y19         LUT4 (Prop_lut4_I1_O)        0.124     1.448 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[42]_INST_0/O
                         net (fo=440, routed)        11.973    13.421    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[42]
    DSP48_X3Y38          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[4]/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.695    63.654    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X3Y38          DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[4]/CLK
                         clock pessimism              0.453    64.107    
                         clock uncertainty           -0.121    63.987    
    DSP48_X3Y38          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.450    63.537    design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[4]
  -------------------------------------------------------------------
                         required time                         63.537    
                         arrival time                         -13.421    
  -------------------------------------------------------------------
                         slack                                 50.115    

Slack (MET) :             50.154ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__68/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.316ns  (logic 1.006ns (7.027%)  route 13.310ns (92.973%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 63.666 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.784    -0.908    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.882    -0.026 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.218     1.192    design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/p_0_out__83[6]
    SLICE_X16Y18         LUT4 (Prop_lut4_I1_O)        0.124     1.316 r  design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/inst_rom_coe/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[33]_INST_0/O
                         net (fo=44, routed)         12.092    13.408    design_1_i/top_0/inst/inst_pipe/inst_wah/load_coef[33]
    DSP48_X3Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__68/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        1.707    63.666    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    DSP48_X3Y5           DSP48E1                                      r  design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__68/CLK
                         clock pessimism              0.467    64.133    
                         clock uncertainty           -0.121    64.012    
    DSP48_X3Y5           DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    63.562    design_1_i/top_0/inst/inst_pipe/inst_wah/p_0_out__68
  -------------------------------------------------------------------
                         required time                         63.562    
                         arrival time                         -13.408    
  -------------------------------------------------------------------
                         slack                                 50.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[11][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[12][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.509%)  route 0.180ns (58.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.609    -0.599    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X101Y50        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[11][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y50        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[11][13]/Q
                         net (fo=1, routed)           0.180    -0.290    design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[11]_49[13]
    SLICE_X101Y49        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[12][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.884    -0.831    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X101Y49        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[12][13]/C
                         clock pessimism              0.508    -0.323    
    SLICE_X101Y49        FDRE (Hold_fdre_C_D)         0.021    -0.302    design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[12][13]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[11][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[12][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.506%)  route 0.204ns (55.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.609    -0.599    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X104Y50        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[11][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[11][6]/Q
                         net (fo=1, routed)           0.204    -0.230    design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[11]_49[6]
    SLICE_X105Y47        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[12][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.885    -0.830    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X105Y47        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[12][6]/C
                         clock pessimism              0.508    -0.322    
    SLICE_X105Y47        FDRE (Hold_fdre_C_D)         0.070    -0.252    design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[12][6]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_i2s/reg_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_i2s/temp_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.283ns (65.007%)  route 0.152ns (34.993%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.584    -0.624    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X84Y50         FDRE                                         r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  design_1_i/top_0/inst/inst_i2s/reg_out_reg[10]/Q
                         net (fo=1, routed)           0.152    -0.330    design_1_i/top_0/inst/inst_i2s/reg_out[10]
    SLICE_X84Y49         LUT6 (Prop_lut6_I3_O)        0.045    -0.285 r  design_1_i/top_0/inst/inst_i2s/temp_out_i_6/O
                         net (fo=1, routed)           0.000    -0.285    design_1_i/top_0/inst/inst_i2s/temp_out_i_6_n_0
    SLICE_X84Y49         MUXF7 (Prop_muxf7_I1_O)      0.074    -0.211 r  design_1_i/top_0/inst/inst_i2s/temp_out_reg_i_3/O
                         net (fo=1, routed)           0.000    -0.211    design_1_i/top_0/inst/inst_i2s/temp_out_reg_i_3_n_0
    SLICE_X84Y49         MUXF8 (Prop_muxf8_I0_O)      0.023    -0.188 r  design_1_i/top_0/inst/inst_i2s/temp_out_reg_i_2/O
                         net (fo=1, routed)           0.000    -0.188    design_1_i/top_0/inst/inst_i2s/temp_out_reg_i_2_n_0
    SLICE_X84Y49         FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.859    -0.856    design_1_i/top_0/inst/inst_i2s/clk_out1
    SLICE_X84Y49         FDRE                                         r  design_1_i/top_0/inst/inst_i2s/temp_out_reg/C
                         clock pessimism              0.508    -0.348    
    SLICE_X84Y49         FDRE (Hold_fdre_C_D)         0.105    -0.243    design_1_i/top_0/inst/inst_i2s/temp_out_reg
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.408%)  route 0.205ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.611    -0.597    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X90Y42         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[0][3]/Q
                         net (fo=4, routed)           0.205    -0.227    design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[0]_9[3]
    SLICE_X91Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.877    -0.838    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X91Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[1][3]/C
                         clock pessimism              0.508    -0.330    
    SLICE_X91Y50         FDRE (Hold_fdre_C_D)         0.047    -0.283    design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.543%)  route 0.231ns (58.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.607    -0.601    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X92Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[1][1]/Q
                         net (fo=3, routed)           0.231    -0.206    design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[1]_11[1]
    SLICE_X93Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.883    -0.832    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X93Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[2][1]/C
                         clock pessimism              0.508    -0.324    
    SLICE_X93Y49         FDRE (Hold_fdre_C_D)         0.061    -0.263    design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[2][1]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[9][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[10][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.434%)  route 0.205ns (61.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.615    -0.593    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X101Y49        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[9][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDRE (Prop_fdre_C_Q)         0.128    -0.465 r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[9][6]/Q
                         net (fo=2, routed)           0.205    -0.260    design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[9]_46[6]
    SLICE_X104Y50        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.880    -0.835    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X104Y50        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[10][6]/C
                         clock pessimism              0.508    -0.327    
    SLICE_X104Y50        FDRE (Hold_fdre_C_D)         0.006    -0.321    design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[10][6]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[11][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[12][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.912%)  route 0.227ns (58.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.615    -0.593    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X104Y49        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[11][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[11][9]/Q
                         net (fo=1, routed)           0.227    -0.201    design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[11]_49[9]
    SLICE_X104Y50        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[12][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.880    -0.835    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X104Y50        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[12][9]/C
                         clock pessimism              0.508    -0.327    
    SLICE_X104Y50        FDRE (Hold_fdre_C_D)         0.063    -0.264    design_1_i/top_0/inst/inst_pipe/inst_wah/x_reg[12][9]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/y_combined_reg[-1111111104]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/y_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.754%)  route 0.253ns (64.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.590    -0.618    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X81Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_combined_reg[-1111111104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_combined_reg[-1111111104]/Q
                         net (fo=2, routed)           0.253    -0.223    design_1_i/top_0/inst/inst_pipe/inst_wah/y_combined_reg[-_n_0_1111111104]
    SLICE_X89Y51         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.854    -0.861    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X89Y51         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_out_reg[7]/C
                         clock pessimism              0.508    -0.353    
    SLICE_X89Y51         FDRE (Hold_fdre_C_D)         0.066    -0.287    design_1_i/top_0/inst/inst_pipe/inst_wah/y_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_wah/y_combined_reg[-1111111101]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_wah/y_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.841%)  route 0.252ns (64.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.590    -0.618    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X81Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_combined_reg[-1111111101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_combined_reg[-1111111101]/Q
                         net (fo=2, routed)           0.252    -0.224    design_1_i/top_0/inst/inst_pipe/inst_wah/y_combined_reg[-_n_0_1111111101]
    SLICE_X86Y53         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.853    -0.862    design_1_i/top_0/inst/inst_pipe/inst_wah/clk_out1
    SLICE_X86Y53         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_wah/y_out_reg[10]/C
                         clock pessimism              0.508    -0.354    
    SLICE_X86Y53         FDRE (Hold_fdre_C_D)         0.063    -0.291    design_1_i/top_0/inst/inst_pipe/inst_wah/y_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_noise_gate_out/pure_data_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.226ns (51.817%)  route 0.210ns (48.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.607    -0.601    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X91Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/pure_data_reg[2][3]/Q
                         net (fo=2, routed)           0.210    -0.262    design_1_i/top_0/inst/inst_pipe/inst_wah/pure_data_reg[0][15]_0[3]
    SLICE_X91Y48         LUT5 (Prop_lut5_I2_O)        0.098    -0.164 r  design_1_i/top_0/inst/inst_pipe/inst_wah/pure_data[0][3]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    design_1_i/top_0/inst/inst_pipe/inst_noise_gate_out/D[3]
    SLICE_X91Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_noise_gate_out/pure_data_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=3903, routed)        0.882    -0.833    design_1_i/top_0/inst/inst_pipe/inst_noise_gate_out/clk_out1
    SLICE_X91Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_noise_gate_out/pure_data_reg[0][3]/C
                         clock pessimism              0.508    -0.325    
    SLICE_X91Y48         FDRE (Hold_fdre_C_D)         0.091    -0.234    design_1_i/top_0/inst/inst_pipe/inst_noise_gate_out/pure_data_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 32.552 }
Period(ns):         65.104
Sources:            { design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X3Y32      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X0Y7       design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[5]__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X2Y35      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[8]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X2Y17      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[11]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X0Y10      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[5]__2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X4Y17      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[3]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X3Y26      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[8]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X2Y11      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[11]__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X2Y38      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         65.104      61.220     DSP48_X3Y15      design_1_i/top_0/inst/inst_pipe/inst_wah/ay_reg[3]__1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       65.104      148.256    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X30Y21     design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/coef_offset_d2_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X30Y21     design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/coef_offset_d2_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X30Y21     design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/coef_offset_d2_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X30Y21     design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/coef_offset_d2_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X92Y69     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[64]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X92Y69     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[65]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X92Y69     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[66]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X92Y69     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[67]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X92Y69     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[68]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X92Y69     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[69]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X92Y69     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[64]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X92Y69     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[65]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X92Y69     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[66]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X92Y69     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[67]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X92Y69     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[68]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X92Y69     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[69]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X92Y69     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[70]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X92Y69     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[71]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X30Y21     design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/coef_offset_d2_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X30Y21     design_1_i/top_0/inst/inst_pipe/inst_wah/inst_coe/coef_offset_d2_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   design_1_i/top_0/inst/inst_clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



