0.7
2020.1
May 27 2020
20:09:33
C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sim_1/new/add3_testbench.sv,1602176993,systemVerilog,,,,add3_testbench,,,,,,,,
C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sources_1/new/add3.sv,1602724709,systemVerilog,,C:/Users/spencer_stinson1/Documents/GitHub/Lab07/Lab07/Lab07.srcs/sim_1/new/add3_testbench.sv,,add3,,,,,,,,
