irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s084: Started on Apr 03, 2023 at 17:57:10 CST
irun
	TESTBENCH.sv
	-define RTL
	-debug
file: TESTBENCH.sv
		errors: 0, warnings: 0
	module worklib.inter:sv
		errors: 0, warnings: 0
	module worklib.mem_slave:sv
		errors: 0, warnings: 0
	module worklib.TESTBENCH:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		TESTBENCH
      $fsdbDumpfile("inter.fsdb");
                  |
ncelab: *W,MISSYST (./TESTBENCH.sv,27|18): Unrecognized system task or function: $fsdbDumpfile (did not match built-in or user-defined names) [2.7.4(IEEE Std 1364-2001)].
If item was defined in a shared-object library, the problem could be:
libvpi.so: cannot open shared object file: No such file or directory or file is not valid ELFCLASS64 library.
libpli.so: cannot open shared object file: No such file or directory or file is not valid ELFCLASS64 library..
	  $fsdbDumpvars;
	              |
ncelab: *W,MISSYST (./TESTBENCH.sv,28|15): Unrecognized system task or function: $fsdbDumpvars (did not match built-in or user-defined names) [2.7.4(IEEE Std 1364-2001)].
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
			streams:  16, words: 94221
		worklib.TESTBENCH:sv <0x44b413f7>
			streams:  29, words:  6751
		worklib.inter:sv <0x5d9a3953>
			streams:   6, words:  7562
		worklib.mem_slave:sv <0x666dc304>
			streams:  14, words:  4548
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  5       4
		Registers:               71      68
		Scalar wires:            38       -
		Vectored wires:          12       -
		Always blocks:            6       5
		Initial blocks:           4       4
		Pseudo assignments:      32      32
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.TESTBENCH:sv
Loading snapshot worklib.TESTBENCH:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
      $fsdbDumpfile("inter.fsdb");
                  |
ncsim: *E,MSSYSTF (./TESTBENCH.sv,27|18): User Defined system task or function ($fsdbDumpfile) registered during elaboration and used within the simulation has not been registered during simulation.
	  $fsdbDumpvars;
	              |
ncsim: *E,MSSYSTF (./TESTBENCH.sv,28|15): User Defined system task or function ($fsdbDumpvars) registered during elaboration and used within the simulation has not been registered during simulation.
TOOL:	irun(64)	15.20-s084: Exiting on Apr 03, 2023 at 17:57:11 CST  (total: 00:00:01)
