<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Oct 31 18:33:10 2022" VIVADOVERSION="2022.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="DAC_Chain" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dac_resampler_0" PORT="axis_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dac_resampler_0" PORT="axis_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="dl_en_0" SIGIS="undef" SIGNAME="External_Ports_dl_en_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dac_resampler_0" PORT="dl_en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="23" NAME="interp_cycles_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_interp_cycles_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dac_resampler_0" PORT="interp_cycles"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXIS_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dac_resampler_0_s_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dac_resampler_0" PORT="s_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_tlast" SIGIS="undef" SIGNAME="dac_resampler_0_s_axis_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dac_resampler_0" PORT="s_axis_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXIS_tvalid" SIGIS="undef" SIGNAME="dac_resampler_0_s_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dac_resampler_0" PORT="s_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXIS_tready" SIGIS="undef" SIGNAME="dac_resampler_0_s_axis_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dac_resampler_0" PORT="s_axis_tready"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXIS" NAME="S_AXIS" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="DAC_Chain_aclk"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="S_AXIS_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="S_AXIS_tlast"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="S_AXIS_tvalid"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="S_AXIS_tready"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/dac_resampler_0" HWVERSION="1.0" INSTANCE="dac_resampler_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dac_resampler" VLNV="xilinx.com:module_ref:dac_resampler:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="DAC_Chain_dac_resampler_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="axis_aclk" SIGIS="clk" SIGNAME="External_Ports_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="dac_resampler_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DAC_Chain_imp" PORT="S_AXIS_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="dac_resampler_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DAC_Chain_imp" PORT="S_AXIS_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="dac_resampler_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DAC_Chain_imp" PORT="S_AXIS_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="dac_resampler_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DAC_Chain_imp" PORT="S_AXIS_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef"/>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef"/>
        <PORT DIR="I" NAME="dl_en" SIGIS="undef" SIGNAME="External_Ports_dl_en_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="dl_en_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="interp_cycles" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_interp_cycles_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="interp_cycles_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="m_axis" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="0"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="DAC_Chain_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXIS" NAME="s_axis" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="DAC_Chain_aclk"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
