# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

Developed by: Sanjay kumar H

RegisterNumber:  23011170

Code:

![Exp2 code](https://github.com/Sanjaykumar0924/Experiment--02-Implementation-of-combinational-logic-/assets/144149258/abbffd39-1731-41d7-92d8-b782b0adb508)

Truth Table:

![Exp2 truthtable](https://github.com/Sanjaykumar0924/Experiment--02-Implementation-of-combinational-logic-/assets/144149258/157a0123-25dd-4dba-81d8-8358a895fd62)


RTL Diagram:

![Exp2 RTL diagram](https://github.com/Sanjaykumar0924/Experiment--02-Implementation-of-combinational-logic-/assets/144149258/1807af24-9719-4afe-a74c-b52e0b6ae1d4)

Output:

![Exp2 wave](https://github.com/Sanjaykumar0924/Experiment--02-Implementation-of-combinational-logic-/assets/144149258/2c1b6a35-e94f-4284-bd5d-d7c73a28eb4b)



## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
