
*** Running vivado
    with args -log Nunchuck.vds -m64 -mode batch -messageDb vivado.pb -source Nunchuck.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source Nunchuck.tcl
# set_param gui.test TreeTableDev
# set_param xicom.use_bs_reader 1
# set_msg_config -id {Common-41} -limit 4294967295
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# set_msg_config -id {Synth 8-256} -limit 10000
# set_msg_config -id {Synth 8-638} -limit 10000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_vhdl -library xil_defaultlib {
#   {Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/SCLGenerator.vhd}
#   {Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMWrite.vhd}
#   {Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMRead.vhd}
#   {Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMI2C.vhd}
#   {Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMAddress.vhd}
#   {Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/ClockGenerator.vhd}
#   {Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/I2CController.vhd}
#   {Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/Nunchuck.vhd}
# }
# read_xdc {{Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/constrs_1/new/constraints.xdc}}
# set_property used_in_implementation false [get_files {{Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/constrs_1/new/constraints.xdc}}]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir {Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.cache/wt} [current_project]
# set_property parent.project_dir {Z:/Option ISIA/Wang-Smith/Nunchuck} [current_project]
# catch { write_hwdef -file Nunchuck.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top Nunchuck -part xc7z020clg484-1
Command: synth_design -top Nunchuck -part xc7z020clg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 227.969 ; gain = 97.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nunchuck' [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/Nunchuck.vhd:13]
INFO: [Synth 8-3491] module 'I2CController' declared at 'Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/I2CController.vhd:6' bound to instance 'I2C' of component 'I2CController' [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/Nunchuck.vhd:47]
INFO: [Synth 8-638] synthesizing module 'I2CController' [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/I2CController.vhd:22]
INFO: [Synth 8-3491] module 'ClockGenerator' declared at 'Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/ClockGenerator.vhd:6' bound to instance 'ClkGenPM' of component 'ClockGenerator' [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/I2CController.vhd:114]
INFO: [Synth 8-638] synthesizing module 'ClockGenerator' [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/ClockGenerator.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'ClockGenerator' (1#1) [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/ClockGenerator.vhd:11]
INFO: [Synth 8-3491] module 'SCLGenerator' declared at 'Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/SCLGenerator.vhd:6' bound to instance 'SCLGenPM' of component 'SCLGenerator' [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/I2CController.vhd:118]
INFO: [Synth 8-638] synthesizing module 'SCLGenerator' [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/SCLGenerator.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'SCLGenerator' (2#1) [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/SCLGenerator.vhd:17]
INFO: [Synth 8-3491] module 'FSMI2CTransitions' declared at 'Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMI2C.vhd:6' bound to instance 'FSMI2CPM' of component 'FSMI2CTransitions' [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/I2CController.vhd:128]
INFO: [Synth 8-638] synthesizing module 'FSMI2CTransitions' [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMI2C.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'FSMI2CTransitions' (3#1) [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMI2C.vhd:28]
INFO: [Synth 8-3491] module 'FSMWrite' declared at 'Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMWrite.vhd:6' bound to instance 'FSMWritePM' of component 'FSMWrite' [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/I2CController.vhd:148]
INFO: [Synth 8-638] synthesizing module 'FSMWrite' [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMWrite.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'FSMWrite' (4#1) [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMWrite.vhd:18]
INFO: [Synth 8-3491] module 'FSMRead' declared at 'Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMRead.vhd:6' bound to instance 'FSMReadPM' of component 'FSMRead' [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/I2CController.vhd:159]
INFO: [Synth 8-638] synthesizing module 'FSMRead' [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMRead.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'FSMRead' (5#1) [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMRead.vhd:17]
INFO: [Synth 8-3491] module 'FSMAddress' declared at 'Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMAddress.vhd:6' bound to instance 'FSMAddressPM' of component 'FSMAddress' [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/I2CController.vhd:169]
INFO: [Synth 8-638] synthesizing module 'FSMAddress' [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMAddress.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'FSMAddress' (6#1) [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/FSMAddress.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'I2CController' (7#1) [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/I2CController.vhd:22]
WARNING: [Synth 8-3848] Net ButtonStates in module/entity Nunchuck does not have driver. [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/Nunchuck.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Nunchuck' (8#1) [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/Nunchuck.vhd:13]
WARNING: [Synth 8-3331] design Nunchuck has unconnected port ButtonStates[0]
WARNING: [Synth 8-3331] design Nunchuck has unconnected port ButtonStates[1]
WARNING: [Synth 8-3331] design Nunchuck has unconnected port ButtonStates[2]
WARNING: [Synth 8-3331] design Nunchuck has unconnected port ButtonStates[3]
WARNING: [Synth 8-3331] design Nunchuck has unconnected port ButtonStates[4]
WARNING: [Synth 8-3331] design Nunchuck has unconnected port ButtonStates[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 261.836 ; gain = 131.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 481.305 ; gain = 350.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 481.305 ; gain = 350.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 481.305 ; gain = 350.699
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSMI2CTransitions'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSMWrite'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSMRead'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FSMAddress'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Nunchuck'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'FSMI2CTransitions'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'FSMWrite'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'FSMRead'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'FSMAddress'
WARNING: [Synth 8-3848] Net ButtonStates in module/entity Nunchuck does not have driver. [Z:/Option ISIA/Wang-Smith/Nunchuck/Nunchuck.srcs/sources_1/new/Nunchuck.vhd:10]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Nunchuck'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 2     
	  19 Input     12 Bit        Muxes := 1     
	  10 Input     11 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 5     
	  11 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Nunchuck 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module ClockGenerator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SCLGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
Module FSMI2CTransitions 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	  19 Input     12 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 13    
Module FSMWrite 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 5     
Module FSMRead 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input     11 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 5     
Module FSMAddress 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
Module I2CController 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 485.156 ; gain = 354.551
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Nunchuck has unconnected port ButtonStates[0]
WARNING: [Synth 8-3331] design Nunchuck has unconnected port ButtonStates[1]
WARNING: [Synth 8-3331] design Nunchuck has unconnected port ButtonStates[2]
WARNING: [Synth 8-3331] design Nunchuck has unconnected port ButtonStates[3]
WARNING: [Synth 8-3331] design Nunchuck has unconnected port ButtonStates[4]
WARNING: [Synth 8-3331] design Nunchuck has unconnected port ButtonStates[5]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 485.156 ; gain = 354.551
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 485.156 ; gain = 354.551
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\FSM_onehot_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_14/\I2C/FSMReadPM/FSM_onehot_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\I2C/FSMI2CPM/FSM_onehot_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\I2C/FSMWritePM/FSM_onehot_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C/FSMReadPM/SDAOut_retimed_reg )
WARNING: [Synth 8-3332] Sequential element (\I2C/FSMI2CPM/FSM_onehot_state_reg[0] ) is unused and will be removed from module Nunchuck.
WARNING: [Synth 8-3332] Sequential element (\I2C/FSMWritePM/FSM_onehot_state_reg[0] ) is unused and will be removed from module Nunchuck.
WARNING: [Synth 8-3332] Sequential element (\I2C/FSMReadPM/FSM_onehot_state_reg[0] ) is unused and will be removed from module Nunchuck.
WARNING: [Synth 8-3332] Sequential element (\I2C/FSMReadPM/SDAOut_retimed_reg ) is unused and will be removed from module Nunchuck.
WARNING: [Synth 8-3332] Sequential element (\FSM_onehot_state_reg[0] ) is unused and will be removed from module Nunchuck.
WARNING: [Synth 8-3332] Sequential element (\InternalDataIn_reg[0] ) is unused and will be removed from module Nunchuck.
WARNING: [Synth 8-3332] Sequential element (\InternalDataIn_reg[1] ) is unused and will be removed from module Nunchuck.
WARNING: [Synth 8-3332] Sequential element (\InternalDataIn_reg[4] ) is unused and will be removed from module Nunchuck.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 512.137 ; gain = 381.531
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 512.137 ; gain = 381.531
Finished Parallel Section  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 512.137 ; gain = 381.531
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 564.742 ; gain = 434.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 564.742 ; gain = 434.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 578.309 ; gain = 447.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 578.309 ; gain = 447.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 578.309 ; gain = 447.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 578.309 ; gain = 447.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    42|
|3     |INV    |     1|
|4     |LUT1   |   128|
|5     |LUT2   |    52|
|6     |LUT3   |    36|
|7     |LUT4   |    35|
|8     |LUT5   |    38|
|9     |LUT6   |    96|
|10    |FDRE   |   202|
|11    |IBUF   |     1|
|12    |OBUF   |     1|
|13    |OBUFT  |     7|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+------------------+------+
|      |Instance         |Module            |Cells |
+------+-----------------+------------------+------+
|1     |top              |                  |   641|
|2     |  I2C            |I2CController     |   387|
|3     |    ClkGenPM     |ClockGenerator    |   107|
|4     |    FSMAddressPM |FSMAddress        |    34|
|5     |    FSMI2CPM     |FSMI2CTransitions |    63|
|6     |    FSMReadPM    |FSMRead           |    27|
|7     |    FSMWritePM   |FSMWrite          |    43|
|8     |    SCLGenPM     |SCLGenerator      |   113|
+------+-----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 578.309 ; gain = 447.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 578.309 ; gain = 447.703
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  INV => LUT1: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 578.316 ; gain = 400.305
# write_checkpoint Nunchuck.dcp
# report_utilization -file Nunchuck_utilization_synth.rpt -pb Nunchuck_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 578.316 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 02 23:01:25 2014...
