// Seed: 3264227412
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1 - id_3;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input tri1 id_2,
    input supply1 id_3
    , id_6,
    inout supply0 id_4
);
  assign id_4 = -1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output reg id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_5,
      id_1,
      id_7
  );
  output wire id_2;
  output wire id_1;
  always @(*) begin : LABEL_0
    id_8 <= 1;
    #id_9;
  end
  wire id_10;
endmodule
