// Seed: 1473226674
module module_0 (
    output supply0 id_0
    , id_5,
    input tri id_1,
    input wor id_2,
    input wand id_3
);
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    output logic id_2,
    input  uwire id_3,
    input  wire  id_4
    , id_7,
    input  uwire id_5
);
  wire id_8;
  always @(1 or posedge -1'b0) id_7 <= id_5;
  initial begin : LABEL_0
    $signed(9);
    ;
  end
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_0
  );
  logic id_9 = -1;
  always @(posedge 1) id_2 = id_4;
  parameter id_10 = 1'b0;
endmodule
