// Seed: 3916025668
module module_0 (
    input wand id_0,
    input wor id_1,
    input supply0 id_2,
    input wand id_3,
    output tri id_4,
    input tri1 id_5,
    output supply1 id_6,
    output tri1 id_7,
    input wire id_8,
    input wire id_9,
    input tri0 id_10,
    output supply1 id_11,
    input supply0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    output tri0 id_15
);
  assign id_11 = -1;
  integer id_17;
  ;
  generate
    wire id_18;
  endgenerate
endmodule
module module_1 (
    output supply1 id_0,
    input  uwire   id_1,
    output supply1 id_2,
    output supply1 id_3
    , id_5
);
  assign id_5 = id_1 >> id_1;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
