name,method_name,qiskit_version,date,platform_name,sample_size,seed,optimization_level,metric_name,metric_value
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,0,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,0,3,gate count,56
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,1,3,circuit depth,30
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,1,3,gate count,55
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,2,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,2,3,gate count,60
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,3,3,circuit depth,32
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,3,3,gate count,57
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,4,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,4,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,5,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,5,3,gate count,60
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,6,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,6,3,gate count,41
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,7,3,circuit depth,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,7,3,gate count,46
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,8,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,8,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,9,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,9,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,10,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,10,3,gate count,56
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,11,3,circuit depth,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,11,3,gate count,46
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,12,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,12,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,13,3,circuit depth,32
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,13,3,gate count,57
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,14,3,circuit depth,30
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,14,3,gate count,55
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,15,3,circuit depth,26
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,15,3,gate count,55
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,16,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,16,3,gate count,60
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,17,3,circuit depth,26
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,17,3,gate count,55
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,18,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,18,3,gate count,60
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,19,3,circuit depth,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,19,3,gate count,46
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,20,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,20,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,21,3,circuit depth,26
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,21,3,gate count,55
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,22,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,22,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,23,3,circuit depth,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,23,3,gate count,46
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,24,3,circuit depth,30
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,24,3,gate count,55
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,25,3,circuit depth,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,25,3,gate count,46
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,26,3,circuit depth,25
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,26,3,gate count,39
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,27,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,27,3,gate count,60
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,28,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,28,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,29,3,circuit depth,34
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,29,3,gate count,52
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,30,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,30,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,31,3,circuit depth,26
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,31,3,gate count,55
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,32,3,circuit depth,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,32,3,gate count,46
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,33,3,circuit depth,25
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,33,3,gate count,39
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,34,3,circuit depth,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,34,3,gate count,46
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,35,3,circuit depth,25
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,35,3,gate count,39
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,36,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,36,3,gate count,56
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,37,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,37,3,gate count,56
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,38,3,circuit depth,32
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,38,3,gate count,57
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,39,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,39,3,gate count,56
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,40,3,circuit depth,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,40,3,gate count,46
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,41,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,41,3,gate count,60
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,42,3,circuit depth,25
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,42,3,gate count,39
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,43,3,circuit depth,25
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,43,3,gate count,39
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,44,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,44,3,gate count,56
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,45,3,circuit depth,32
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,45,3,gate count,50
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,46,3,circuit depth,30
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,46,3,gate count,55
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,47,3,circuit depth,34
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,47,3,gate count,52
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,48,3,circuit depth,30
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,48,3,gate count,55
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,49,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,49,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,50,3,circuit depth,30
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,50,3,gate count,55
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,51,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,51,3,gate count,56
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,52,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,52,3,gate count,41
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,53,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,53,3,gate count,41
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,54,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,54,3,gate count,60
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,55,3,circuit depth,32
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,55,3,gate count,50
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,56,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,56,3,gate count,41
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,57,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,57,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,58,3,circuit depth,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,58,3,gate count,46
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,59,3,circuit depth,32
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,59,3,gate count,57
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,60,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,60,3,gate count,60
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,61,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,61,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,62,3,circuit depth,25
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,62,3,gate count,39
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,63,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,63,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,64,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,64,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,65,3,circuit depth,26
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,65,3,gate count,55
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,66,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,66,3,gate count,41
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,67,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,67,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,68,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,68,3,gate count,56
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,69,3,circuit depth,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,69,3,gate count,46
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,70,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,70,3,gate count,56
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,71,3,circuit depth,32
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,71,3,gate count,50
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,72,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,72,3,gate count,56
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,73,3,circuit depth,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,73,3,gate count,46
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,74,3,circuit depth,32
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,74,3,gate count,50
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,75,3,circuit depth,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,75,3,gate count,46
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,76,3,circuit depth,25
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,76,3,gate count,39
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,77,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,77,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,78,3,circuit depth,32
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,78,3,gate count,50
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,79,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,79,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,80,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,80,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,81,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,81,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,82,3,circuit depth,32
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,82,3,gate count,57
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,83,3,circuit depth,25
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,83,3,gate count,39
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,84,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,84,3,gate count,60
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,85,3,circuit depth,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,85,3,gate count,46
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,86,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,86,3,gate count,41
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,87,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,87,3,gate count,56
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,88,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,88,3,gate count,60
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,89,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,89,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,90,3,circuit depth,25
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,90,3,gate count,39
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,91,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,91,3,gate count,60
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,92,3,circuit depth,25
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,92,3,gate count,39
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,93,3,circuit depth,32
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,93,3,gate count,57
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,94,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,94,3,gate count,60
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,95,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,95,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,96,3,circuit depth,25
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,96,3,gate count,39
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,97,3,circuit depth,32
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,97,3,gate count,57
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,98,3,circuit depth,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,98,3,gate count,47
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,99,3,circuit depth,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,99,3,gate count,60
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,,,circuit depth - ave,25.48
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,,,circuit depth - stdev,4.098
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,,,gate count - ave,50.14
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,ibm_rochester,100,,,gate count - stdev,6.767
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,0,3,circuit depth,45
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,0,3,gate count,89
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,1,3,circuit depth,45
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,1,3,gate count,89
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,2,3,circuit depth,37
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,2,3,gate count,80
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,3,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,3,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,4,3,circuit depth,31
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,4,3,gate count,77
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,5,3,circuit depth,43
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,5,3,gate count,89
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,6,3,circuit depth,43
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,6,3,gate count,87
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,7,3,circuit depth,30
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,7,3,gate count,67
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,8,3,circuit depth,45
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,8,3,gate count,89
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,9,3,circuit depth,43
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,9,3,gate count,87
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,10,3,circuit depth,37
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,10,3,gate count,78
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,11,3,circuit depth,37
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,11,3,gate count,78
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,12,3,circuit depth,35
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,12,3,gate count,81
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,13,3,circuit depth,31
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,13,3,gate count,77
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,14,3,circuit depth,45
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,14,3,gate count,89
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,15,3,circuit depth,35
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,15,3,gate count,76
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,16,3,circuit depth,36
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,16,3,gate count,78
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,17,3,circuit depth,35
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,17,3,gate count,76
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,18,3,circuit depth,45
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,18,3,gate count,89
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,19,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,19,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,20,3,circuit depth,37
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,20,3,gate count,80
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,21,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,21,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,22,3,circuit depth,37
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,22,3,gate count,80
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,23,3,circuit depth,36
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,23,3,gate count,85
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,24,3,circuit depth,31
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,24,3,gate count,77
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,25,3,circuit depth,35
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,25,3,gate count,81
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,26,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,26,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,27,3,circuit depth,35
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,27,3,gate count,81
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,28,3,circuit depth,40
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,28,3,gate count,89
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,29,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,29,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,30,3,circuit depth,38
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,30,3,gate count,82
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,31,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,31,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,32,3,circuit depth,35
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,32,3,gate count,76
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,33,3,circuit depth,30
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,33,3,gate count,67
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,34,3,circuit depth,31
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,34,3,gate count,77
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,35,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,35,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,36,3,circuit depth,31
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,36,3,gate count,77
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,37,3,circuit depth,38
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,37,3,gate count,82
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,38,3,circuit depth,43
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,38,3,gate count,87
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,39,3,circuit depth,40
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,39,3,gate count,89
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,40,3,circuit depth,36
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,40,3,gate count,85
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,41,3,circuit depth,37
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,41,3,gate count,78
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,42,3,circuit depth,36
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,42,3,gate count,85
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,43,3,circuit depth,35
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,43,3,gate count,81
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,44,3,circuit depth,30
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,44,3,gate count,67
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,45,3,circuit depth,35
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,45,3,gate count,81
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,46,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,46,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,47,3,circuit depth,42
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,47,3,gate count,87
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,48,3,circuit depth,32
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,48,3,gate count,71
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,49,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,49,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,50,3,circuit depth,36
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,50,3,gate count,78
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,51,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,51,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,52,3,circuit depth,30
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,52,3,gate count,67
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,53,3,circuit depth,32
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,53,3,gate count,71
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,54,3,circuit depth,38
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,54,3,gate count,82
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,55,3,circuit depth,45
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,55,3,gate count,89
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,56,3,circuit depth,30
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,56,3,gate count,67
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,57,3,circuit depth,32
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,57,3,gate count,71
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,58,3,circuit depth,43
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,58,3,gate count,87
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,59,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,59,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,60,3,circuit depth,35
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,60,3,gate count,81
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,61,3,circuit depth,30
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,61,3,gate count,67
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,62,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,62,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,63,3,circuit depth,43
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,63,3,gate count,87
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,64,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,64,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,65,3,circuit depth,42
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,65,3,gate count,87
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,66,3,circuit depth,30
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,66,3,gate count,67
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,67,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,67,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,68,3,circuit depth,38
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,68,3,gate count,87
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,69,3,circuit depth,43
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,69,3,gate count,89
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,70,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,70,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,71,3,circuit depth,45
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,71,3,gate count,89
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,72,3,circuit depth,35
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,72,3,gate count,76
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,73,3,circuit depth,30
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,73,3,gate count,67
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,74,3,circuit depth,43
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,74,3,gate count,87
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,75,3,circuit depth,40
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,75,3,gate count,89
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,76,3,circuit depth,45
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,76,3,gate count,89
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,77,3,circuit depth,30
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,77,3,gate count,67
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,78,3,circuit depth,32
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,78,3,gate count,71
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,79,3,circuit depth,36
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,79,3,gate count,85
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,80,3,circuit depth,38
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,80,3,gate count,87
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,81,3,circuit depth,36
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,81,3,gate count,78
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,82,3,circuit depth,43
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,82,3,gate count,87
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,83,3,circuit depth,43
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,83,3,gate count,87
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,84,3,circuit depth,43
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,84,3,gate count,87
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,85,3,circuit depth,38
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,85,3,gate count,87
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,86,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,86,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,87,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,87,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,88,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,88,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,89,3,circuit depth,37
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,89,3,gate count,78
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,90,3,circuit depth,43
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,90,3,gate count,87
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,91,3,circuit depth,43
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,91,3,gate count,89
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,92,3,circuit depth,37
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,92,3,gate count,80
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,93,3,circuit depth,33
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,93,3,gate count,79
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,94,3,circuit depth,43
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,94,3,gate count,89
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,95,3,circuit depth,30
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,95,3,gate count,67
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,96,3,circuit depth,30
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,96,3,gate count,67
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,97,3,circuit depth,38
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,97,3,gate count,87
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,98,3,circuit depth,37
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,98,3,gate count,78
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,99,3,circuit depth,45
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,99,3,gate count,89
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,,,circuit depth - ave,36.52
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,,,circuit depth - stdev,4.831
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,,,gate count - ave,80.43
ex1_226.qasm circuit benchmark,qiskit compilation,0.13.0,2020-04-09,rigetti_16q_aspen,100,,,gate count - stdev,6.759
