
raspbian-preinstalled/rpcgen:     file format elf32-littlearm


Disassembly of section .init:

00010c78 <.init>:
   10c78:	push	{r3, lr}
   10c7c:	bl	1192c <close@plt+0xa60>
   10c80:	pop	{r3, pc}

Disassembly of section .plt:

00010c84 <fdopen@plt-0x14>:
   10c84:	push	{lr}		; (str lr, [sp, #-4]!)
   10c88:	ldr	lr, [pc, #4]	; 10c94 <fdopen@plt-0x4>
   10c8c:	add	lr, pc, lr
   10c90:	ldr	pc, [lr, #8]!
   10c94:	andeq	r0, r2, ip, ror #6

00010c98 <fdopen@plt>:
   10c98:	add	ip, pc, #0, 12
   10c9c:	add	ip, ip, #32, 20	; 0x20000
   10ca0:	ldr	pc, [ip, #876]!	; 0x36c

00010ca4 <strcmp@plt>:
   10ca4:	add	ip, pc, #0, 12
   10ca8:	add	ip, ip, #32, 20	; 0x20000
   10cac:	ldr	pc, [ip, #868]!	; 0x364

00010cb0 <strtol@plt>:
   10cb0:	add	ip, pc, #0, 12
   10cb4:	add	ip, ip, #32, 20	; 0x20000
   10cb8:	ldr	pc, [ip, #860]!	; 0x35c

00010cbc <printf@plt>:
   10cbc:	add	ip, pc, #0, 12
   10cc0:	add	ip, ip, #32, 20	; 0x20000
   10cc4:	ldr	pc, [ip, #852]!	; 0x354

00010cc8 <fopen@plt>:
   10cc8:	add	ip, pc, #0, 12
   10ccc:	add	ip, ip, #32, 20	; 0x20000
   10cd0:	ldr	pc, [ip, #844]!	; 0x34c

00010cd4 <__dcgettext@plt>:
   10cd4:	add	ip, pc, #0, 12
   10cd8:	add	ip, ip, #32, 20	; 0x20000
   10cdc:	ldr	pc, [ip, #836]!	; 0x344

00010ce0 <free@plt>:
   10ce0:	add	ip, pc, #0, 12
   10ce4:	add	ip, ip, #32, 20	; 0x20000
   10ce8:	ldr	pc, [ip, #828]!	; 0x33c

00010cec <fgets@plt>:
   10cec:	add	ip, pc, #0, 12
   10cf0:	add	ip, ip, #32, 20	; 0x20000
   10cf4:	ldr	pc, [ip, #820]!	; 0x334

00010cf8 <memcpy@plt>:
   10cf8:	add	ip, pc, #0, 12
   10cfc:	add	ip, ip, #32, 20	; 0x20000
   10d00:	ldr	pc, [ip, #812]!	; 0x32c

00010d04 <execvp@plt>:
   10d04:	add	ip, pc, #0, 12
   10d08:	add	ip, ip, #32, 20	; 0x20000
   10d0c:	ldr	pc, [ip, #804]!	; 0x324

00010d10 <ftell@plt>:
   10d10:	add	ip, pc, #0, 12
   10d14:	add	ip, ip, #32, 20	; 0x20000
   10d18:	ldr	pc, [ip, #796]!	; 0x31c

00010d1c <strdup@plt>:
   10d1c:	add	ip, pc, #0, 12
   10d20:	add	ip, ip, #32, 20	; 0x20000
   10d24:	ldr	pc, [ip, #788]!	; 0x314

00010d28 <__stack_chk_fail@plt>:
   10d28:	add	ip, pc, #0, 12
   10d2c:	add	ip, ip, #32, 20	; 0x20000
   10d30:	ldr	pc, [ip, #780]!	; 0x30c

00010d34 <unlink@plt>:
   10d34:	add	ip, pc, #0, 12
   10d38:	add	ip, ip, #32, 20	; 0x20000
   10d3c:	ldr	pc, [ip, #772]!	; 0x304

00010d40 <dup2@plt>:
   10d40:	add	ip, pc, #0, 12
   10d44:	add	ip, ip, #32, 20	; 0x20000
   10d48:	ldr	pc, [ip, #764]!	; 0x2fc

00010d4c <realloc@plt>:
   10d4c:	add	ip, pc, #0, 12
   10d50:	add	ip, ip, #32, 20	; 0x20000
   10d54:	ldr	pc, [ip, #756]!	; 0x2f4

00010d58 <textdomain@plt>:
   10d58:	add	ip, pc, #0, 12
   10d5c:	add	ip, ip, #32, 20	; 0x20000
   10d60:	ldr	pc, [ip, #748]!	; 0x2ec

00010d64 <perror@plt>:
   10d64:	add	ip, pc, #0, 12
   10d68:	add	ip, ip, #32, 20	; 0x20000
   10d6c:	ldr	pc, [ip, #740]!	; 0x2e4

00010d70 <fwrite@plt>:
   10d70:	add	ip, pc, #0, 12
   10d74:	add	ip, ip, #32, 20	; 0x20000
   10d78:	ldr	pc, [ip, #732]!	; 0x2dc

00010d7c <strcat@plt>:
   10d7c:	add	ip, pc, #0, 12
   10d80:	add	ip, ip, #32, 20	; 0x20000
   10d84:	ldr	pc, [ip, #724]!	; 0x2d4

00010d88 <waitpid@plt>:
   10d88:	add	ip, pc, #0, 12
   10d8c:	add	ip, ip, #32, 20	; 0x20000
   10d90:	ldr	pc, [ip, #716]!	; 0x2cc

00010d94 <strcpy@plt>:
   10d94:	add	ip, pc, #0, 12
   10d98:	add	ip, ip, #32, 20	; 0x20000
   10d9c:	ldr	pc, [ip, #708]!	; 0x2c4

00010da0 <malloc@plt>:
   10da0:	add	ip, pc, #0, 12
   10da4:	add	ip, ip, #32, 20	; 0x20000
   10da8:	ldr	pc, [ip, #700]!	; 0x2bc

00010dac <__libc_start_main@plt>:
   10dac:	add	ip, pc, #0, 12
   10db0:	add	ip, ip, #32, 20	; 0x20000
   10db4:	ldr	pc, [ip, #692]!	; 0x2b4

00010db8 <__ctype_toupper_loc@plt>:
   10db8:	add	ip, pc, #0, 12
   10dbc:	add	ip, ip, #32, 20	; 0x20000
   10dc0:	ldr	pc, [ip, #684]!	; 0x2ac

00010dc4 <__gmon_start__@plt>:
   10dc4:	add	ip, pc, #0, 12
   10dc8:	add	ip, ip, #32, 20	; 0x20000
   10dcc:	ldr	pc, [ip, #676]!	; 0x2a4

00010dd0 <__ctype_b_loc@plt>:
   10dd0:	add	ip, pc, #0, 12
   10dd4:	add	ip, ip, #32, 20	; 0x20000
   10dd8:	ldr	pc, [ip, #668]!	; 0x29c

00010ddc <exit@plt>:
   10ddc:	add	ip, pc, #0, 12
   10de0:	add	ip, ip, #32, 20	; 0x20000
   10de4:	ldr	pc, [ip, #660]!	; 0x294

00010de8 <strlen@plt>:
   10de8:	add	ip, pc, #0, 12
   10dec:	add	ip, ip, #32, 20	; 0x20000
   10df0:	ldr	pc, [ip, #652]!	; 0x28c

00010df4 <fprintf@plt>:
   10df4:	add	ip, pc, #0, 12
   10df8:	add	ip, ip, #32, 20	; 0x20000
   10dfc:	ldr	pc, [ip, #644]!	; 0x284

00010e00 <__errno_location@plt>:
   10e00:	add	ip, pc, #0, 12
   10e04:	add	ip, ip, #32, 20	; 0x20000
   10e08:	ldr	pc, [ip, #636]!	; 0x27c

00010e0c <memset@plt>:
   10e0c:	add	ip, pc, #0, 12
   10e10:	add	ip, ip, #32, 20	; 0x20000
   10e14:	ldr	pc, [ip, #628]!	; 0x274

00010e18 <strncpy@plt>:
   10e18:	add	ip, pc, #0, 12
   10e1c:	add	ip, ip, #32, 20	; 0x20000
   10e20:	ldr	pc, [ip, #620]!	; 0x26c

00010e24 <stpncpy@plt>:
   10e24:	add	ip, pc, #0, 12
   10e28:	add	ip, ip, #32, 20	; 0x20000
   10e2c:	ldr	pc, [ip, #612]!	; 0x264

00010e30 <access@plt>:
   10e30:	add	ip, pc, #0, 12
   10e34:	add	ip, ip, #32, 20	; 0x20000
   10e38:	ldr	pc, [ip, #604]!	; 0x25c

00010e3c <fclose@plt>:
   10e3c:	add	ip, pc, #0, 12
   10e40:	add	ip, ip, #32, 20	; 0x20000
   10e44:	ldr	pc, [ip, #596]!	; 0x254

00010e48 <pipe@plt>:
   10e48:	add	ip, pc, #0, 12
   10e4c:	add	ip, ip, #32, 20	; 0x20000
   10e50:	ldr	pc, [ip, #588]!	; 0x24c

00010e54 <setlocale@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #32, 20	; 0x20000
   10e5c:	ldr	pc, [ip, #580]!	; 0x244

00010e60 <fork@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #32, 20	; 0x20000
   10e68:	ldr	pc, [ip, #572]!	; 0x23c

00010e6c <strrchr@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #32, 20	; 0x20000
   10e74:	ldr	pc, [ip, #564]!	; 0x234

00010e78 <fputc@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #32, 20	; 0x20000
   10e80:	ldr	pc, [ip, #556]!	; 0x22c

00010e84 <sprintf@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #32, 20	; 0x20000
   10e8c:	ldr	pc, [ip, #548]!	; 0x224

00010e90 <__stpcpy@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #32, 20	; 0x20000
   10e98:	ldr	pc, [ip, #540]!	; 0x21c

00010e9c <__xstat64@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #32, 20	; 0x20000
   10ea4:	ldr	pc, [ip, #532]!	; 0x214

00010ea8 <fputs@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #32, 20	; 0x20000
   10eb0:	ldr	pc, [ip, #524]!	; 0x20c

00010eb4 <strncmp@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #32, 20	; 0x20000
   10ebc:	ldr	pc, [ip, #516]!	; 0x204

00010ec0 <abort@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #32, 20	; 0x20000
   10ec8:	ldr	pc, [ip, #508]!	; 0x1fc

00010ecc <close@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #32, 20	; 0x20000
   10ed4:	ldr	pc, [ip, #500]!	; 0x1f4

Disassembly of section .text:

00010ed8 <error@@Base-0x6dbc>:
   10ed8:	ldr	r3, [pc, #2420]	; 11854 <close@plt+0x988>
   10edc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10ee0:	sub	sp, sp, #348	; 0x15c
   10ee4:	ldr	r3, [r3]
   10ee8:	mov	sl, r0
   10eec:	mov	r6, r1
   10ef0:	mov	r0, #6
   10ef4:	ldr	r1, [pc, #2396]	; 11858 <close@plt+0x98c>
   10ef8:	str	r3, [sp, #340]	; 0x154
   10efc:	bl	10e54 <setlocale@plt>
   10f00:	ldr	r0, [pc, #2388]	; 1185c <close@plt+0x990>
   10f04:	bl	10d58 <textdomain@plt>
   10f08:	mov	r2, #48	; 0x30
   10f0c:	mov	r1, #0
   10f10:	add	r0, sp, #36	; 0x24
   10f14:	bl	10e0c <memset@plt>
   10f18:	ldr	r3, [pc, #2368]	; 11860 <close@plt+0x994>
   10f1c:	mov	r2, #0
   10f20:	add	r1, r3, #72	; 0x48
   10f24:	str	r2, [r3], #4
   10f28:	cmp	r1, r3
   10f2c:	bne	10f24 <close@plt+0x58>
   10f30:	ldr	r9, [pc, #2348]	; 11864 <close@plt+0x998>
   10f34:	ldr	r0, [pc, #2348]	; 11868 <close@plt+0x99c>
   10f38:	ldr	r3, [r6]
   10f3c:	mov	r1, #2
   10f40:	cmp	sl, #1
   10f44:	str	r1, [r0, #4]
   10f48:	str	r3, [r9]
   10f4c:	ble	1138c <close@plt+0x4c0>
   10f50:	mov	r4, #1
   10f54:	str	r2, [r9, #92]	; 0x5c
   10f58:	strb	r2, [sp, #183]	; 0xb7
   10f5c:	strb	r2, [sp, #188]	; 0xbc
   10f60:	strb	r2, [sp, #199]	; 0xc7
   10f64:	str	r2, [sp, #192]	; 0xc0
   10f68:	strb	r2, [sp, #200]	; 0xc8
   10f6c:	strb	r2, [sp, #167]	; 0xa7
   10f70:	strb	r2, [sp, #151]	; 0x97
   10f74:	strb	r2, [sp, #161]	; 0xa1
   10f78:	b	10f98 <close@plt+0xcc>
   10f7c:	ldr	r3, [sp, #76]	; 0x4c
   10f80:	cmp	r3, #0
   10f84:	bne	11614 <close@plt+0x748>
   10f88:	str	r5, [sp, #76]	; 0x4c
   10f8c:	add	r4, r4, #1
   10f90:	cmp	sl, r4
   10f94:	ble	11394 <close@plt+0x4c8>
   10f98:	ldr	r5, [r6, r4, lsl #2]
   10f9c:	lsl	r7, r4, #2
   10fa0:	ldrb	r3, [r5]
   10fa4:	cmp	r3, #45	; 0x2d
   10fa8:	bne	10f7c <close@plt+0xb0>
   10fac:	ldr	r1, [pc, #2232]	; 1186c <close@plt+0x9a0>
   10fb0:	mov	r0, r5
   10fb4:	bl	10ca4 <strcmp@plt>
   10fb8:	cmp	r0, #0
   10fbc:	beq	11818 <close@plt+0x94c>
   10fc0:	ldr	r1, [pc, #2216]	; 11870 <close@plt+0x9a4>
   10fc4:	mov	r0, r5
   10fc8:	bl	10ca4 <strcmp@plt>
   10fcc:	cmp	r0, #0
   10fd0:	beq	11828 <close@plt+0x95c>
   10fd4:	ldrb	r3, [r5, #1]
   10fd8:	cmp	r3, #0
   10fdc:	beq	10f8c <close@plt+0xc0>
   10fe0:	ldr	r2, [r9, #92]	; 0x5c
   10fe4:	mov	r0, #1
   10fe8:	mov	fp, #0
   10fec:	ldr	r8, [pc, #2176]	; 11874 <close@plt+0x9a8>
   10ff0:	str	r2, [sp, #20]
   10ff4:	mov	lr, fp
   10ff8:	mov	r2, r0
   10ffc:	mov	ip, r0
   11000:	sub	r1, r3, #53	; 0x35
   11004:	cmp	r1, #63	; 0x3f
   11008:	ldrls	pc, [pc, r1, lsl #2]
   1100c:	b	11364 <close@plt+0x498>
   11010:	andeq	r1, r1, r0, lsr #5
   11014:	andeq	r1, r1, r4, ror #6
   11018:	andeq	r1, r1, r4, ror #6
   1101c:	andeq	r1, r1, r4, ror #6
   11020:	andeq	r1, r1, r4, ror #6
   11024:	andeq	r1, r1, r4, ror #6
   11028:	andeq	r1, r1, r4, ror #6
   1102c:	andeq	r1, r1, r4, ror #6
   11030:	andeq	r1, r1, r4, ror #6
   11034:	andeq	r1, r1, r4, ror #6
   11038:	andeq	r1, r1, r4, ror #6
   1103c:	andeq	r1, r1, r4, ror #6
   11040:	andeq	r1, r1, r4, ror #6
   11044:	andeq	r1, r1, r4, ror #6
   11048:	muleq	r1, r4, r2
   1104c:	andeq	r1, r1, r0, asr r2
   11050:	andeq	r1, r1, r4, ror #6
   11054:	andeq	r1, r1, r4, ror #6
   11058:	andeq	r1, r1, r4, ror #6
   1105c:	andeq	r1, r1, r4, ror #6
   11060:	andeq	r1, r1, r4, asr #4
   11064:	andeq	r1, r1, r4, ror #6
   11068:	andeq	r1, r1, r8, lsl r2
   1106c:	andeq	r1, r1, ip, lsl #4
   11070:	andeq	r1, r1, r0, lsl #4
   11074:	strdeq	r1, [r1], -r4
   11078:	andeq	r1, r1, r4, ror #6
   1107c:	andeq	r1, r1, r4, ror #6
   11080:	andeq	r1, r1, r4, ror #6
   11084:	andeq	r1, r1, r4, ror #6
   11088:	andeq	r1, r1, r0, lsl r1
   1108c:	andeq	r1, r1, r8, ror #3
   11090:	andeq	r1, r1, r4, ror #6
   11094:	andeq	r1, r1, r4, ror #6
   11098:	andeq	r1, r1, r4, ror #6
   1109c:	andeq	r1, r1, r4, ror #6
   110a0:	andeq	r1, r1, ip, ror r1
   110a4:	andeq	r1, r1, r4, ror #6
   110a8:	andeq	r1, r1, r4, ror #6
   110ac:	andeq	r1, r1, r4, ror #6
   110b0:	andeq	r1, r1, r4, ror #6
   110b4:	andeq	r1, r1, r4, ror #6
   110b8:	andeq	r1, r1, r4, ror #6
   110bc:	andeq	r1, r1, r4, ror #6
   110c0:	andeq	r1, r1, r0, ror r1
   110c4:	andeq	r1, r1, ip, asr r3
   110c8:	andeq	r1, r1, r4, lsr r1
   110cc:	andeq	r1, r1, r4, ror #6
   110d0:	andeq	r1, r1, r4, ror #6
   110d4:	andeq	r1, r1, r4, ror #6
   110d8:	andeq	r1, r1, r4, ror #6
   110dc:	andeq	r1, r1, r4, lsr r1
   110e0:	andeq	r1, r1, r4, lsr #6
   110e4:	andeq	r1, r1, r4, ror #6
   110e8:	andeq	r1, r1, r8, lsl r3
   110ec:	andeq	r1, r1, r4, lsr r1
   110f0:	andeq	r1, r1, r4, lsr r1
   110f4:	andeq	r1, r1, r8, lsr #5
   110f8:	andeq	r1, r1, r8, lsr #5
   110fc:	andeq	r1, r1, r4, ror #6
   11100:	andeq	r1, r1, r4, ror #6
   11104:	andeq	r1, r1, r4, ror #6
   11108:	andeq	r1, r1, r8, lsr #5
   1110c:	andeq	r1, r1, r4, lsr r1
   11110:	add	r2, r2, #1
   11114:	ldrb	r3, [r5, r2]
   11118:	cmp	r3, #115	; 0x73
   1111c:	beq	1160c <close@plt+0x740>
   11120:	cmp	r3, #99	; 0x63
   11124:	beq	116e0 <close@plt+0x814>
   11128:	cmp	r3, #109	; 0x6d
   1112c:	bne	11380 <close@plt+0x4b4>
   11130:	mov	r3, #77	; 0x4d
   11134:	add	r1, sp, #344	; 0x158
   11138:	add	r3, r1, r3
   1113c:	ldrb	r1, [r3, #-260]	; 0xfffffefc
   11140:	cmp	r1, #0
   11144:	bne	11380 <close@plt+0x4b4>
   11148:	strb	ip, [r3, #-260]	; 0xfffffefc
   1114c:	add	r2, r2, #1
   11150:	mov	r0, r2
   11154:	ldrb	r3, [r5, r2]
   11158:	cmp	r3, #0
   1115c:	bne	11000 <close@plt+0x134>
   11160:	cmp	fp, #0
   11164:	ldrne	r3, [sp, #20]
   11168:	strne	r3, [r9, #92]	; 0x5c
   1116c:	b	10f8c <close@plt+0xc0>
   11170:	mov	fp, #1
   11174:	str	fp, [sp, #20]
   11178:	b	1114c <close@plt+0x280>
   1117c:	cmp	fp, #0
   11180:	add	r4, r4, #1
   11184:	ldrne	r3, [sp, #20]
   11188:	strne	r3, [r9, #92]	; 0x5c
   1118c:	cmp	sl, r4
   11190:	beq	1138c <close@plt+0x4c0>
   11194:	add	r7, r6, r7
   11198:	ldr	r5, [r7, #4]
   1119c:	mov	r0, r5
   111a0:	bl	10de8 <strlen@plt>
   111a4:	add	r0, r0, #5
   111a8:	bl	10da0 <malloc@plt>
   111ac:	subs	r7, r0, #0
   111b0:	beq	11848 <close@plt+0x97c>
   111b4:	mov	r1, r5
   111b8:	bl	10e90 <__stpcpy@plt>
   111bc:	ldr	r2, [pc, #1716]	; 11878 <close@plt+0x9ac>
   111c0:	mov	r1, #1
   111c4:	str	r1, [r9, #8]
   111c8:	mov	r3, r0
   111cc:	ldr	r0, [pc, #1684]	; 11868 <close@plt+0x99c>
   111d0:	str	r7, [r0]
   111d4:	ldr	r0, [r2]
   111d8:	ldrb	r2, [r2, #4]
   111dc:	str	r0, [r3]
   111e0:	strb	r2, [r3, #4]
   111e4:	b	10f8c <close@plt+0xc0>
   111e8:	ldr	r3, [pc, #1676]	; 1187c <close@plt+0x9b0>
   111ec:	str	ip, [r3]
   111f0:	b	1114c <close@plt+0x280>
   111f4:	ldr	r3, [pc, #1668]	; 11880 <close@plt+0x9b4>
   111f8:	str	ip, [r3]
   111fc:	b	1114c <close@plt+0x280>
   11200:	ldr	r3, [pc, #1660]	; 11884 <close@plt+0x9b8>
   11204:	str	ip, [r3]
   11208:	b	1114c <close@plt+0x280>
   1120c:	ldr	r3, [pc, #1652]	; 11888 <close@plt+0x9bc>
   11210:	str	ip, [r3]
   11214:	b	1114c <close@plt+0x280>
   11218:	cmp	fp, #0
   1121c:	add	r4, r4, #1
   11220:	ldrne	r3, [sp, #20]
   11224:	strne	r3, [r9, #92]	; 0x5c
   11228:	cmp	sl, r4
   1122c:	beq	1138c <close@plt+0x4c0>
   11230:	add	r7, r6, r7
   11234:	ldr	r2, [pc, #1580]	; 11868 <close@plt+0x99c>
   11238:	ldr	r3, [r7, #4]
   1123c:	str	r3, [r2, #136]	; 0x88
   11240:	b	10f8c <close@plt+0xc0>
   11244:	ldr	r3, [pc, #1600]	; 1188c <close@plt+0x9c0>
   11248:	str	ip, [r3]
   1124c:	b	1114c <close@plt+0x280>
   11250:	cmp	fp, #0
   11254:	add	r0, r5, r0
   11258:	ldrne	r3, [sp, #20]
   1125c:	strne	r3, [r9, #92]	; 0x5c
   11260:	ldrb	r3, [r0, #-1]
   11264:	cmp	r3, #45	; 0x2d
   11268:	bne	1138c <close@plt+0x4c0>
   1126c:	ldr	r3, [pc, #1524]	; 11868 <close@plt+0x99c>
   11270:	ldr	r3, [r3, #4]
   11274:	cmp	r3, #19
   11278:	bgt	11844 <close@plt+0x978>
   1127c:	add	r2, r9, r3, lsl #2
   11280:	add	r3, r3, #1
   11284:	str	r5, [r2, #12]
   11288:	ldr	r2, [pc, #1496]	; 11868 <close@plt+0x99c>
   1128c:	str	r3, [r2, #4]
   11290:	b	10f8c <close@plt+0xc0>
   11294:	ldr	r3, [pc, #1484]	; 11868 <close@plt+0x99c>
   11298:	str	ip, [r3, #8]
   1129c:	b	1114c <close@plt+0x280>
   112a0:	str	ip, [r8]
   112a4:	b	1114c <close@plt+0x280>
   112a8:	cmp	fp, #0
   112ac:	add	r0, r5, r0
   112b0:	ldrne	r2, [sp, #20]
   112b4:	strne	r2, [r9, #92]	; 0x5c
   112b8:	ldrb	r2, [r0, #-1]
   112bc:	cmp	r2, #45	; 0x2d
   112c0:	bne	1138c <close@plt+0x4c0>
   112c4:	ldrb	r2, [r0, #1]
   112c8:	cmp	r2, #0
   112cc:	bne	1138c <close@plt+0x4c0>
   112d0:	add	r2, sp, #344	; 0x158
   112d4:	add	r4, r4, #1
   112d8:	add	r2, r2, r3
   112dc:	mov	r1, #1
   112e0:	cmp	sl, r4
   112e4:	strb	r1, [r2, #-260]	; 0xfffffefc
   112e8:	beq	1138c <close@plt+0x4c0>
   112ec:	cmp	r3, #115	; 0x73
   112f0:	beq	116e8 <close@plt+0x81c>
   112f4:	cmp	r3, #111	; 0x6f
   112f8:	bne	10f8c <close@plt+0xc0>
   112fc:	ldr	r3, [sp, #80]	; 0x50
   11300:	cmp	r3, #0
   11304:	bne	1138c <close@plt+0x4c0>
   11308:	add	r7, r6, r7
   1130c:	ldr	r3, [r7, #4]
   11310:	str	r3, [sp, #80]	; 0x50
   11314:	b	10f8c <close@plt+0xc0>
   11318:	ldr	r3, [pc, #1352]	; 11868 <close@plt+0x99c>
   1131c:	str	lr, [r3, #8]
   11320:	b	1114c <close@plt+0x280>
   11324:	cmp	fp, #0
   11328:	add	r4, r4, #1
   1132c:	ldrne	r3, [sp, #20]
   11330:	strne	r3, [r9, #92]	; 0x5c
   11334:	cmp	sl, r4
   11338:	beq	1138c <close@plt+0x4c0>
   1133c:	add	r7, r6, r7
   11340:	mov	r2, #10
   11344:	ldr	r0, [r7, #4]
   11348:	mov	r1, #0
   1134c:	bl	10cb0 <strtol@plt>
   11350:	ldr	r3, [pc, #1296]	; 11868 <close@plt+0x99c>
   11354:	str	r0, [r3, #192]	; 0xc0
   11358:	b	10f8c <close@plt+0xc0>
   1135c:	str	lr, [r8]
   11360:	b	1114c <close@plt+0x280>
   11364:	cmp	fp, #0
   11368:	ldr	r4, [pc, #1312]	; 11890 <close@plt+0x9c4>
   1136c:	ldrne	r3, [sp, #20]
   11370:	strne	r3, [r9, #92]	; 0x5c
   11374:	ldr	r0, [r4]
   11378:	mov	r1, #1
   1137c:	bl	119e0 <close@plt+0xb14>
   11380:	cmp	fp, #0
   11384:	ldrne	r3, [sp, #20]
   11388:	strne	r3, [r9, #92]	; 0x5c
   1138c:	ldr	r4, [pc, #1276]	; 11890 <close@plt+0x9c4>
   11390:	b	11374 <close@plt+0x4a8>
   11394:	ldr	r3, [pc, #1240]	; 11874 <close@plt+0x9a8>
   11398:	ldrb	r7, [sp, #161]	; 0xa1
   1139c:	ldrb	r5, [sp, #183]	; 0xb7
   113a0:	ldr	r0, [r3]
   113a4:	ldrb	r8, [sp, #188]	; 0xbc
   113a8:	ldrb	r4, [sp, #192]	; 0xc0
   113ac:	ldrb	lr, [sp, #193]	; 0xc1
   113b0:	ldrb	r2, [sp, #194]	; 0xc2
   113b4:	ldrb	fp, [sp, #199]	; 0xc7
   113b8:	ldrb	ip, [sp, #200]	; 0xc8
   113bc:	ldrb	r3, [sp, #167]	; 0xa7
   113c0:	ldrb	r1, [sp, #151]	; 0x97
   113c4:	cmp	r0, #0
   113c8:	str	r7, [sp, #24]
   113cc:	str	r5, [sp, #36]	; 0x24
   113d0:	str	r8, [sp, #40]	; 0x28
   113d4:	str	r4, [sp, #44]	; 0x2c
   113d8:	str	lr, [sp, #48]	; 0x30
   113dc:	str	r2, [sp, #52]	; 0x34
   113e0:	str	fp, [sp, #56]	; 0x38
   113e4:	str	ip, [sp, #60]	; 0x3c
   113e8:	str	r3, [sp, #64]	; 0x40
   113ec:	str	r1, [sp, #68]	; 0x44
   113f0:	str	r7, [sp, #72]	; 0x48
   113f4:	bne	115c8 <close@plt+0x6fc>
   113f8:	ldr	r7, [pc, #1172]	; 11894 <close@plt+0x9c8>
   113fc:	cmp	r2, #0
   11400:	str	r0, [r7]
   11404:	bne	1173c <close@plt+0x870>
   11408:	ldr	r0, [pc, #1136]	; 11880 <close@plt+0x9b4>
   1140c:	ldr	r0, [r0]
   11410:	cmp	r0, #0
   11414:	beq	11428 <close@plt+0x55c>
   11418:	ldr	r0, [pc, #1116]	; 1187c <close@plt+0x9b0>
   1141c:	ldr	r0, [r0]
   11420:	orrs	r0, ip, r0
   11424:	bne	1172c <close@plt+0x860>
   11428:	add	r7, r5, r8
   1142c:	add	r7, r7, r4
   11430:	add	r7, r7, lr
   11434:	add	r7, r7, fp
   11438:	add	r7, r7, r2
   1143c:	add	r7, r7, ip
   11440:	add	r7, r7, r3
   11444:	adds	r0, r7, r1
   11448:	str	r0, [sp, #28]
   1144c:	bne	1163c <close@plt+0x770>
   11450:	ldr	r0, [sp, #80]	; 0x50
   11454:	cmp	r0, #0
   11458:	bne	1138c <close@plt+0x4c0>
   1145c:	ldr	r0, [sp, #76]	; 0x4c
   11460:	cmp	r0, #0
   11464:	str	r0, [sp, #20]
   11468:	beq	1138c <close@plt+0x4c0>
   1146c:	orr	r5, r5, r8
   11470:	orr	r4, r4, r5
   11474:	orr	lr, lr, r4
   11478:	orr	r2, r2, lr
   1147c:	orr	r2, fp, r2
   11480:	orr	ip, ip, r2
   11484:	orr	r3, r3, ip
   11488:	orrs	r1, r1, r3
   1148c:	beq	11790 <close@plt+0x8c4>
   11490:	ldr	r0, [sp, #20]
   11494:	ldr	r1, [sp, #80]	; 0x50
   11498:	bl	1237c <close@plt+0x14b0>
   1149c:	ldr	r1, [sp, #36]	; 0x24
   114a0:	cmp	r1, #0
   114a4:	bne	11668 <close@plt+0x79c>
   114a8:	ldr	r2, [sp, #40]	; 0x28
   114ac:	cmp	r2, #0
   114b0:	bne	116bc <close@plt+0x7f0>
   114b4:	ldr	r3, [sp, #44]	; 0x2c
   114b8:	cmp	r3, #0
   114bc:	bne	116cc <close@plt+0x800>
   114c0:	add	r0, sp, #48	; 0x30
   114c4:	ldm	r0, {r0, r1, r2}
   114c8:	orr	r2, r0, r2
   114cc:	orrs	r2, r2, r1
   114d0:	bne	1169c <close@plt+0x7d0>
   114d4:	ldr	r3, [sp, #60]	; 0x3c
   114d8:	cmp	r3, #0
   114dc:	bne	11718 <close@plt+0x84c>
   114e0:	ldr	r1, [sp, #64]	; 0x40
   114e4:	cmp	r1, #0
   114e8:	bne	1176c <close@plt+0x8a0>
   114ec:	ldr	r3, [sp, #68]	; 0x44
   114f0:	cmp	r3, #0
   114f4:	bne	11780 <close@plt+0x8b4>
   114f8:	ldr	r3, [sp, #72]	; 0x48
   114fc:	cmp	r3, #0
   11500:	bne	115b8 <close@plt+0x6ec>
   11504:	ldr	r2, [pc, #908]	; 11898 <close@plt+0x9cc>
   11508:	mov	r1, #1
   1150c:	ldr	r0, [sp, #76]	; 0x4c
   11510:	bl	12a64 <close@plt+0x1b98>
   11514:	bl	17874 <close@plt+0x69a8>
   11518:	ldr	r2, [pc, #892]	; 1189c <close@plt+0x9d0>
   1151c:	mov	r1, #1
   11520:	ldr	r0, [sp, #76]	; 0x4c
   11524:	bl	12bd8 <close@plt+0x1d0c>
   11528:	bl	17874 <close@plt+0x69a8>
   1152c:	ldr	r2, [pc, #876]	; 118a0 <close@plt+0x9d4>
   11530:	mov	r1, #1
   11534:	ldr	r0, [sp, #76]	; 0x4c
   11538:	bl	13004 <close@plt+0x2138>
   1153c:	bl	17874 <close@plt+0x69a8>
   11540:	ldr	r3, [pc, #836]	; 1188c <close@plt+0x9c0>
   11544:	ldr	r1, [sp, #52]	; 0x34
   11548:	ldr	r2, [sp, #48]	; 0x30
   1154c:	ldr	r3, [r3]
   11550:	cmp	r3, #0
   11554:	bne	11568 <close@plt+0x69c>
   11558:	ldr	r3, [pc, #788]	; 11874 <close@plt+0x9a8>
   1155c:	ldr	r3, [r3]
   11560:	cmp	r3, #0
   11564:	bne	1179c <close@plt+0x8d0>
   11568:	ldr	r3, [pc, #820]	; 118a4 <close@plt+0x9d8>
   1156c:	str	r1, [sp, #8]
   11570:	str	r2, [sp, #4]
   11574:	str	r3, [sp]
   11578:	ldr	r2, [sp, #76]	; 0x4c
   1157c:	mov	r3, #1
   11580:	ldr	r1, [pc, #800]	; 118a8 <close@plt+0x9dc>
   11584:	mov	r0, #5
   11588:	bl	13128 <close@plt+0x225c>
   1158c:	ldr	r3, [pc, #744]	; 1187c <close@plt+0x9b0>
   11590:	ldr	r3, [r3]
   11594:	cmp	r3, #0
   11598:	bne	117fc <close@plt+0x930>
   1159c:	ldr	r3, [r9, #92]	; 0x5c
   115a0:	cmp	r3, #0
   115a4:	bne	117c4 <close@plt+0x8f8>
   115a8:	ldr	r3, [sp, #72]	; 0x48
   115ac:	cmp	r3, #1
   115b0:	bne	11678 <close@plt+0x7ac>
   115b4:	bl	17874 <close@plt+0x69a8>
   115b8:	add	r1, sp, #80	; 0x50
   115bc:	add	r0, sp, #76	; 0x4c
   115c0:	bl	12598 <close@plt+0x16cc>
   115c4:	b	11678 <close@plt+0x7ac>
   115c8:	ldr	r0, [pc, #700]	; 1188c <close@plt+0x9c0>
   115cc:	ldr	r0, [r0]
   115d0:	cmp	r0, #0
   115d4:	moveq	r0, #0
   115d8:	movne	r0, #1
   115dc:	moveq	r7, #1
   115e0:	movne	r7, #0
   115e4:	cmp	r2, #0
   115e8:	moveq	r0, #0
   115ec:	cmp	r0, #0
   115f0:	ldr	r0, [pc, #668]	; 11894 <close@plt+0x9c8>
   115f4:	str	r7, [r0]
   115f8:	beq	11408 <close@plt+0x53c>
   115fc:	ldr	r4, [pc, #652]	; 11890 <close@plt+0x9c4>
   11600:	mov	r2, #5
   11604:	ldr	r1, [pc, #672]	; 118ac <close@plt+0x9e0>
   11608:	b	11620 <close@plt+0x754>
   1160c:	mov	r3, #83	; 0x53
   11610:	b	11134 <close@plt+0x268>
   11614:	ldr	r4, [pc, #628]	; 11890 <close@plt+0x9c4>
   11618:	ldr	r1, [pc, #656]	; 118b0 <close@plt+0x9e4>
   1161c:	mov	r2, #5
   11620:	ldr	r0, [pc, #564]	; 1185c <close@plt+0x990>
   11624:	ldr	r5, [r4]
   11628:	bl	10cd4 <__dcgettext@plt>
   1162c:	mov	r1, r0
   11630:	mov	r0, r5
   11634:	bl	10df4 <fprintf@plt>
   11638:	b	11374 <close@plt+0x4a8>
   1163c:	ldr	r0, [sp, #76]	; 0x4c
   11640:	cmp	r0, #0
   11644:	str	r0, [sp, #20]
   11648:	beq	1174c <close@plt+0x880>
   1164c:	ldr	r0, [sp, #28]
   11650:	cmp	r0, #1
   11654:	beq	1146c <close@plt+0x5a0>
   11658:	ldr	r4, [pc, #560]	; 11890 <close@plt+0x9c4>
   1165c:	mov	r2, #5
   11660:	ldr	r1, [pc, #588]	; 118b4 <close@plt+0x9e8>
   11664:	b	11620 <close@plt+0x754>
   11668:	ldr	r2, [sp, #80]	; 0x50
   1166c:	mov	r1, #0
   11670:	ldr	r0, [sp, #76]	; 0x4c
   11674:	bl	12a64 <close@plt+0x1b98>
   11678:	ldr	r2, [pc, #468]	; 11854 <close@plt+0x988>
   1167c:	ldr	r1, [sp, #340]	; 0x154
   11680:	ldr	r3, [pc, #560]	; 118b8 <close@plt+0x9ec>
   11684:	ldr	r2, [r2]
   11688:	cmp	r1, r2
   1168c:	ldr	r0, [r3]
   11690:	bne	11814 <close@plt+0x948>
   11694:	add	sp, sp, #348	; 0x15c
   11698:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1169c:	ldr	r2, [sp, #80]	; 0x50
   116a0:	strd	r0, [sp, #4]
   116a4:	str	r2, [sp]
   116a8:	mov	r1, r6
   116ac:	mov	r0, sl
   116b0:	ldr	r2, [sp, #76]	; 0x4c
   116b4:	bl	13128 <close@plt+0x225c>
   116b8:	b	11678 <close@plt+0x7ac>
   116bc:	ldr	r2, [sp, #80]	; 0x50
   116c0:	ldr	r0, [sp, #76]	; 0x4c
   116c4:	bl	12bd8 <close@plt+0x1d0c>
   116c8:	b	11678 <close@plt+0x7ac>
   116cc:	mov	r1, r2
   116d0:	ldr	r0, [sp, #76]	; 0x4c
   116d4:	ldr	r2, [sp, #80]	; 0x50
   116d8:	bl	13004 <close@plt+0x2138>
   116dc:	b	11678 <close@plt+0x7ac>
   116e0:	mov	r3, #67	; 0x43
   116e4:	b	11134 <close@plt+0x268>
   116e8:	add	r7, r7, #4
   116ec:	ldr	r1, [pc, #456]	; 118bc <close@plt+0x9f0>
   116f0:	ldr	r0, [r6, r7]
   116f4:	bl	178bc <close@plt+0x69f0>
   116f8:	cmp	r0, #0
   116fc:	bne	10f8c <close@plt+0xc0>
   11700:	ldr	r0, [r6, r7]
   11704:	ldr	r1, [pc, #436]	; 118c0 <close@plt+0x9f4>
   11708:	bl	178bc <close@plt+0x69f0>
   1170c:	cmp	r0, #0
   11710:	bne	10f8c <close@plt+0xc0>
   11714:	b	1138c <close@plt+0x4c0>
   11718:	mov	r1, r2
   1171c:	ldr	r0, [sp, #76]	; 0x4c
   11720:	ldr	r2, [sp, #80]	; 0x50
   11724:	bl	137a0 <close@plt+0x28d4>
   11728:	b	11678 <close@plt+0x7ac>
   1172c:	ldr	r4, [pc, #348]	; 11890 <close@plt+0x9c4>
   11730:	mov	r2, #5
   11734:	ldr	r1, [pc, #392]	; 118c4 <close@plt+0x9f8>
   11738:	b	11620 <close@plt+0x754>
   1173c:	ldr	r4, [pc, #332]	; 11890 <close@plt+0x9c4>
   11740:	mov	r2, #5
   11744:	ldr	r1, [pc, #380]	; 118c8 <close@plt+0x9fc>
   11748:	b	11620 <close@plt+0x754>
   1174c:	ldr	r0, [sp, #24]
   11750:	orr	r7, r3, r1
   11754:	orrs	r0, r0, r7
   11758:	beq	1164c <close@plt+0x780>
   1175c:	ldr	r4, [pc, #300]	; 11890 <close@plt+0x9c4>
   11760:	mov	r2, #5
   11764:	ldr	r1, [pc, #352]	; 118cc <close@plt+0xa00>
   11768:	b	11620 <close@plt+0x754>
   1176c:	mov	r1, r3
   11770:	ldr	r2, [sp, #80]	; 0x50
   11774:	ldr	r0, [sp, #76]	; 0x4c
   11778:	bl	13834 <close@plt+0x2968>
   1177c:	b	11678 <close@plt+0x7ac>
   11780:	ldr	r2, [sp, #80]	; 0x50
   11784:	ldr	r0, [sp, #76]	; 0x4c
   11788:	bl	13940 <close@plt+0x2a74>
   1178c:	b	11678 <close@plt+0x7ac>
   11790:	ldr	r0, [sp, #20]
   11794:	bl	1237c <close@plt+0x14b0>
   11798:	b	1149c <close@plt+0x5d0>
   1179c:	ldr	r3, [pc, #256]	; 118a4 <close@plt+0x9d8>
   117a0:	str	r1, [sp, #8]
   117a4:	str	r2, [sp, #4]
   117a8:	str	r3, [sp]
   117ac:	ldr	r2, [sp, #76]	; 0x4c
   117b0:	mov	r3, #1
   117b4:	ldr	r1, [pc, #276]	; 118d0 <close@plt+0xa04>
   117b8:	mov	r0, #3
   117bc:	bl	13128 <close@plt+0x225c>
   117c0:	b	1158c <close@plt+0x6c0>
   117c4:	bl	17874 <close@plt+0x69a8>
   117c8:	ldr	r2, [pc, #260]	; 118d4 <close@plt+0xa08>
   117cc:	mov	r1, #1
   117d0:	ldr	r0, [sp, #76]	; 0x4c
   117d4:	bl	13834 <close@plt+0x2968>
   117d8:	bl	17874 <close@plt+0x69a8>
   117dc:	ldr	r2, [pc, #244]	; 118d8 <close@plt+0xa0c>
   117e0:	mov	r1, #1
   117e4:	ldr	r0, [sp, #76]	; 0x4c
   117e8:	bl	13940 <close@plt+0x2a74>
   117ec:	ldr	r3, [r9, #92]	; 0x5c
   117f0:	cmp	r3, #0
   117f4:	bne	115b4 <close@plt+0x6e8>
   117f8:	b	115a8 <close@plt+0x6dc>
   117fc:	bl	17874 <close@plt+0x69a8>
   11800:	ldr	r2, [pc, #212]	; 118dc <close@plt+0xa10>
   11804:	mov	r1, #1
   11808:	ldr	r0, [sp, #76]	; 0x4c
   1180c:	bl	137a0 <close@plt+0x28d4>
   11810:	b	1159c <close@plt+0x6d0>
   11814:	bl	10d28 <__stack_chk_fail@plt>
   11818:	ldr	r3, [pc, #192]	; 118e0 <close@plt+0xa14>
   1181c:	mov	r1, r0
   11820:	ldr	r0, [r3]
   11824:	bl	119e0 <close@plt+0xb14>
   11828:	mov	r8, r0
   1182c:	ldr	r2, [pc, #176]	; 118e4 <close@plt+0xa18>
   11830:	ldr	r1, [pc, #176]	; 118e8 <close@plt+0xa1c>
   11834:	ldr	r0, [pc, #176]	; 118ec <close@plt+0xa20>
   11838:	bl	10cbc <printf@plt>
   1183c:	mov	r0, r8
   11840:	bl	10ddc <exit@plt>
   11844:	bl	120e8 <close@plt+0x121c>
   11848:	ldr	r0, [r9]
   1184c:	bl	10d64 <perror@plt>
   11850:	bl	17c50 <close@plt+0x6d84>
   11854:	strdeq	r0, [r3], -r8
   11858:	andeq	pc, r1, ip, lsr pc	; <UNPREDICTABLE>
   1185c:	andeq	r0, r3, r0, lsl #30
   11860:	andeq	r1, r3, r8, ror #3
   11864:	ldrdeq	r1, [r3], -r4
   11868:	ldrdeq	r1, [r3], -r8
   1186c:	andeq	sp, r1, r0, lsl r9
   11870:	andeq	sp, r1, r8, lsl r9
   11874:	andeq	r1, r3, ip, lsr #6
   11878:	andeq	sp, r1, r4, lsr #21
   1187c:	andeq	r1, r3, r8, lsl r3
   11880:	andeq	r1, r3, r4, lsr r3
   11884:	andeq	r1, r3, r8, lsr r3
   11888:	andeq	r1, r3, r0, asr #6
   1188c:	andeq	r1, r3, ip, lsr r3
   11890:	andeq	r1, r3, r8, asr #3
   11894:	andeq	r1, r3, r8, lsr #6
   11898:	andeq	sp, r1, ip
   1189c:	andeq	sp, r1, r4, lsl r0
   118a0:	andeq	sp, r1, r4
   118a4:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   118a8:	muleq	r3, ip, r1
   118ac:	andeq	sp, r1, r4, ror #18
   118b0:	andeq	sp, r1, r4, ror #17
   118b4:	andeq	sp, r1, r4, lsl sl
   118b8:	andeq	r1, r3, ip, lsl #6
   118bc:	andeq	sp, r1, ip, asr r9
   118c0:	andeq	sp, r1, r0, ror #18
   118c4:			; <UNDEFINED> instruction: 0x0001d9b4
   118c8:	andeq	sp, r1, ip, lsl #19
   118cc:	ldrdeq	sp, [r1], -ip
   118d0:			; <UNDEFINED> instruction: 0x000311b0
   118d4:	andeq	sp, r1, r8, lsl r0
   118d8:	andeq	sp, r1, r4, lsr #32
   118dc:	andeq	sp, r1, r8, asr #20
   118e0:	andeq	r1, r3, ip, asr #3
   118e4:	andeq	sp, r1, r4, lsr #18
   118e8:	andeq	sp, r1, ip, lsr #18
   118ec:	andeq	sp, r1, ip, asr #18
   118f0:	mov	fp, #0
   118f4:	mov	lr, #0
   118f8:	pop	{r1}		; (ldr r1, [sp], #4)
   118fc:	mov	r2, sp
   11900:	push	{r2}		; (str r2, [sp, #-4]!)
   11904:	push	{r0}		; (str r0, [sp, #-4]!)
   11908:	ldr	ip, [pc, #16]	; 11920 <close@plt+0xa54>
   1190c:	push	{ip}		; (str ip, [sp, #-4]!)
   11910:	ldr	r0, [pc, #12]	; 11924 <close@plt+0xa58>
   11914:	ldr	r3, [pc, #12]	; 11928 <close@plt+0xa5c>
   11918:	bl	10dac <__libc_start_main@plt>
   1191c:	bl	10ec0 <abort@plt>
   11920:	andeq	ip, r1, ip, lsl r8
   11924:	ldrdeq	r0, [r1], -r8
   11928:			; <UNDEFINED> instruction: 0x0001c7bc
   1192c:	ldr	r3, [pc, #20]	; 11948 <close@plt+0xa7c>
   11930:	ldr	r2, [pc, #20]	; 1194c <close@plt+0xa80>
   11934:	add	r3, pc, r3
   11938:	ldr	r2, [r3, r2]
   1193c:	cmp	r2, #0
   11940:	bxeq	lr
   11944:	b	10dc4 <__gmon_start__@plt>
   11948:	andeq	pc, r1, r4, asr #13
   1194c:	andeq	r0, r0, ip, asr #1
   11950:	ldr	r0, [pc, #24]	; 11970 <close@plt+0xaa4>
   11954:	ldr	r3, [pc, #24]	; 11974 <close@plt+0xaa8>
   11958:	cmp	r3, r0
   1195c:	bxeq	lr
   11960:	ldr	r3, [pc, #16]	; 11978 <close@plt+0xaac>
   11964:	cmp	r3, #0
   11968:	bxeq	lr
   1196c:	bx	r3
   11970:	andeq	r1, r3, r8, asr #3
   11974:	andeq	r1, r3, r8, asr #3
   11978:	andeq	r0, r0, r0
   1197c:	ldr	r0, [pc, #36]	; 119a8 <close@plt+0xadc>
   11980:	ldr	r1, [pc, #36]	; 119ac <close@plt+0xae0>
   11984:	sub	r1, r1, r0
   11988:	asr	r1, r1, #2
   1198c:	add	r1, r1, r1, lsr #31
   11990:	asrs	r1, r1, #1
   11994:	bxeq	lr
   11998:	ldr	r3, [pc, #16]	; 119b0 <close@plt+0xae4>
   1199c:	cmp	r3, #0
   119a0:	bxeq	lr
   119a4:	bx	r3
   119a8:	andeq	r1, r3, r8, asr #3
   119ac:	andeq	r1, r3, r8, asr #3
   119b0:	andeq	r0, r0, r0
   119b4:	push	{r4, lr}
   119b8:	ldr	r4, [pc, #24]	; 119d8 <close@plt+0xb0c>
   119bc:	ldrb	r3, [r4]
   119c0:	cmp	r3, #0
   119c4:	popne	{r4, pc}
   119c8:	bl	11950 <close@plt+0xa84>
   119cc:	mov	r3, #1
   119d0:	strb	r3, [r4]
   119d4:	pop	{r4, pc}
   119d8:	ldrdeq	r1, [r3], -r0
   119dc:	b	1197c <close@plt+0xab0>
   119e0:	ldr	r5, [pc, #968]	; 11db0 <close@plt+0xee4>
   119e4:	push	{r7, lr}
   119e8:	mov	r4, r0
   119ec:	mov	r7, r1
   119f0:	mov	r2, #5
   119f4:	ldr	r1, [pc, #952]	; 11db4 <close@plt+0xee8>
   119f8:	mov	r0, r5
   119fc:	bl	10cd4 <__dcgettext@plt>
   11a00:	ldr	r6, [pc, #944]	; 11db8 <close@plt+0xeec>
   11a04:	ldr	r2, [r6]
   11a08:	mov	r1, r0
   11a0c:	mov	r0, r4
   11a10:	bl	10df4 <fprintf@plt>
   11a14:	mov	r2, #5
   11a18:	ldr	r1, [pc, #924]	; 11dbc <close@plt+0xef0>
   11a1c:	mov	r0, r5
   11a20:	bl	10cd4 <__dcgettext@plt>
   11a24:	ldr	r2, [r6]
   11a28:	mov	r1, r0
   11a2c:	mov	r0, r4
   11a30:	bl	10df4 <fprintf@plt>
   11a34:	mov	r2, #5
   11a38:	ldr	r1, [pc, #896]	; 11dc0 <close@plt+0xef4>
   11a3c:	mov	r0, r5
   11a40:	bl	10cd4 <__dcgettext@plt>
   11a44:	ldr	r2, [r6]
   11a48:	mov	r1, r0
   11a4c:	mov	r0, r4
   11a50:	bl	10df4 <fprintf@plt>
   11a54:	mov	r2, #5
   11a58:	ldr	r1, [pc, #868]	; 11dc4 <close@plt+0xef8>
   11a5c:	mov	r0, r5
   11a60:	bl	10cd4 <__dcgettext@plt>
   11a64:	ldr	r2, [r6]
   11a68:	mov	r1, r0
   11a6c:	mov	r0, r4
   11a70:	bl	10df4 <fprintf@plt>
   11a74:	mov	r2, #5
   11a78:	ldr	r1, [pc, #840]	; 11dc8 <close@plt+0xefc>
   11a7c:	mov	r0, r5
   11a80:	bl	10cd4 <__dcgettext@plt>
   11a84:	ldr	r2, [r6]
   11a88:	mov	r1, r0
   11a8c:	mov	r0, r4
   11a90:	bl	10df4 <fprintf@plt>
   11a94:	mov	r2, #5
   11a98:	ldr	r1, [pc, #812]	; 11dcc <close@plt+0xf00>
   11a9c:	mov	r0, r5
   11aa0:	bl	10cd4 <__dcgettext@plt>
   11aa4:	mov	r1, r0
   11aa8:	mov	r0, r4
   11aac:	bl	10df4 <fprintf@plt>
   11ab0:	mov	r2, #5
   11ab4:	ldr	r1, [pc, #788]	; 11dd0 <close@plt+0xf04>
   11ab8:	mov	r0, r5
   11abc:	bl	10cd4 <__dcgettext@plt>
   11ac0:	mov	r1, r0
   11ac4:	mov	r0, r4
   11ac8:	bl	10df4 <fprintf@plt>
   11acc:	mov	r2, #5
   11ad0:	ldr	r1, [pc, #764]	; 11dd4 <close@plt+0xf08>
   11ad4:	mov	r0, r5
   11ad8:	bl	10cd4 <__dcgettext@plt>
   11adc:	mov	r1, r0
   11ae0:	mov	r0, r4
   11ae4:	bl	10df4 <fprintf@plt>
   11ae8:	mov	r2, #5
   11aec:	ldr	r1, [pc, #740]	; 11dd8 <close@plt+0xf0c>
   11af0:	mov	r0, r5
   11af4:	bl	10cd4 <__dcgettext@plt>
   11af8:	mov	r1, r0
   11afc:	mov	r0, r4
   11b00:	bl	10df4 <fprintf@plt>
   11b04:	mov	r2, #5
   11b08:	ldr	r1, [pc, #716]	; 11ddc <close@plt+0xf10>
   11b0c:	mov	r0, r5
   11b10:	bl	10cd4 <__dcgettext@plt>
   11b14:	mov	r1, r0
   11b18:	mov	r0, r4
   11b1c:	bl	10df4 <fprintf@plt>
   11b20:	mov	r2, #5
   11b24:	ldr	r1, [pc, #692]	; 11de0 <close@plt+0xf14>
   11b28:	mov	r0, r5
   11b2c:	bl	10cd4 <__dcgettext@plt>
   11b30:	mov	r1, r0
   11b34:	mov	r0, r4
   11b38:	bl	10df4 <fprintf@plt>
   11b3c:	mov	r2, #5
   11b40:	ldr	r1, [pc, #668]	; 11de4 <close@plt+0xf18>
   11b44:	mov	r0, r5
   11b48:	bl	10cd4 <__dcgettext@plt>
   11b4c:	mov	r1, r0
   11b50:	mov	r0, r4
   11b54:	bl	10df4 <fprintf@plt>
   11b58:	mov	r2, #5
   11b5c:	ldr	r1, [pc, #644]	; 11de8 <close@plt+0xf1c>
   11b60:	mov	r0, r5
   11b64:	bl	10cd4 <__dcgettext@plt>
   11b68:	mov	r1, r0
   11b6c:	mov	r0, r4
   11b70:	bl	10df4 <fprintf@plt>
   11b74:	mov	r2, #5
   11b78:	ldr	r1, [pc, #620]	; 11dec <close@plt+0xf20>
   11b7c:	mov	r0, r5
   11b80:	bl	10cd4 <__dcgettext@plt>
   11b84:	mov	r1, r0
   11b88:	mov	r0, r4
   11b8c:	bl	10df4 <fprintf@plt>
   11b90:	mov	r2, #5
   11b94:	ldr	r1, [pc, #596]	; 11df0 <close@plt+0xf24>
   11b98:	mov	r0, r5
   11b9c:	bl	10cd4 <__dcgettext@plt>
   11ba0:	mov	r1, r0
   11ba4:	mov	r0, r4
   11ba8:	bl	10df4 <fprintf@plt>
   11bac:	mov	r2, #5
   11bb0:	ldr	r1, [pc, #572]	; 11df4 <close@plt+0xf28>
   11bb4:	mov	r0, r5
   11bb8:	bl	10cd4 <__dcgettext@plt>
   11bbc:	mov	r1, r0
   11bc0:	mov	r0, r4
   11bc4:	bl	10df4 <fprintf@plt>
   11bc8:	mov	r2, #5
   11bcc:	ldr	r1, [pc, #548]	; 11df8 <close@plt+0xf2c>
   11bd0:	mov	r0, r5
   11bd4:	bl	10cd4 <__dcgettext@plt>
   11bd8:	mov	r1, r0
   11bdc:	mov	r0, r4
   11be0:	bl	10df4 <fprintf@plt>
   11be4:	mov	r2, #5
   11be8:	ldr	r1, [pc, #524]	; 11dfc <close@plt+0xf30>
   11bec:	mov	r0, r5
   11bf0:	bl	10cd4 <__dcgettext@plt>
   11bf4:	mov	r1, r0
   11bf8:	mov	r0, r4
   11bfc:	bl	10df4 <fprintf@plt>
   11c00:	mov	r2, #5
   11c04:	ldr	r1, [pc, #500]	; 11e00 <close@plt+0xf34>
   11c08:	mov	r0, r5
   11c0c:	bl	10cd4 <__dcgettext@plt>
   11c10:	mov	r1, r0
   11c14:	mov	r0, r4
   11c18:	bl	10df4 <fprintf@plt>
   11c1c:	mov	r2, #5
   11c20:	ldr	r1, [pc, #476]	; 11e04 <close@plt+0xf38>
   11c24:	mov	r0, r5
   11c28:	bl	10cd4 <__dcgettext@plt>
   11c2c:	mov	r1, r0
   11c30:	mov	r0, r4
   11c34:	bl	10df4 <fprintf@plt>
   11c38:	mov	r2, #5
   11c3c:	ldr	r1, [pc, #452]	; 11e08 <close@plt+0xf3c>
   11c40:	mov	r0, r5
   11c44:	bl	10cd4 <__dcgettext@plt>
   11c48:	mov	r1, r0
   11c4c:	mov	r0, r4
   11c50:	bl	10df4 <fprintf@plt>
   11c54:	mov	r2, #5
   11c58:	ldr	r1, [pc, #428]	; 11e0c <close@plt+0xf40>
   11c5c:	mov	r0, r5
   11c60:	bl	10cd4 <__dcgettext@plt>
   11c64:	mov	r1, r0
   11c68:	mov	r0, r4
   11c6c:	bl	10df4 <fprintf@plt>
   11c70:	mov	r2, #5
   11c74:	ldr	r1, [pc, #404]	; 11e10 <close@plt+0xf44>
   11c78:	mov	r0, r5
   11c7c:	bl	10cd4 <__dcgettext@plt>
   11c80:	mov	r1, r0
   11c84:	mov	r0, r4
   11c88:	bl	10df4 <fprintf@plt>
   11c8c:	mov	r2, #5
   11c90:	ldr	r1, [pc, #380]	; 11e14 <close@plt+0xf48>
   11c94:	mov	r0, r5
   11c98:	bl	10cd4 <__dcgettext@plt>
   11c9c:	mov	r1, r0
   11ca0:	mov	r0, r4
   11ca4:	bl	10df4 <fprintf@plt>
   11ca8:	mov	r2, #5
   11cac:	ldr	r1, [pc, #356]	; 11e18 <close@plt+0xf4c>
   11cb0:	mov	r0, r5
   11cb4:	bl	10cd4 <__dcgettext@plt>
   11cb8:	mov	r1, r0
   11cbc:	mov	r0, r4
   11cc0:	bl	10df4 <fprintf@plt>
   11cc4:	mov	r2, #5
   11cc8:	ldr	r1, [pc, #332]	; 11e1c <close@plt+0xf50>
   11ccc:	mov	r0, r5
   11cd0:	bl	10cd4 <__dcgettext@plt>
   11cd4:	mov	r1, r0
   11cd8:	mov	r0, r4
   11cdc:	bl	10df4 <fprintf@plt>
   11ce0:	mov	r2, #5
   11ce4:	ldr	r1, [pc, #308]	; 11e20 <close@plt+0xf54>
   11ce8:	mov	r0, r5
   11cec:	bl	10cd4 <__dcgettext@plt>
   11cf0:	mov	r1, r0
   11cf4:	mov	r0, r4
   11cf8:	bl	10df4 <fprintf@plt>
   11cfc:	mov	r2, #5
   11d00:	ldr	r1, [pc, #284]	; 11e24 <close@plt+0xf58>
   11d04:	mov	r0, r5
   11d08:	bl	10cd4 <__dcgettext@plt>
   11d0c:	mov	r1, r0
   11d10:	mov	r0, r4
   11d14:	bl	10df4 <fprintf@plt>
   11d18:	mov	r2, #5
   11d1c:	ldr	r1, [pc, #260]	; 11e28 <close@plt+0xf5c>
   11d20:	mov	r0, r5
   11d24:	bl	10cd4 <__dcgettext@plt>
   11d28:	mov	r1, r0
   11d2c:	mov	r0, r4
   11d30:	bl	10df4 <fprintf@plt>
   11d34:	mov	r2, #5
   11d38:	ldr	r1, [pc, #236]	; 11e2c <close@plt+0xf60>
   11d3c:	mov	r0, r5
   11d40:	bl	10cd4 <__dcgettext@plt>
   11d44:	mov	r1, r0
   11d48:	mov	r0, r4
   11d4c:	bl	10df4 <fprintf@plt>
   11d50:	mov	r2, #5
   11d54:	ldr	r1, [pc, #212]	; 11e30 <close@plt+0xf64>
   11d58:	mov	r0, r5
   11d5c:	bl	10cd4 <__dcgettext@plt>
   11d60:	mov	r1, r0
   11d64:	mov	r0, r4
   11d68:	bl	10df4 <fprintf@plt>
   11d6c:	mov	r2, #5
   11d70:	ldr	r1, [pc, #188]	; 11e34 <close@plt+0xf68>
   11d74:	mov	r0, r5
   11d78:	bl	10cd4 <__dcgettext@plt>
   11d7c:	mov	r1, r0
   11d80:	mov	r0, r4
   11d84:	bl	10df4 <fprintf@plt>
   11d88:	mov	r2, #5
   11d8c:	ldr	r1, [pc, #164]	; 11e38 <close@plt+0xf6c>
   11d90:	mov	r0, r5
   11d94:	bl	10cd4 <__dcgettext@plt>
   11d98:	ldr	r2, [pc, #156]	; 11e3c <close@plt+0xf70>
   11d9c:	mov	r1, r0
   11da0:	mov	r0, r4
   11da4:	bl	10df4 <fprintf@plt>
   11da8:	mov	r0, r7
   11dac:	bl	10ddc <exit@plt>
   11db0:	andeq	r0, r3, r0, lsl #30
   11db4:	andeq	ip, r1, ip, lsr #16
   11db8:	ldrdeq	r1, [r3], -r4
   11dbc:	andeq	ip, r1, r0, asr #16
   11dc0:	muleq	r1, r0, r8
   11dc4:	ldrdeq	ip, [r1], -r8
   11dc8:	andeq	ip, r1, r4, lsl #18
   11dcc:	andeq	ip, r1, ip, lsr #18
   11dd0:	andeq	ip, r1, r8, lsr r9
   11dd4:	andeq	ip, r1, r4, ror #18
   11dd8:	andeq	ip, r1, r4, lsr #19
   11ddc:	andeq	ip, r1, r0, asr #19
   11de0:	ldrdeq	ip, [r1], -r4
   11de4:	andeq	ip, r1, r8, lsl #20
   11de8:	andeq	ip, r1, r4, lsr #20
   11dec:	andeq	ip, r1, ip, asr sl
   11df0:	muleq	r1, ip, sl
   11df4:	ldrdeq	ip, [r1], -r4
   11df8:	strdeq	ip, [r1], -r4
   11dfc:	andeq	ip, r1, r4, lsr #22
   11e00:	andeq	ip, r1, r4, asr #22
   11e04:	andeq	ip, r1, r0, ror #22
   11e08:	muleq	r1, ip, fp
   11e0c:	ldrdeq	ip, [r1], -r0
   11e10:	strdeq	ip, [r1], -r4
   11e14:	andeq	ip, r1, r4, lsr ip
   11e18:	andeq	ip, r1, r4, ror ip
   11e1c:			; <UNDEFINED> instruction: 0x0001ccb8
   11e20:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   11e24:	andeq	ip, r1, r0, lsl #26
   11e28:	andeq	ip, r1, r4, lsr sp
   11e2c:	andeq	ip, r1, ip, ror #26
   11e30:	andeq	ip, r1, ip, lsl #27
   11e34:	andeq	ip, r1, ip, lsr #27
   11e38:	ldrdeq	ip, [r1], -r0
   11e3c:	andeq	ip, r1, r4, lsl #28
   11e40:	push	{r4, lr}
   11e44:	mov	r2, #3
   11e48:	ldr	r4, [pc, #76]	; 11e9c <close@plt+0xfd0>
   11e4c:	mov	r1, #1
   11e50:	ldr	r0, [pc, #72]	; 11ea0 <close@plt+0xfd4>
   11e54:	ldr	r3, [r4]
   11e58:	bl	10d70 <fwrite@plt>
   11e5c:	ldr	r3, [r4]
   11e60:	mov	r2, #33	; 0x21
   11e64:	mov	r1, #1
   11e68:	ldr	r0, [pc, #52]	; 11ea4 <close@plt+0xfd8>
   11e6c:	bl	10d70 <fwrite@plt>
   11e70:	ldr	r3, [r4]
   11e74:	mov	r2, #34	; 0x22
   11e78:	mov	r1, #1
   11e7c:	ldr	r0, [pc, #36]	; 11ea8 <close@plt+0xfdc>
   11e80:	bl	10d70 <fwrite@plt>
   11e84:	ldr	r3, [r4]
   11e88:	mov	r2, #5
   11e8c:	mov	r1, #1
   11e90:	ldr	r0, [pc, #20]	; 11eac <close@plt+0xfe0>
   11e94:	pop	{r4, lr}
   11e98:	b	10d70 <fwrite@plt>
   11e9c:	andeq	r1, r3, r8, ror #14
   11ea0:	andeq	ip, r1, r4, lsr #28
   11ea4:	andeq	ip, r1, r8, lsr #28
   11ea8:	andeq	ip, r1, ip, asr #28
   11eac:	andeq	ip, r1, r0, ror lr
   11eb0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11eb4:	mov	r8, r1
   11eb8:	mov	r4, r0
   11ebc:	bl	10de8 <strlen@plt>
   11ec0:	mov	r7, r0
   11ec4:	mov	r0, r8
   11ec8:	bl	10de8 <strlen@plt>
   11ecc:	mov	r9, r0
   11ed0:	add	r0, r7, r0
   11ed4:	add	r0, r0, #1
   11ed8:	bl	10da0 <malloc@plt>
   11edc:	subs	r6, r0, #0
   11ee0:	beq	11f24 <close@plt+0x1058>
   11ee4:	mov	r1, #46	; 0x2e
   11ee8:	mov	r0, r4
   11eec:	bl	10e6c <strrchr@plt>
   11ef0:	add	r2, r7, #1
   11ef4:	mov	r1, r4
   11ef8:	subs	r5, r0, #0
   11efc:	addeq	r5, r4, r7
   11f00:	mov	r0, r6
   11f04:	bl	10cf8 <memcpy@plt>
   11f08:	sub	r0, r5, r4
   11f0c:	add	r0, r6, r0
   11f10:	add	r2, r9, #1
   11f14:	mov	r1, r8
   11f18:	bl	10cf8 <memcpy@plt>
   11f1c:	mov	r0, r6
   11f20:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11f24:	bl	10ec0 <abort@plt>
   11f28:	push	{r4, r5, lr}
   11f2c:	sub	sp, sp, #12
   11f30:	ldr	r4, [pc, #220]	; 12014 <close@plt+0x1148>
   11f34:	ldr	r2, [pc, #220]	; 12018 <close@plt+0x114c>
   11f38:	ldr	r5, [pc, #220]	; 1201c <close@plt+0x1150>
   11f3c:	ldr	r3, [r4]
   11f40:	ldr	r0, [r2]
   11f44:	str	r3, [sp, #4]
   11f48:	bl	10e3c <fclose@plt>
   11f4c:	ldr	r0, [r5, #4]
   11f50:	mov	r2, #0
   11f54:	mov	r1, sp
   11f58:	bl	10d88 <waitpid@plt>
   11f5c:	cmp	r0, #0
   11f60:	blt	11fd4 <close@plt+0x1108>
   11f64:	ldr	r2, [sp]
   11f68:	and	r3, r2, #127	; 0x7f
   11f6c:	add	r3, r3, #1
   11f70:	sxtb	r3, r3
   11f74:	cmp	r3, #1
   11f78:	bgt	11fa0 <close@plt+0x10d4>
   11f7c:	asr	r2, r2, #8
   11f80:	tst	r2, #255	; 0xff
   11f84:	bne	11fe4 <close@plt+0x1118>
   11f88:	ldr	r2, [sp, #4]
   11f8c:	ldr	r3, [r4]
   11f90:	cmp	r2, r3
   11f94:	bne	11fe0 <close@plt+0x1114>
   11f98:	add	sp, sp, #12
   11f9c:	pop	{r4, r5, pc}
   11fa0:	ldr	r3, [pc, #120]	; 12020 <close@plt+0x1154>
   11fa4:	mov	r2, #5
   11fa8:	ldr	r1, [pc, #116]	; 12024 <close@plt+0x1158>
   11fac:	ldr	r0, [pc, #116]	; 12028 <close@plt+0x115c>
   11fb0:	ldr	r4, [r3]
   11fb4:	bl	10cd4 <__dcgettext@plt>
   11fb8:	ldr	r3, [sp]
   11fbc:	ldr	r2, [r5]
   11fc0:	and	r3, r3, #127	; 0x7f
   11fc4:	mov	r1, r0
   11fc8:	mov	r0, r4
   11fcc:	bl	10df4 <fprintf@plt>
   11fd0:	bl	17c50 <close@plt+0x6d84>
   11fd4:	ldr	r0, [pc, #80]	; 1202c <close@plt+0x1160>
   11fd8:	bl	10d64 <perror@plt>
   11fdc:	bl	17c50 <close@plt+0x6d84>
   11fe0:	bl	10d28 <__stack_chk_fail@plt>
   11fe4:	ldr	r3, [pc, #52]	; 12020 <close@plt+0x1154>
   11fe8:	mov	r2, #5
   11fec:	ldr	r1, [pc, #60]	; 12030 <close@plt+0x1164>
   11ff0:	ldr	r0, [pc, #48]	; 12028 <close@plt+0x115c>
   11ff4:	ldr	r4, [r3]
   11ff8:	bl	10cd4 <__dcgettext@plt>
   11ffc:	ldr	r2, [r5]
   12000:	ldrb	r3, [sp, #1]
   12004:	mov	r1, r0
   12008:	mov	r0, r4
   1200c:	bl	10df4 <fprintf@plt>
   12010:	b	11fd0 <close@plt+0x1104>
   12014:	strdeq	r0, [r3], -r8
   12018:	andeq	r1, r3, ip, ror #14
   1201c:	ldrdeq	r1, [r3], -r4
   12020:	andeq	r1, r3, r8, asr #3
   12024:	andeq	ip, r1, r0, lsl #29
   12028:	andeq	r0, r3, r0, lsl #30
   1202c:	andeq	ip, r1, r8, ror lr
   12030:	andeq	ip, r1, ip, lsr #29
   12034:	push	{r4, lr}
   12038:	bl	11eb0 <close@plt+0xfe4>
   1203c:	mov	r1, #0
   12040:	mov	r4, r0
   12044:	bl	10e30 <access@plt>
   12048:	cmn	r0, #1
   1204c:	beq	12058 <close@plt+0x118c>
   12050:	mov	r0, r4
   12054:	pop	{r4, pc}
   12058:	mov	r0, r4
   1205c:	bl	10ce0 <free@plt>
   12060:	ldr	r4, [pc]	; 12068 <close@plt+0x119c>
   12064:	b	12050 <close@plt+0x1184>
   12068:	andeq	r0, r2, r0, lsl #12
   1206c:	push	{r4, r5, r6, lr}
   12070:	mov	r4, r1
   12074:	ldr	r1, [r1]
   12078:	mov	r5, r0
   1207c:	cmp	r1, #0
   12080:	bne	12094 <close@plt+0x11c8>
   12084:	b	120ac <close@plt+0x11e0>
   12088:	ldr	r1, [r4, #4]!
   1208c:	cmp	r1, #0
   12090:	beq	120ac <close@plt+0x11e0>
   12094:	mov	r0, r5
   12098:	bl	10ca4 <strcmp@plt>
   1209c:	cmp	r0, #0
   120a0:	bne	12088 <close@plt+0x11bc>
   120a4:	mov	r0, #1
   120a8:	pop	{r4, r5, r6, pc}
   120ac:	ldr	r3, [pc, #40]	; 120dc <close@plt+0x1210>
   120b0:	mov	r2, #5
   120b4:	ldr	r1, [pc, #36]	; 120e0 <close@plt+0x1214>
   120b8:	ldr	r0, [pc, #36]	; 120e4 <close@plt+0x1218>
   120bc:	ldr	r4, [r3]
   120c0:	bl	10cd4 <__dcgettext@plt>
   120c4:	mov	r2, r5
   120c8:	mov	r1, r0
   120cc:	mov	r0, r4
   120d0:	bl	10df4 <fprintf@plt>
   120d4:	mov	r0, #0
   120d8:	pop	{r4, r5, r6, pc}
   120dc:	andeq	r1, r3, r8, asr #3
   120e0:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   120e4:	andeq	r0, r3, r0, lsl #30
   120e8:	ldr	r3, [pc, #36]	; 12114 <close@plt+0x1248>
   120ec:	push	{r4, lr}
   120f0:	mov	r2, #5
   120f4:	ldr	r1, [pc, #28]	; 12118 <close@plt+0x124c>
   120f8:	ldr	r0, [pc, #28]	; 1211c <close@plt+0x1250>
   120fc:	ldr	r4, [r3]
   12100:	bl	10cd4 <__dcgettext@plt>
   12104:	mov	r1, r0
   12108:	mov	r0, r4
   1210c:	bl	10df4 <fprintf@plt>
   12110:	bl	17c50 <close@plt+0x6d84>
   12114:	andeq	r1, r3, r8, asr #3
   12118:	strdeq	ip, [r1], -r4
   1211c:	andeq	r0, r3, r0, lsl #30
   12120:	push	{r4, r5, r6, r7, r8, lr}
   12124:	subs	r6, r0, #0
   12128:	ldr	r5, [pc, #520]	; 12338 <close@plt+0x146c>
   1212c:	ldr	r8, [pc, #520]	; 1233c <close@plt+0x1470>
   12130:	sub	sp, sp, #120	; 0x78
   12134:	ldr	r3, [pc, #516]	; 12340 <close@plt+0x1474>
   12138:	ldr	r2, [r5]
   1213c:	movne	r3, r6
   12140:	add	r0, sp, #108	; 0x6c
   12144:	mov	r7, r1
   12148:	str	r3, [r8]
   1214c:	str	r2, [sp, #116]	; 0x74
   12150:	bl	10e48 <pipe@plt>
   12154:	cmp	r0, #0
   12158:	bne	122d8 <close@plt+0x140c>
   1215c:	bl	10e60 <fork@plt>
   12160:	ldr	r4, [pc, #476]	; 12344 <close@plt+0x1478>
   12164:	cmn	r0, #1
   12168:	str	r0, [r4, #4]
   1216c:	beq	122c8 <close@plt+0x13fc>
   12170:	cmp	r0, #0
   12174:	bne	12258 <close@plt+0x138c>
   12178:	ldr	r5, [pc, #456]	; 12348 <close@plt+0x147c>
   1217c:	mov	r2, sp
   12180:	mov	r0, #3
   12184:	ldr	r1, [r5]
   12188:	bl	10e9c <__xstat64@plt>
   1218c:	cmp	r0, #0
   12190:	beq	121a8 <close@plt+0x12dc>
   12194:	ldr	r3, [r4, #8]
   12198:	cmp	r3, #0
   1219c:	ldreq	r3, [pc, #424]	; 1234c <close@plt+0x1480>
   121a0:	streq	r3, [r5]
   121a4:	bne	1230c <close@plt+0x1440>
   121a8:	ldm	r5, {r1, r3}
   121ac:	ldr	r2, [pc, #412]	; 12350 <close@plt+0x1484>
   121b0:	cmp	r3, #19
   121b4:	str	r1, [r4, #12]
   121b8:	str	r2, [r4, #16]
   121bc:	bgt	122c4 <close@plt+0x13f8>
   121c0:	add	r1, r4, r3, lsl #2
   121c4:	add	r2, r3, #1
   121c8:	cmp	r6, #0
   121cc:	str	r7, [r1, #12]
   121d0:	str	r2, [r5, #4]
   121d4:	beq	121f0 <close@plt+0x1324>
   121d8:	cmp	r2, #20
   121dc:	beq	122c4 <close@plt+0x13f8>
   121e0:	add	r2, r4, r2, lsl #2
   121e4:	add	r3, r3, #2
   121e8:	str	r6, [r2, #12]
   121ec:	str	r3, [r5, #4]
   121f0:	ldr	r3, [r5, #4]
   121f4:	cmp	r3, #19
   121f8:	bgt	122c4 <close@plt+0x13f8>
   121fc:	add	r2, r4, r3, lsl #2
   12200:	mov	r1, #0
   12204:	add	r3, r3, #1
   12208:	mov	r0, #1
   1220c:	str	r3, [r5, #4]
   12210:	str	r1, [r2, #12]
   12214:	bl	10ecc <close@plt>
   12218:	mov	r1, #1
   1221c:	ldr	r0, [sp, #112]	; 0x70
   12220:	bl	10d40 <dup2@plt>
   12224:	ldr	r0, [sp, #108]	; 0x6c
   12228:	bl	10ecc <close@plt>
   1222c:	ldr	r1, [pc, #288]	; 12354 <close@plt+0x1488>
   12230:	ldr	r0, [r4, #12]
   12234:	bl	10d04 <execvp@plt>
   12238:	bl	10e00 <__errno_location@plt>
   1223c:	ldr	r3, [r0]
   12240:	cmp	r3, #2
   12244:	beq	12294 <close@plt+0x13c8>
   12248:	ldr	r0, [pc, #264]	; 12358 <close@plt+0x148c>
   1224c:	bl	10d64 <perror@plt>
   12250:	mov	r0, #1
   12254:	bl	10ddc <exit@plt>
   12258:	ldr	r0, [sp, #112]	; 0x70
   1225c:	bl	10ecc <close@plt>
   12260:	ldr	r1, [pc, #244]	; 1235c <close@plt+0x1490>
   12264:	ldr	r0, [sp, #108]	; 0x6c
   12268:	bl	10c98 <fdopen@plt>
   1226c:	ldr	r3, [pc, #236]	; 12360 <close@plt+0x1494>
   12270:	cmp	r0, #0
   12274:	str	r0, [r3]
   12278:	beq	122e8 <close@plt+0x141c>
   1227c:	ldr	r2, [sp, #116]	; 0x74
   12280:	ldr	r3, [r5]
   12284:	cmp	r2, r3
   12288:	bne	12308 <close@plt+0x143c>
   1228c:	add	sp, sp, #120	; 0x78
   12290:	pop	{r4, r5, r6, r7, r8, pc}
   12294:	ldr	r3, [pc, #200]	; 12364 <close@plt+0x1498>
   12298:	mov	r2, #5
   1229c:	ldr	r1, [pc, #196]	; 12368 <close@plt+0x149c>
   122a0:	ldr	r0, [pc, #196]	; 1236c <close@plt+0x14a0>
   122a4:	ldr	r4, [r3]
   122a8:	bl	10cd4 <__dcgettext@plt>
   122ac:	ldr	r2, [r5]
   122b0:	mov	r1, r0
   122b4:	mov	r0, r4
   122b8:	bl	10df4 <fprintf@plt>
   122bc:	mov	r0, #1
   122c0:	bl	10ddc <exit@plt>
   122c4:	bl	120e8 <close@plt+0x121c>
   122c8:	ldr	r0, [pc, #160]	; 12370 <close@plt+0x14a4>
   122cc:	bl	10d64 <perror@plt>
   122d0:	mov	r0, #1
   122d4:	bl	10ddc <exit@plt>
   122d8:	ldr	r0, [pc, #148]	; 12374 <close@plt+0x14a8>
   122dc:	bl	10d64 <perror@plt>
   122e0:	mov	r0, #1
   122e4:	bl	10ddc <exit@plt>
   122e8:	ldr	r3, [pc, #116]	; 12364 <close@plt+0x1498>
   122ec:	ldr	r2, [r4]
   122f0:	ldr	r1, [pc, #128]	; 12378 <close@plt+0x14ac>
   122f4:	ldr	r0, [r3]
   122f8:	bl	10df4 <fprintf@plt>
   122fc:	ldr	r0, [r8]
   12300:	bl	10d64 <perror@plt>
   12304:	bl	17c50 <close@plt+0x6d84>
   12308:	bl	10d28 <__stack_chk_fail@plt>
   1230c:	ldr	r3, [pc, #80]	; 12364 <close@plt+0x1498>
   12310:	mov	r2, #5
   12314:	ldr	r1, [pc, #76]	; 12368 <close@plt+0x149c>
   12318:	ldr	r0, [pc, #76]	; 1236c <close@plt+0x14a0>
   1231c:	ldr	r4, [r3]
   12320:	bl	10cd4 <__dcgettext@plt>
   12324:	ldr	r2, [r5]
   12328:	mov	r1, r0
   1232c:	mov	r0, r4
   12330:	bl	10df4 <fprintf@plt>
   12334:	bl	17c50 <close@plt+0x6d84>
   12338:	strdeq	r0, [r3], -r8
   1233c:	andeq	r1, r3, r4, asr #14
   12340:	andeq	ip, r1, r0, lsl pc
   12344:	ldrdeq	r1, [r3], -r4
   12348:	ldrdeq	r1, [r3], -r8
   1234c:	andeq	ip, r1, r0, asr #30
   12350:	muleq	r1, ip, sl
   12354:	andeq	r1, r3, r0, ror #3
   12358:	andeq	ip, r1, r4, asr #30
   1235c:	andeq	lr, r1, r4, asr #13
   12360:	andeq	r1, r3, ip, ror #14
   12364:	andeq	r1, r3, r8, asr #3
   12368:	andeq	ip, r1, r0, lsr #30
   1236c:	andeq	r0, r3, r0, lsl #30
   12370:	andeq	ip, r1, ip, asr #30
   12374:	andeq	ip, r1, r8, lsl pc
   12378:	andeq	ip, r1, r4, asr pc
   1237c:	push	{r4, r5, r6, lr}
   12380:	sub	sp, sp, #112	; 0x70
   12384:	ldr	r4, [pc, #156]	; 12428 <close@plt+0x155c>
   12388:	subs	r6, r0, #0
   1238c:	mov	r5, r1
   12390:	ldr	r3, [r4]
   12394:	str	r3, [sp, #108]	; 0x6c
   12398:	beq	123b4 <close@plt+0x14e8>
   1239c:	mov	r2, sp
   123a0:	mov	r1, r6
   123a4:	mov	r0, #3
   123a8:	bl	10e9c <__xstat64@plt>
   123ac:	cmp	r0, #0
   123b0:	blt	1241c <close@plt+0x1550>
   123b4:	cmp	r5, #0
   123b8:	beq	123d4 <close@plt+0x1508>
   123bc:	mov	r2, sp
   123c0:	mov	r1, r5
   123c4:	mov	r0, #3
   123c8:	bl	10e9c <__xstat64@plt>
   123cc:	cmp	r0, #0
   123d0:	bge	123f0 <close@plt+0x1524>
   123d4:	ldr	r2, [sp, #108]	; 0x6c
   123d8:	ldr	r3, [r4]
   123dc:	cmp	r2, r3
   123e0:	bne	123ec <close@plt+0x1520>
   123e4:	add	sp, sp, #112	; 0x70
   123e8:	pop	{r4, r5, r6, pc}
   123ec:	bl	10d28 <__stack_chk_fail@plt>
   123f0:	ldr	r3, [pc, #52]	; 1242c <close@plt+0x1560>
   123f4:	mov	r2, #5
   123f8:	ldr	r1, [pc, #48]	; 12430 <close@plt+0x1564>
   123fc:	ldr	r0, [pc, #48]	; 12434 <close@plt+0x1568>
   12400:	ldr	r4, [r3]
   12404:	bl	10cd4 <__dcgettext@plt>
   12408:	mov	r2, r5
   1240c:	mov	r1, r0
   12410:	mov	r0, r4
   12414:	bl	10df4 <fprintf@plt>
   12418:	bl	17c50 <close@plt+0x6d84>
   1241c:	mov	r0, r6
   12420:	bl	10d64 <perror@plt>
   12424:	bl	17c50 <close@plt+0x6d84>
   12428:	strdeq	r0, [r3], -r8
   1242c:	andeq	r1, r3, r8, asr #3
   12430:	andeq	ip, r1, ip, asr pc
   12434:	andeq	r0, r3, r0, lsl #30
   12438:	push	{r4, r5, r6, lr}
   1243c:	subs	r4, r1, #0
   12440:	beq	1248c <close@plt+0x15c0>
   12444:	cmp	r0, #0
   12448:	mov	r5, r0
   1244c:	beq	12464 <close@plt+0x1598>
   12450:	mov	r1, r0
   12454:	mov	r0, r4
   12458:	bl	178bc <close@plt+0x69f0>
   1245c:	cmp	r0, #0
   12460:	bne	124d4 <close@plt+0x1608>
   12464:	ldr	r1, [pc, #156]	; 12508 <close@plt+0x163c>
   12468:	mov	r0, r4
   1246c:	bl	10cc8 <fopen@plt>
   12470:	ldr	r3, [pc, #148]	; 1250c <close@plt+0x1640>
   12474:	cmp	r0, #0
   12478:	str	r0, [r3]
   1247c:	beq	124a0 <close@plt+0x15d4>
   12480:	mov	r0, r4
   12484:	pop	{r4, r5, r6, lr}
   12488:	b	17ddc <error@@Base+0x148>
   1248c:	ldr	r2, [pc, #124]	; 12510 <close@plt+0x1644>
   12490:	ldr	r3, [pc, #116]	; 1250c <close@plt+0x1640>
   12494:	ldr	r2, [r2]
   12498:	str	r2, [r3]
   1249c:	pop	{r4, r5, r6, pc}
   124a0:	ldr	r3, [pc, #108]	; 12514 <close@plt+0x1648>
   124a4:	mov	r2, #5
   124a8:	ldr	r1, [pc, #104]	; 12518 <close@plt+0x164c>
   124ac:	ldr	r0, [pc, #104]	; 1251c <close@plt+0x1650>
   124b0:	ldr	r5, [r3]
   124b4:	bl	10cd4 <__dcgettext@plt>
   124b8:	ldr	r2, [pc, #96]	; 12520 <close@plt+0x1654>
   124bc:	mov	r3, r4
   124c0:	ldr	r2, [r2]
   124c4:	mov	r1, r0
   124c8:	mov	r0, r5
   124cc:	bl	10df4 <fprintf@plt>
   124d0:	bl	17c50 <close@plt+0x6d84>
   124d4:	ldr	r3, [pc, #56]	; 12514 <close@plt+0x1648>
   124d8:	mov	r2, #5
   124dc:	ldr	r1, [pc, #64]	; 12524 <close@plt+0x1658>
   124e0:	ldr	r0, [pc, #52]	; 1251c <close@plt+0x1650>
   124e4:	ldr	r4, [r3]
   124e8:	bl	10cd4 <__dcgettext@plt>
   124ec:	ldr	r2, [pc, #44]	; 12520 <close@plt+0x1654>
   124f0:	mov	r3, r5
   124f4:	ldr	r2, [r2]
   124f8:	mov	r1, r0
   124fc:	mov	r0, r4
   12500:	bl	10df4 <fprintf@plt>
   12504:	bl	17c50 <close@plt+0x6d84>
   12508:			; <UNDEFINED> instruction: 0x0001cfb0
   1250c:	andeq	r1, r3, r8, ror #14
   12510:	andeq	r1, r3, ip, asr #3
   12514:	andeq	r1, r3, r8, asr #3
   12518:			; <UNDEFINED> instruction: 0x0001cfb4
   1251c:	andeq	r0, r3, r0, lsl #30
   12520:	ldrdeq	r1, [r3], -r4
   12524:	muleq	r1, r0, pc	; <UNPREDICTABLE>
   12528:	ldr	r3, [pc, #80]	; 12580 <close@plt+0x16b4>
   1252c:	push	{r4, r5, r6, lr}
   12530:	mov	r4, r0
   12534:	ldr	r0, [r3]
   12538:	bl	10e3c <fclose@plt>
   1253c:	cmn	r0, #1
   12540:	popne	{r4, r5, r6, pc}
   12544:	ldr	r3, [pc, #56]	; 12584 <close@plt+0x16b8>
   12548:	mov	r2, #5
   1254c:	ldr	r1, [pc, #52]	; 12588 <close@plt+0x16bc>
   12550:	ldr	r0, [pc, #52]	; 1258c <close@plt+0x16c0>
   12554:	ldr	r5, [r3]
   12558:	bl	10cd4 <__dcgettext@plt>
   1255c:	ldr	r2, [pc, #44]	; 12590 <close@plt+0x16c4>
   12560:	cmp	r4, #0
   12564:	ldr	r3, [pc, #40]	; 12594 <close@plt+0x16c8>
   12568:	ldr	r2, [r2]
   1256c:	movne	r3, r4
   12570:	mov	r1, r0
   12574:	mov	r0, r5
   12578:	bl	10df4 <fprintf@plt>
   1257c:	bl	17c50 <close@plt+0x6d84>
   12580:	andeq	r1, r3, r8, ror #14
   12584:	andeq	r1, r3, r8, asr #3
   12588:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1258c:	andeq	r0, r3, r0, lsl #30
   12590:	ldrdeq	r1, [r3], -r4
   12594:	ldrdeq	ip, [r1], -r0
   12598:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1259c:	sub	sp, sp, #44	; 0x2c
   125a0:	mov	r5, r0
   125a4:	str	r1, [sp, #36]	; 0x24
   125a8:	ldr	r0, [r0]
   125ac:	ldr	r1, [pc, #1044]	; 129c8 <close@plt+0x1afc>
   125b0:	bl	12034 <close@plt+0x1168>
   125b4:	ldr	r1, [pc, #1040]	; 129cc <close@plt+0x1b00>
   125b8:	mov	sl, r0
   125bc:	ldr	r0, [r5]
   125c0:	bl	12034 <close@plt+0x1168>
   125c4:	ldr	r1, [pc, #1028]	; 129d0 <close@plt+0x1b04>
   125c8:	mov	fp, r0
   125cc:	ldr	r0, [r5]
   125d0:	bl	12034 <close@plt+0x1168>
   125d4:	ldr	r1, [pc, #1016]	; 129d4 <close@plt+0x1b08>
   125d8:	mov	r9, r0
   125dc:	ldr	r0, [r5]
   125e0:	bl	12034 <close@plt+0x1168>
   125e4:	ldr	r3, [pc, #1004]	; 129d8 <close@plt+0x1b0c>
   125e8:	ldr	r3, [r3, #92]	; 0x5c
   125ec:	cmp	r3, #0
   125f0:	str	r0, [sp, #20]
   125f4:	bne	12904 <close@plt+0x1a38>
   125f8:	ldr	r1, [pc, #988]	; 129dc <close@plt+0x1b10>
   125fc:	ldr	r0, [r5]
   12600:	bl	11eb0 <close@plt+0xfe4>
   12604:	ldr	r1, [pc, #980]	; 129e0 <close@plt+0x1b14>
   12608:	ldr	r8, [pc, #980]	; 129e4 <close@plt+0x1b18>
   1260c:	mov	r6, r8
   12610:	str	r0, [sp, #28]
   12614:	ldr	r0, [r5]
   12618:	bl	11eb0 <close@plt+0xfe4>
   1261c:	ldr	r3, [sp, #36]	; 0x24
   12620:	str	r8, [sp, #24]
   12624:	ldr	r7, [r3]
   12628:	str	r0, [sp, #32]
   1262c:	ldr	r4, [pc, #948]	; 129e8 <close@plt+0x1b1c>
   12630:	mov	r1, r7
   12634:	mov	r0, #0
   12638:	bl	1237c <close@plt+0x14b0>
   1263c:	mov	r1, r7
   12640:	mov	r0, #0
   12644:	bl	12438 <close@plt+0x156c>
   12648:	ldr	r3, [r4]
   1264c:	mov	r2, #51	; 0x33
   12650:	mov	r1, #1
   12654:	ldr	r0, [pc, #912]	; 129ec <close@plt+0x1b20>
   12658:	bl	10d70 <fwrite@plt>
   1265c:	ldr	r3, [r4]
   12660:	mov	r2, #15
   12664:	mov	r1, #1
   12668:	ldr	r0, [pc, #896]	; 129f0 <close@plt+0x1b24>
   1266c:	bl	10d70 <fwrite@plt>
   12670:	ldr	r3, [sp, #28]
   12674:	ldr	r2, [sp, #32]
   12678:	ldr	r1, [pc, #884]	; 129f4 <close@plt+0x1b28>
   1267c:	ldr	r0, [r4]
   12680:	bl	10df4 <fprintf@plt>
   12684:	ldr	r3, [r4]
   12688:	mov	r2, #36	; 0x24
   1268c:	mov	r1, #1
   12690:	ldr	r0, [pc, #864]	; 129f8 <close@plt+0x1b2c>
   12694:	bl	10d70 <fwrite@plt>
   12698:	ldr	r3, [r4]
   1269c:	mov	r2, #34	; 0x22
   126a0:	mov	r1, #1
   126a4:	ldr	r0, [pc, #848]	; 129fc <close@plt+0x1b30>
   126a8:	bl	10d70 <fwrite@plt>
   126ac:	ldr	r2, [r5]
   126b0:	ldr	r1, [pc, #840]	; 12a00 <close@plt+0x1b34>
   126b4:	ldr	r0, [r4]
   126b8:	bl	10df4 <fprintf@plt>
   126bc:	ldr	r5, [sp, #24]
   126c0:	str	r9, [sp]
   126c4:	mov	r3, r5
   126c8:	mov	r2, sl
   126cc:	ldr	r1, [pc, #816]	; 12a04 <close@plt+0x1b38>
   126d0:	ldr	r0, [r4]
   126d4:	bl	10df4 <fprintf@plt>
   126d8:	str	r9, [sp]
   126dc:	mov	r3, r8
   126e0:	mov	r2, fp
   126e4:	ldr	r1, [pc, #796]	; 12a08 <close@plt+0x1b3c>
   126e8:	ldr	r0, [r4]
   126ec:	bl	10df4 <fprintf@plt>
   126f0:	mov	r3, r9
   126f4:	ldr	r2, [sp, #20]
   126f8:	str	r5, [sp, #12]
   126fc:	str	r8, [sp, #8]
   12700:	str	sl, [sp, #4]
   12704:	str	fp, [sp]
   12708:	ldr	r1, [pc, #764]	; 12a0c <close@plt+0x1b40>
   1270c:	ldr	r0, [r4]
   12710:	bl	10df4 <fprintf@plt>
   12714:	ldr	r1, [pc, #756]	; 12a10 <close@plt+0x1b44>
   12718:	ldr	r0, [r4]
   1271c:	bl	10df4 <fprintf@plt>
   12720:	ldr	r1, [pc, #748]	; 12a14 <close@plt+0x1b48>
   12724:	ldr	r0, [r4]
   12728:	bl	10df4 <fprintf@plt>
   1272c:	mov	r2, #19
   12730:	mov	r1, #1
   12734:	ldr	r3, [r4]
   12738:	ldr	r0, [pc, #728]	; 12a18 <close@plt+0x1b4c>
   1273c:	bl	10d70 <fwrite@plt>
   12740:	ldr	r3, [pc, #724]	; 12a1c <close@plt+0x1b50>
   12744:	ldr	r3, [r3]
   12748:	cmp	r3, #0
   1274c:	movne	r2, #68	; 0x44
   12750:	movne	r1, #1
   12754:	moveq	r2, #31
   12758:	moveq	r1, #1
   1275c:	ldrne	r0, [pc, #700]	; 12a20 <close@plt+0x1b54>
   12760:	ldreq	r0, [pc, #700]	; 12a24 <close@plt+0x1b58>
   12764:	ldr	r3, [r4]
   12768:	bl	10d70 <fwrite@plt>
   1276c:	ldr	r3, [r4]
   12770:	mov	r2, #15
   12774:	mov	r1, #1
   12778:	ldr	r0, [pc, #680]	; 12a28 <close@plt+0x1b5c>
   1277c:	bl	10d70 <fwrite@plt>
   12780:	ldr	r3, [r4]
   12784:	mov	r2, #13
   12788:	mov	r1, #1
   1278c:	ldr	r0, [pc, #664]	; 12a2c <close@plt+0x1b60>
   12790:	bl	10d70 <fwrite@plt>
   12794:	ldr	r3, [r4]
   12798:	mov	r2, #27
   1279c:	mov	r1, #1
   127a0:	ldr	r0, [pc, #648]	; 12a30 <close@plt+0x1b64>
   127a4:	bl	10d70 <fwrite@plt>
   127a8:	ldr	r3, [r4]
   127ac:	mov	r2, #27
   127b0:	mov	r1, #1
   127b4:	ldr	r0, [pc, #632]	; 12a34 <close@plt+0x1b68>
   127b8:	bl	10d70 <fwrite@plt>
   127bc:	ldr	r3, [r4]
   127c0:	mov	r2, #37	; 0x25
   127c4:	mov	r1, #1
   127c8:	ldr	r0, [pc, #616]	; 12a38 <close@plt+0x1b6c>
   127cc:	bl	10d70 <fwrite@plt>
   127d0:	ldr	r3, [r4]
   127d4:	mov	r2, #74	; 0x4a
   127d8:	mov	r1, #1
   127dc:	ldr	r0, [pc, #600]	; 12a3c <close@plt+0x1b70>
   127e0:	bl	10d70 <fwrite@plt>
   127e4:	ldr	r3, [r4]
   127e8:	mov	r2, #70	; 0x46
   127ec:	mov	r1, #1
   127f0:	ldr	r0, [pc, #584]	; 12a40 <close@plt+0x1b74>
   127f4:	bl	10d70 <fwrite@plt>
   127f8:	ldr	r3, [r4]
   127fc:	mov	r2, #29
   12800:	mov	r1, #1
   12804:	ldr	r0, [pc, #568]	; 12a44 <close@plt+0x1b78>
   12808:	bl	10d70 <fwrite@plt>
   1280c:	ldr	r3, [r4]
   12810:	mov	r2, #52	; 0x34
   12814:	mov	r1, #1
   12818:	ldr	r0, [pc, #552]	; 12a48 <close@plt+0x1b7c>
   1281c:	bl	10d70 <fwrite@plt>
   12820:	ldr	r3, [r4]
   12824:	mov	r2, #28
   12828:	mov	r1, #1
   1282c:	ldr	r0, [pc, #536]	; 12a4c <close@plt+0x1b80>
   12830:	bl	10d70 <fwrite@plt>
   12834:	ldr	r3, [r4]
   12838:	mov	r2, #51	; 0x33
   1283c:	mov	r1, #1
   12840:	ldr	r0, [pc, #520]	; 12a50 <close@plt+0x1b84>
   12844:	bl	10d70 <fwrite@plt>
   12848:	ldr	r3, [r4]
   1284c:	mov	r2, #83	; 0x53
   12850:	mov	r1, #1
   12854:	ldr	r0, [pc, #504]	; 12a54 <close@plt+0x1b88>
   12858:	bl	10d70 <fwrite@plt>
   1285c:	mov	r0, r7
   12860:	bl	12528 <close@plt+0x165c>
   12864:	ldr	r0, [sp, #32]
   12868:	bl	10ce0 <free@plt>
   1286c:	ldr	r0, [sp, #28]
   12870:	bl	10ce0 <free@plt>
   12874:	ldr	r3, [sp, #24]
   12878:	cmp	r3, r6
   1287c:	beq	12888 <close@plt+0x19bc>
   12880:	mov	r0, r3
   12884:	bl	10ce0 <free@plt>
   12888:	cmp	r8, r6
   1288c:	beq	12898 <close@plt+0x19cc>
   12890:	mov	r0, r8
   12894:	bl	10ce0 <free@plt>
   12898:	ldr	r3, [sp, #36]	; 0x24
   1289c:	ldr	r3, [r3]
   128a0:	cmp	r7, r3
   128a4:	beq	128b0 <close@plt+0x19e4>
   128a8:	mov	r0, r7
   128ac:	bl	10ce0 <free@plt>
   128b0:	cmp	sl, r6
   128b4:	beq	128c0 <close@plt+0x19f4>
   128b8:	mov	r0, sl
   128bc:	bl	10ce0 <free@plt>
   128c0:	cmp	fp, r6
   128c4:	beq	128d0 <close@plt+0x1a04>
   128c8:	mov	r0, fp
   128cc:	bl	10ce0 <free@plt>
   128d0:	cmp	r9, r6
   128d4:	beq	128e0 <close@plt+0x1a14>
   128d8:	mov	r0, r9
   128dc:	bl	10ce0 <free@plt>
   128e0:	ldr	r3, [sp, #20]
   128e4:	cmp	r3, r6
   128e8:	beq	128fc <close@plt+0x1a30>
   128ec:	mov	r0, r3
   128f0:	add	sp, sp, #44	; 0x2c
   128f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   128f8:	b	10ce0 <free@plt>
   128fc:	add	sp, sp, #44	; 0x2c
   12900:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12904:	ldr	r1, [pc, #332]	; 12a58 <close@plt+0x1b8c>
   12908:	ldr	r0, [r5]
   1290c:	bl	11eb0 <close@plt+0xfe4>
   12910:	ldr	r1, [pc, #324]	; 12a5c <close@plt+0x1b90>
   12914:	str	r0, [sp, #24]
   12918:	ldr	r0, [r5]
   1291c:	bl	11eb0 <close@plt+0xfe4>
   12920:	ldr	r1, [pc, #180]	; 129dc <close@plt+0x1b10>
   12924:	mov	r8, r0
   12928:	ldr	r0, [r5]
   1292c:	bl	11eb0 <close@plt+0xfe4>
   12930:	ldr	r1, [pc, #168]	; 129e0 <close@plt+0x1b14>
   12934:	str	r0, [sp, #28]
   12938:	ldr	r0, [r5]
   1293c:	bl	11eb0 <close@plt+0xfe4>
   12940:	ldr	r4, [r5]
   12944:	str	r0, [sp, #32]
   12948:	mov	r0, r4
   1294c:	bl	10de8 <strlen@plt>
   12950:	add	r0, r0, #10
   12954:	bl	10da0 <malloc@plt>
   12958:	subs	r7, r0, #0
   1295c:	beq	129c4 <close@plt+0x1af8>
   12960:	mov	r1, #46	; 0x2e
   12964:	mov	r0, r4
   12968:	bl	10e6c <strrchr@plt>
   1296c:	ldr	r2, [pc, #236]	; 12a60 <close@plt+0x1b94>
   12970:	mov	r3, r7
   12974:	add	lr, r7, #9
   12978:	mov	ip, r0
   1297c:	cmp	r0, #0
   12980:	ldm	r2, {r0, r1, r2}
   12984:	stmia	r3!, {r0, r1}
   12988:	strh	r2, [r3]
   1298c:	beq	129b0 <close@plt+0x1ae4>
   12990:	sub	r2, ip, r4
   12994:	mov	r1, r4
   12998:	mov	r0, lr
   1299c:	bl	10e24 <stpncpy@plt>
   129a0:	mov	r3, #0
   129a4:	ldr	r6, [pc, #56]	; 129e4 <close@plt+0x1b18>
   129a8:	strb	r3, [r0]
   129ac:	b	1262c <close@plt+0x1760>
   129b0:	mov	r1, r4
   129b4:	mov	r0, lr
   129b8:	bl	10d94 <strcpy@plt>
   129bc:	ldr	r6, [pc, #32]	; 129e4 <close@plt+0x1b18>
   129c0:	b	1262c <close@plt+0x1760>
   129c4:	bl	10ec0 <abort@plt>
   129c8:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   129cc:	andeq	sp, r1, r4
   129d0:	andeq	sp, r1, ip
   129d4:	andeq	sp, r1, r4, lsl r0
   129d8:	ldrdeq	r1, [r3], -r4
   129dc:	andeq	sp, r1, r0, lsr r0
   129e0:	andeq	sp, r1, r8, lsr r0
   129e4:	andeq	r0, r2, r0, lsl #12
   129e8:	andeq	r1, r3, r8, ror #14
   129ec:	andeq	sp, r1, ip, asr #32
   129f0:	andeq	sp, r1, r0, lsl #1
   129f4:	muleq	r1, r0, r0
   129f8:	andeq	sp, r1, ip, lsr #1
   129fc:	ldrdeq	sp, [r1], -r4
   12a00:	strdeq	sp, [r1], -r8
   12a04:	andeq	sp, r1, ip, lsl #2
   12a08:	andeq	sp, r1, r8, lsr #2
   12a0c:	andeq	sp, r1, r4, asr #2
   12a10:	andeq	sp, r1, r4, ror #2
   12a14:	andeq	sp, r1, ip, lsr #3
   12a18:	strdeq	sp, [r1], -r4
   12a1c:	andeq	r1, r3, r8, lsr r3
   12a20:	andeq	sp, r1, r8, lsl #4
   12a24:	andeq	sp, r1, r0, asr r2
   12a28:	andeq	sp, r1, r0, ror r2
   12a2c:	andeq	sp, r1, r0, lsl #5
   12a30:	muleq	r1, r0, r2
   12a34:	andeq	sp, r1, ip, lsr #5
   12a38:	andeq	sp, r1, r8, asr #5
   12a3c:	strdeq	sp, [r1], -r0
   12a40:	andeq	sp, r1, ip, lsr r3
   12a44:	andeq	sp, r1, r4, lsl #7
   12a48:	andeq	sp, r1, r4, lsr #7
   12a4c:	ldrdeq	sp, [r1], -ip
   12a50:	strdeq	sp, [r1], -ip
   12a54:	andeq	sp, r1, r0, lsr r4
   12a58:	andeq	sp, r1, r8, lsl r0
   12a5c:	andeq	sp, r1, r4, lsr #32
   12a60:	andeq	sp, r1, r0, asr #32
   12a64:	push	{r4, r5, r6, r7, r8, lr}
   12a68:	mov	r4, r0
   12a6c:	mov	r6, r1
   12a70:	mov	r0, #1
   12a74:	ldr	r1, [pc, #300]	; 12ba8 <close@plt+0x1cdc>
   12a78:	mov	r5, r2
   12a7c:	bl	180ac <error@@Base+0x418>
   12a80:	ldr	r1, [pc, #292]	; 12bac <close@plt+0x1ce0>
   12a84:	mov	r0, #1
   12a88:	bl	180ac <error@@Base+0x418>
   12a8c:	ldr	r1, [pc, #284]	; 12bb0 <close@plt+0x1ce4>
   12a90:	mov	r0, #1
   12a94:	bl	180ac <error@@Base+0x418>
   12a98:	ldr	r1, [pc, #276]	; 12bb4 <close@plt+0x1ce8>
   12a9c:	mov	r0, #1
   12aa0:	bl	180ac <error@@Base+0x418>
   12aa4:	ldr	r1, [pc, #268]	; 12bb8 <close@plt+0x1cec>
   12aa8:	mov	r0, #1
   12aac:	bl	180ac <error@@Base+0x418>
   12ab0:	ldr	r1, [pc, #260]	; 12bbc <close@plt+0x1cf0>
   12ab4:	mov	r0, #1
   12ab8:	bl	180ac <error@@Base+0x418>
   12abc:	ldr	r1, [pc, #252]	; 12bc0 <close@plt+0x1cf4>
   12ac0:	mov	r0, #1
   12ac4:	bl	180ac <error@@Base+0x418>
   12ac8:	mov	r0, r4
   12acc:	ldr	r1, [pc, #240]	; 12bc4 <close@plt+0x1cf8>
   12ad0:	bl	12120 <close@plt+0x1254>
   12ad4:	cmp	r6, #0
   12ad8:	bne	12b78 <close@plt+0x1cac>
   12adc:	mov	r1, r5
   12ae0:	mov	r0, r4
   12ae4:	bl	12438 <close@plt+0x156c>
   12ae8:	bl	11e40 <close@plt+0xf74>
   12aec:	cmp	r4, #0
   12af0:	beq	12b28 <close@plt+0x1c5c>
   12af4:	mov	r0, r4
   12af8:	ldr	r1, [pc, #200]	; 12bc8 <close@plt+0x1cfc>
   12afc:	bl	11eb0 <close@plt+0xfe4>
   12b00:	subs	r7, r0, #0
   12b04:	beq	12b28 <close@plt+0x1c5c>
   12b08:	ldr	r4, [pc, #188]	; 12bcc <close@plt+0x1d00>
   12b0c:	mov	r2, r7
   12b10:	ldr	r1, [pc, #184]	; 12bd0 <close@plt+0x1d04>
   12b14:	ldr	r0, [r4]
   12b18:	bl	10df4 <fprintf@plt>
   12b1c:	mov	r0, r7
   12b20:	bl	10ce0 <free@plt>
   12b24:	b	12b40 <close@plt+0x1c74>
   12b28:	ldr	r4, [pc, #156]	; 12bcc <close@plt+0x1d00>
   12b2c:	mov	r2, #21
   12b30:	mov	r1, #1
   12b34:	ldr	r3, [r4]
   12b38:	ldr	r0, [pc, #148]	; 12bd4 <close@plt+0x1d08>
   12b3c:	bl	10d70 <fwrite@plt>
   12b40:	ldr	r0, [r4]
   12b44:	bl	10d10 <ftell@plt>
   12b48:	mov	r7, r0
   12b4c:	b	12b54 <close@plt+0x1c88>
   12b50:	bl	153dc <close@plt+0x4510>
   12b54:	bl	1655c <close@plt+0x5690>
   12b58:	cmp	r0, #0
   12b5c:	bne	12b50 <close@plt+0x1c84>
   12b60:	cmp	r6, #0
   12b64:	bne	12b8c <close@plt+0x1cc0>
   12b68:	bl	11f28 <close@plt+0x105c>
   12b6c:	mov	r0, r5
   12b70:	pop	{r4, r5, r6, r7, r8, lr}
   12b74:	b	12528 <close@plt+0x165c>
   12b78:	mov	r1, r5
   12b7c:	mov	r0, r4
   12b80:	bl	11eb0 <close@plt+0xfe4>
   12b84:	mov	r5, r0
   12b88:	b	12adc <close@plt+0x1c10>
   12b8c:	ldr	r0, [r4]
   12b90:	bl	10d10 <ftell@plt>
   12b94:	cmp	r7, r0
   12b98:	bne	12b68 <close@plt+0x1c9c>
   12b9c:	mov	r0, r5
   12ba0:	bl	10d34 <unlink@plt>
   12ba4:	b	12b68 <close@plt+0x1c9c>
   12ba8:	andeq	sp, r1, r4, lsl #9
   12bac:	andeq	sp, r1, r8, lsl #9
   12bb0:	muleq	r1, r0, r4
   12bb4:	muleq	r1, r8, r4
   12bb8:	andeq	sp, r1, r0, lsr #9
   12bbc:	andeq	sp, r1, r8, lsr #9
   12bc0:			; <UNDEFINED> instruction: 0x0001d4b0
   12bc4:			; <UNDEFINED> instruction: 0x0001d4b8
   12bc8:	andeq	sp, r1, r4, lsl r0
   12bcc:	andeq	r1, r3, r8, ror #14
   12bd0:	andeq	sp, r1, r4, asr #9
   12bd4:	ldrdeq	sp, [r1], -r4
   12bd8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12bdc:	mov	r9, r1
   12be0:	sub	sp, sp, #12
   12be4:	ldr	r1, [pc, #952]	; 12fa4 <close@plt+0x20d8>
   12be8:	mov	r7, r2
   12bec:	mov	r4, r0
   12bf0:	bl	12120 <close@plt+0x1254>
   12bf4:	cmp	r9, #0
   12bf8:	bne	12e68 <close@plt+0x1f9c>
   12bfc:	mov	r1, r7
   12c00:	mov	r0, r4
   12c04:	bl	12438 <close@plt+0x156c>
   12c08:	bl	11e40 <close@plt+0xf74>
   12c0c:	cmp	r4, #0
   12c10:	beq	12ef0 <close@plt+0x2024>
   12c14:	cmp	r7, #0
   12c18:	movne	r4, r7
   12c1c:	mov	r0, r4
   12c20:	mov	r1, #47	; 0x2f
   12c24:	bl	10e6c <strrchr@plt>
   12c28:	cmp	r0, #0
   12c2c:	addne	r4, r0, #1
   12c30:	mov	r0, r4
   12c34:	ldr	r1, [pc, #876]	; 12fa8 <close@plt+0x20dc>
   12c38:	bl	11eb0 <close@plt+0xfe4>
   12c3c:	ldrb	r4, [r0]
   12c40:	mov	r5, r0
   12c44:	cmp	r4, #0
   12c48:	beq	12c8c <close@plt+0x1dc0>
   12c4c:	bl	10dd0 <__ctype_b_loc@plt>
   12c50:	mov	r6, r5
   12c54:	mov	r8, r0
   12c58:	sxth	r4, r4
   12c5c:	ldr	r2, [r8]
   12c60:	lsl	r3, r4, #1
   12c64:	ldrh	r3, [r2, r3]
   12c68:	tst	r3, #512	; 0x200
   12c6c:	beq	12c80 <close@plt+0x1db4>
   12c70:	bl	10db8 <__ctype_toupper_loc@plt>
   12c74:	ldr	r3, [r0]
   12c78:	ldr	r3, [r3, r4, lsl #2]
   12c7c:	strb	r3, [r6]
   12c80:	ldrb	r4, [r6, #1]!
   12c84:	cmp	r4, #0
   12c88:	bne	12c58 <close@plt+0x1d8c>
   12c8c:	ldr	r4, [pc, #792]	; 12fac <close@plt+0x20e0>
   12c90:	mov	r3, r5
   12c94:	mov	r2, r5
   12c98:	ldr	r1, [pc, #784]	; 12fb0 <close@plt+0x20e4>
   12c9c:	ldr	r0, [r4]
   12ca0:	bl	10df4 <fprintf@plt>
   12ca4:	ldr	r3, [r4]
   12ca8:	mov	r2, #22
   12cac:	mov	r1, #1
   12cb0:	ldr	r0, [pc, #764]	; 12fb4 <close@plt+0x20e8>
   12cb4:	bl	10d70 <fwrite@plt>
   12cb8:	ldr	r3, [pc, #760]	; 12fb8 <close@plt+0x20ec>
   12cbc:	ldr	r3, [r3]
   12cc0:	cmp	r3, #0
   12cc4:	bne	12e50 <close@plt+0x1f84>
   12cc8:	ldr	r8, [pc, #748]	; 12fbc <close@plt+0x20f0>
   12ccc:	ldr	r3, [r8, #8]
   12cd0:	cmp	r3, #0
   12cd4:	beq	12ce8 <close@plt+0x1e1c>
   12cd8:	ldr	r3, [pc, #736]	; 12fc0 <close@plt+0x20f4>
   12cdc:	ldr	r3, [r3]
   12ce0:	cmp	r3, #0
   12ce4:	beq	12f44 <close@plt+0x2078>
   12ce8:	ldr	r0, [r4]
   12cec:	bl	10d10 <ftell@plt>
   12cf0:	str	r0, [sp, #4]
   12cf4:	b	12cfc <close@plt+0x1e30>
   12cf8:	bl	1445c <close@plt+0x3590>
   12cfc:	bl	1655c <close@plt+0x5690>
   12d00:	cmp	r0, #0
   12d04:	bne	12cf8 <close@plt+0x1e2c>
   12d08:	ldr	r3, [pc, #692]	; 12fc4 <close@plt+0x20f8>
   12d0c:	ldr	r6, [r3]
   12d10:	cmp	r6, #0
   12d14:	beq	12d2c <close@plt+0x1e60>
   12d18:	ldr	r0, [r6]
   12d1c:	bl	14a34 <close@plt+0x3b68>
   12d20:	ldr	r6, [r6, #4]
   12d24:	cmp	r6, #0
   12d28:	bne	12d18 <close@plt+0x1e4c>
   12d2c:	ldr	sl, [pc, #660]	; 12fc8 <close@plt+0x20fc>
   12d30:	ldr	r3, [sl]
   12d34:	cmp	r3, #0
   12d38:	beq	12dd4 <close@plt+0x1f08>
   12d3c:	ldr	r3, [r4]
   12d40:	mov	r2, #25
   12d44:	mov	r1, #1
   12d48:	ldr	r0, [pc, #636]	; 12fcc <close@plt+0x2100>
   12d4c:	bl	10d70 <fwrite@plt>
   12d50:	ldr	r3, [pc, #616]	; 12fc0 <close@plt+0x20f4>
   12d54:	ldr	r3, [r3]
   12d58:	cmp	r3, #0
   12d5c:	bne	12f04 <close@plt+0x2038>
   12d60:	ldr	r3, [r8, #8]
   12d64:	cmp	r3, #0
   12d68:	beq	12e28 <close@plt+0x1f5c>
   12d6c:	mov	r6, #1
   12d70:	cmp	r6, #1
   12d74:	ldr	r3, [r4]
   12d78:	beq	12f84 <close@plt+0x20b8>
   12d7c:	mov	r2, #19
   12d80:	mov	r1, #1
   12d84:	ldr	r0, [pc, #580]	; 12fd0 <close@plt+0x2104>
   12d88:	bl	10d70 <fwrite@plt>
   12d8c:	ldr	fp, [sl]
   12d90:	cmp	fp, #0
   12d94:	beq	12db0 <close@plt+0x1ee4>
   12d98:	ldrd	r0, [fp]
   12d9c:	mov	r2, r6
   12da0:	bl	13b98 <close@plt+0x2ccc>
   12da4:	ldr	fp, [fp, #8]
   12da8:	cmp	fp, #0
   12dac:	bne	12d98 <close@plt+0x1ecc>
   12db0:	cmp	r6, #2
   12db4:	beq	12dc0 <close@plt+0x1ef4>
   12db8:	add	r6, r6, #1
   12dbc:	b	12d70 <close@plt+0x1ea4>
   12dc0:	ldr	r3, [r4]
   12dc4:	mov	r2, #20
   12dc8:	mov	r1, #1
   12dcc:	ldr	r0, [pc, #512]	; 12fd4 <close@plt+0x2108>
   12dd0:	bl	10d70 <fwrite@plt>
   12dd4:	cmp	r9, #0
   12dd8:	ldr	r0, [r4]
   12ddc:	bne	12ec0 <close@plt+0x1ff4>
   12de0:	ldr	r3, [pc, #496]	; 12fd8 <close@plt+0x210c>
   12de4:	ldr	r3, [r3]
   12de8:	cmp	r3, #0
   12dec:	bne	12ee0 <close@plt+0x2014>
   12df0:	ldr	r3, [r8, #8]
   12df4:	ldr	r0, [r4]
   12df8:	cmp	r3, #0
   12dfc:	bne	12e7c <close@plt+0x1fb0>
   12e00:	mov	r2, r5
   12e04:	ldr	r1, [pc, #464]	; 12fdc <close@plt+0x2110>
   12e08:	bl	10df4 <fprintf@plt>
   12e0c:	mov	r0, r5
   12e10:	bl	10ce0 <free@plt>
   12e14:	bl	11f28 <close@plt+0x105c>
   12e18:	mov	r0, r7
   12e1c:	add	sp, sp, #12
   12e20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12e24:	b	12528 <close@plt+0x165c>
   12e28:	ldr	r6, [sl]
   12e2c:	cmp	r6, #0
   12e30:	beq	12dd4 <close@plt+0x1f08>
   12e34:	ldrd	r0, [r6]
   12e38:	mov	r2, #2
   12e3c:	bl	13b98 <close@plt+0x2ccc>
   12e40:	ldr	r6, [r6, #8]
   12e44:	cmp	r6, #0
   12e48:	bne	12e34 <close@plt+0x1f68>
   12e4c:	b	12dd4 <close@plt+0x1f08>
   12e50:	ldr	r3, [r4]
   12e54:	mov	r2, #21
   12e58:	mov	r1, #1
   12e5c:	ldr	r0, [pc, #380]	; 12fe0 <close@plt+0x2114>
   12e60:	bl	10d70 <fwrite@plt>
   12e64:	b	12cc8 <close@plt+0x1dfc>
   12e68:	mov	r1, r7
   12e6c:	mov	r0, r4
   12e70:	bl	11eb0 <close@plt+0xfe4>
   12e74:	mov	r7, r0
   12e78:	b	12bfc <close@plt+0x1d30>
   12e7c:	mov	r3, r0
   12e80:	mov	r2, #20
   12e84:	mov	r1, #1
   12e88:	ldr	r0, [pc, #340]	; 12fe4 <close@plt+0x2118>
   12e8c:	bl	10d70 <fwrite@plt>
   12e90:	ldr	r3, [r4]
   12e94:	mov	r2, #2
   12e98:	mov	r1, #1
   12e9c:	ldr	r0, [pc, #324]	; 12fe8 <close@plt+0x211c>
   12ea0:	bl	10d70 <fwrite@plt>
   12ea4:	ldr	r3, [r4]
   12ea8:	mov	r2, #7
   12eac:	mov	r1, #1
   12eb0:	ldr	r0, [pc, #308]	; 12fec <close@plt+0x2120>
   12eb4:	bl	10d70 <fwrite@plt>
   12eb8:	ldr	r0, [r4]
   12ebc:	b	12e00 <close@plt+0x1f34>
   12ec0:	bl	10d10 <ftell@plt>
   12ec4:	ldr	r3, [sp, #4]
   12ec8:	cmp	r3, r0
   12ecc:	ldrne	r0, [r4]
   12ed0:	bne	12de0 <close@plt+0x1f14>
   12ed4:	mov	r0, r7
   12ed8:	bl	10d34 <unlink@plt>
   12edc:	b	12df0 <close@plt+0x1f24>
   12ee0:	mov	r1, r0
   12ee4:	ldr	r0, [pc, #260]	; 12ff0 <close@plt+0x2124>
   12ee8:	bl	10ea8 <fputs@plt>
   12eec:	b	12df0 <close@plt+0x1f24>
   12ef0:	cmp	r7, #0
   12ef4:	ldreq	r4, [pc, #248]	; 12ff4 <close@plt+0x2128>
   12ef8:	beq	12c30 <close@plt+0x1d64>
   12efc:	mov	r4, r7
   12f00:	b	12c1c <close@plt+0x1d50>
   12f04:	ldr	r3, [r4]
   12f08:	mov	r2, #20
   12f0c:	mov	r1, #1
   12f10:	ldr	r0, [pc, #204]	; 12fe4 <close@plt+0x2118>
   12f14:	bl	10d70 <fwrite@plt>
   12f18:	ldr	r3, [r4]
   12f1c:	mov	r2, #13
   12f20:	mov	r1, #1
   12f24:	ldr	r0, [pc, #204]	; 12ff8 <close@plt+0x212c>
   12f28:	bl	10d70 <fwrite@plt>
   12f2c:	ldr	r3, [r4]
   12f30:	mov	r2, #7
   12f34:	mov	r1, #1
   12f38:	ldr	r0, [pc, #172]	; 12fec <close@plt+0x2120>
   12f3c:	bl	10d70 <fwrite@plt>
   12f40:	b	12d60 <close@plt+0x1e94>
   12f44:	ldr	r3, [r4]
   12f48:	mov	r2, #20
   12f4c:	mov	r1, #1
   12f50:	ldr	r0, [pc, #140]	; 12fe4 <close@plt+0x2118>
   12f54:	bl	10d70 <fwrite@plt>
   12f58:	ldr	r3, [r4]
   12f5c:	mov	r2, #13
   12f60:	mov	r1, #1
   12f64:	ldr	r0, [pc, #140]	; 12ff8 <close@plt+0x212c>
   12f68:	bl	10d70 <fwrite@plt>
   12f6c:	ldr	r3, [r4]
   12f70:	mov	r2, #8
   12f74:	mov	r1, #1
   12f78:	ldr	r0, [pc, #124]	; 12ffc <close@plt+0x2130>
   12f7c:	bl	10d70 <fwrite@plt>
   12f80:	b	12ce8 <close@plt+0x1e1c>
   12f84:	mov	r2, #47	; 0x2f
   12f88:	mov	r1, r6
   12f8c:	ldr	r0, [pc, #108]	; 13000 <close@plt+0x2134>
   12f90:	bl	10d70 <fwrite@plt>
   12f94:	ldr	fp, [sl]
   12f98:	cmp	fp, #0
   12f9c:	bne	12d98 <close@plt+0x1ecc>
   12fa0:	b	12db8 <close@plt+0x1eec>
   12fa4:	strdeq	sp, [r1], -r4
   12fa8:	andeq	sp, r1, r0, lsl #10
   12fac:	andeq	r1, r3, r8, ror #14
   12fb0:	andeq	sp, r1, ip, lsl #10
   12fb4:	andeq	sp, r1, r8, lsr #10
   12fb8:	andeq	r1, r3, r8, lsr r3
   12fbc:	ldrdeq	r1, [r3], -r8
   12fc0:	andeq	r1, r3, r4, lsr #6
   12fc4:	andeq	r1, r3, r8, ror r7
   12fc8:	andeq	r1, r3, r0, lsl r3
   12fcc:	andeq	sp, r1, ip, lsl #11
   12fd0:	ldrdeq	sp, [r1], -r8
   12fd4:	andeq	sp, r1, ip, ror #11
   12fd8:	andeq	r1, r3, r8, lsl r3
   12fdc:	andeq	sp, r1, r4, lsl #12
   12fe0:	andeq	sp, r1, r0, asr #10
   12fe4:	andeq	sp, r1, r8, asr r5
   12fe8:	ldrdeq	r0, [r2], -r8
   12fec:	andeq	sp, r1, r8, lsl #17
   12ff0:	andeq	r1, r3, r4, ror #1
   12ff4:	andeq	sp, r1, ip, ror #9
   12ff8:	andeq	sp, r1, r0, ror r5
   12ffc:	andeq	sp, r1, r0, lsl #11
   13000:	andeq	sp, r1, r8, lsr #11
   13004:	push	{r4, r5, r6, r7, r8, lr}
   13008:	mov	r6, r1
   1300c:	ldr	r1, [pc, #248]	; 1310c <close@plt+0x2240>
   13010:	mov	r5, r2
   13014:	mov	r4, r0
   13018:	bl	12120 <close@plt+0x1254>
   1301c:	cmp	r6, #0
   13020:	bne	130f8 <close@plt+0x222c>
   13024:	mov	r1, r5
   13028:	mov	r0, r4
   1302c:	bl	12438 <close@plt+0x156c>
   13030:	bl	11e40 <close@plt+0xf74>
   13034:	ldr	r3, [pc, #212]	; 13110 <close@plt+0x2244>
   13038:	ldr	r7, [pc, #212]	; 13114 <close@plt+0x2248>
   1303c:	ldr	r3, [r3, #8]
   13040:	cmp	r3, #0
   13044:	bne	130e0 <close@plt+0x2214>
   13048:	cmp	r4, #0
   1304c:	beq	13080 <close@plt+0x21b4>
   13050:	mov	r0, r4
   13054:	ldr	r1, [pc, #188]	; 13118 <close@plt+0x224c>
   13058:	bl	11eb0 <close@plt+0xfe4>
   1305c:	subs	r4, r0, #0
   13060:	beq	13080 <close@plt+0x21b4>
   13064:	ldr	r0, [r7]
   13068:	mov	r2, r4
   1306c:	ldr	r1, [pc, #168]	; 1311c <close@plt+0x2250>
   13070:	bl	10df4 <fprintf@plt>
   13074:	mov	r0, r4
   13078:	bl	10ce0 <free@plt>
   1307c:	b	13094 <close@plt+0x21c8>
   13080:	ldr	r3, [r7]
   13084:	mov	r2, #21
   13088:	mov	r1, #1
   1308c:	ldr	r0, [pc, #140]	; 13120 <close@plt+0x2254>
   13090:	bl	10d70 <fwrite@plt>
   13094:	mov	r4, #0
   13098:	b	130a8 <close@plt+0x21dc>
   1309c:	ldr	r3, [r0, #4]
   130a0:	cmp	r3, #5
   130a4:	orreq	r4, r4, #1
   130a8:	bl	1655c <close@plt+0x5690>
   130ac:	cmp	r0, #0
   130b0:	bne	1309c <close@plt+0x21d0>
   130b4:	eor	r4, r4, #1
   130b8:	tst	r4, r6
   130bc:	bne	130d4 <close@plt+0x2208>
   130c0:	bl	1b1f8 <error@@Base+0x3564>
   130c4:	bl	11f28 <close@plt+0x105c>
   130c8:	mov	r0, r5
   130cc:	pop	{r4, r5, r6, r7, r8, lr}
   130d0:	b	12528 <close@plt+0x165c>
   130d4:	mov	r0, r5
   130d8:	pop	{r4, r5, r6, r7, r8, lr}
   130dc:	b	10d34 <unlink@plt>
   130e0:	mov	r2, #37	; 0x25
   130e4:	mov	r1, #1
   130e8:	ldr	r3, [r7]
   130ec:	ldr	r0, [pc, #48]	; 13124 <close@plt+0x2258>
   130f0:	bl	10d70 <fwrite@plt>
   130f4:	b	13048 <close@plt+0x217c>
   130f8:	mov	r1, r5
   130fc:	mov	r0, r4
   13100:	bl	11eb0 <close@plt+0xfe4>
   13104:	mov	r5, r0
   13108:	b	13024 <close@plt+0x2158>
   1310c:	andeq	sp, r1, r8, lsl r6
   13110:	ldrdeq	r1, [r3], -r8
   13114:	andeq	r1, r3, r8, ror #14
   13118:	andeq	sp, r1, r4, lsl r0
   1311c:	andeq	sp, r1, r4, asr #9
   13120:	ldrdeq	sp, [r1], -r4
   13124:	andeq	sp, r1, r4, lsr #12
   13128:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1312c:	sub	sp, sp, #28
   13130:	mov	r4, r3
   13134:	str	r3, [sp, #20]
   13138:	ldr	r3, [sp, #64]	; 0x40
   1313c:	mov	r8, r0
   13140:	str	r3, [sp, #4]
   13144:	ldr	r3, [sp, #68]	; 0x44
   13148:	mov	r5, r1
   1314c:	str	r3, [sp, #12]
   13150:	ldr	r3, [sp, #72]	; 0x48
   13154:	mov	r0, r2
   13158:	ldr	r1, [pc, #1444]	; 13704 <close@plt+0x2838>
   1315c:	mov	r6, r2
   13160:	str	r3, [sp, #8]
   13164:	bl	12120 <close@plt+0x1254>
   13168:	cmp	r4, #0
   1316c:	bne	13644 <close@plt+0x2778>
   13170:	ldr	r1, [sp, #4]
   13174:	mov	r0, r6
   13178:	bl	12438 <close@plt+0x156c>
   1317c:	bl	11e40 <close@plt+0xf74>
   13180:	cmp	r6, #0
   13184:	ldr	r4, [pc, #1404]	; 13708 <close@plt+0x283c>
   13188:	beq	131bc <close@plt+0x22f0>
   1318c:	ldr	r1, [pc, #1400]	; 1370c <close@plt+0x2840>
   13190:	mov	r0, r6
   13194:	bl	11eb0 <close@plt+0xfe4>
   13198:	subs	r7, r0, #0
   1319c:	beq	131bc <close@plt+0x22f0>
   131a0:	mov	r2, r7
   131a4:	ldr	r1, [pc, #1380]	; 13710 <close@plt+0x2844>
   131a8:	ldr	r0, [r4]
   131ac:	bl	10df4 <fprintf@plt>
   131b0:	mov	r0, r7
   131b4:	bl	10ce0 <free@plt>
   131b8:	b	131d0 <close@plt+0x2304>
   131bc:	mov	r2, #21
   131c0:	mov	r1, #1
   131c4:	ldr	r3, [r4]
   131c8:	ldr	r0, [pc, #1348]	; 13714 <close@plt+0x2848>
   131cc:	bl	10d70 <fwrite@plt>
   131d0:	ldr	r3, [r4]
   131d4:	mov	r2, #19
   131d8:	mov	r1, #1
   131dc:	ldr	r0, [pc, #1332]	; 13718 <close@plt+0x284c>
   131e0:	ldr	r7, [pc, #1332]	; 1371c <close@plt+0x2850>
   131e4:	bl	10d70 <fwrite@plt>
   131e8:	ldr	r3, [r4]
   131ec:	mov	r2, #20
   131f0:	mov	r1, #1
   131f4:	ldr	r0, [pc, #1316]	; 13720 <close@plt+0x2854>
   131f8:	bl	10d70 <fwrite@plt>
   131fc:	ldr	r3, [r4]
   13200:	mov	r2, #27
   13204:	mov	r1, #1
   13208:	ldr	r0, [pc, #1300]	; 13724 <close@plt+0x2858>
   1320c:	bl	10d70 <fwrite@plt>
   13210:	ldr	r3, [r7, #8]
   13214:	cmp	r3, #0
   13218:	bne	13658 <close@plt+0x278c>
   1321c:	ldr	r9, [r7, #136]	; 0x88
   13220:	ldr	r1, [pc, #1280]	; 13728 <close@plt+0x285c>
   13224:	mov	r0, r9
   13228:	bl	10ca4 <strcmp@plt>
   1322c:	cmp	r0, #0
   13230:	ldreq	r3, [pc, #1268]	; 1372c <close@plt+0x2860>
   13234:	beq	13250 <close@plt+0x2384>
   13238:	mov	r0, r9
   1323c:	ldr	r1, [pc, #1260]	; 13730 <close@plt+0x2864>
   13240:	bl	10ca4 <strcmp@plt>
   13244:	cmp	r0, #0
   13248:	bne	13368 <close@plt+0x249c>
   1324c:	ldr	r3, [pc, #1248]	; 13734 <close@plt+0x2868>
   13250:	mov	r2, #1
   13254:	ldr	sl, [pc, #1244]	; 13738 <close@plt+0x286c>
   13258:	ldr	fp, [pc, #1244]	; 1373c <close@plt+0x2870>
   1325c:	str	r2, [r3]
   13260:	ldr	r3, [pc, #1240]	; 13740 <close@plt+0x2874>
   13264:	str	r3, [sp, #16]
   13268:	ldr	r9, [pc, #1236]	; 13744 <close@plt+0x2878>
   1326c:	ldr	r3, [r9]
   13270:	cmp	r3, #0
   13274:	bne	13398 <close@plt+0x24cc>
   13278:	ldr	r3, [sl]
   1327c:	cmp	r3, #0
   13280:	bne	1356c <close@plt+0x26a0>
   13284:	ldr	r3, [r7, #8]
   13288:	cmp	r3, #0
   1328c:	beq	13314 <close@plt+0x2448>
   13290:	ldr	r3, [fp]
   13294:	cmp	r3, #0
   13298:	beq	13314 <close@plt+0x2448>
   1329c:	ldr	r3, [r4]
   132a0:	mov	r2, #34	; 0x22
   132a4:	mov	r1, #1
   132a8:	ldr	r0, [pc, #1176]	; 13748 <close@plt+0x287c>
   132ac:	bl	10d70 <fwrite@plt>
   132b0:	ldr	r3, [r4]
   132b4:	mov	r2, #33	; 0x21
   132b8:	mov	r1, #1
   132bc:	ldr	r0, [pc, #1160]	; 1374c <close@plt+0x2880>
   132c0:	bl	10d70 <fwrite@plt>
   132c4:	ldr	r3, [r4]
   132c8:	mov	r2, #30
   132cc:	mov	r1, #1
   132d0:	ldr	r0, [pc, #1144]	; 13750 <close@plt+0x2884>
   132d4:	bl	10d70 <fwrite@plt>
   132d8:	ldr	r3, [r4]
   132dc:	mov	r2, #40	; 0x28
   132e0:	mov	r1, #1
   132e4:	ldr	r0, [pc, #1128]	; 13754 <close@plt+0x2888>
   132e8:	bl	10d70 <fwrite@plt>
   132ec:	ldr	r3, [r9]
   132f0:	cmp	r3, #0
   132f4:	beq	13314 <close@plt+0x2448>
   132f8:	ldr	r3, [r7, #8]
   132fc:	cmp	r3, #0
   13300:	beq	13598 <close@plt+0x26cc>
   13304:	ldr	r2, [sl]
   13308:	ldr	r3, [fp]
   1330c:	orrs	r3, r2, r3
   13310:	beq	13598 <close@plt+0x26cc>
   13314:	ldr	r3, [r4]
   13318:	mov	r2, #20
   1331c:	mov	r1, #1
   13320:	ldr	r0, [pc, #1072]	; 13758 <close@plt+0x288c>
   13324:	bl	10d70 <fwrite@plt>
   13328:	ldr	r3, [sl]
   1332c:	cmp	r3, #0
   13330:	bne	133cc <close@plt+0x2500>
   13334:	ldr	r3, [r9]
   13338:	cmp	r3, #0
   1333c:	beq	133cc <close@plt+0x2500>
   13340:	ldr	r3, [fp]
   13344:	ldr	r2, [sp, #8]
   13348:	orrs	r3, r2, r3
   1334c:	bne	13404 <close@plt+0x2538>
   13350:	ldr	r3, [r4]
   13354:	mov	r2, #39	; 0x27
   13358:	mov	r1, #1
   1335c:	ldr	r0, [pc, #1016]	; 1375c <close@plt+0x2890>
   13360:	bl	10d70 <fwrite@plt>
   13364:	b	13430 <close@plt+0x2564>
   13368:	ldr	sl, [pc, #968]	; 13738 <close@plt+0x286c>
   1336c:	ldr	fp, [pc, #968]	; 1373c <close@plt+0x2870>
   13370:	ldr	r2, [sl]
   13374:	ldr	r3, [fp]
   13378:	orrs	r3, r2, r3
   1337c:	bne	1369c <close@plt+0x27d0>
   13380:	ldr	r9, [pc, #956]	; 13744 <close@plt+0x2878>
   13384:	ldr	r3, [r9]
   13388:	cmp	r3, #0
   1338c:	ldr	r3, [pc, #940]	; 13740 <close@plt+0x2874>
   13390:	str	r3, [sp, #16]
   13394:	beq	13284 <close@plt+0x23b8>
   13398:	ldr	r3, [r7, #8]
   1339c:	cmp	r3, #0
   133a0:	beq	13598 <close@plt+0x26cc>
   133a4:	ldr	r3, [sl]
   133a8:	cmp	r3, #0
   133ac:	bne	1329c <close@plt+0x23d0>
   133b0:	ldr	r3, [fp]
   133b4:	cmp	r3, #0
   133b8:	bne	1329c <close@plt+0x23d0>
   133bc:	ldr	r3, [r9]
   133c0:	cmp	r3, #0
   133c4:	bne	13304 <close@plt+0x2438>
   133c8:	b	13314 <close@plt+0x2448>
   133cc:	ldr	r3, [r4]
   133d0:	mov	r2, #24
   133d4:	mov	r1, #1
   133d8:	ldr	r0, [pc, #896]	; 13760 <close@plt+0x2894>
   133dc:	bl	10d70 <fwrite@plt>
   133e0:	ldr	r3, [r4]
   133e4:	mov	r2, #24
   133e8:	mov	r1, #1
   133ec:	ldr	r0, [pc, #880]	; 13764 <close@plt+0x2898>
   133f0:	bl	10d70 <fwrite@plt>
   133f4:	ldr	r3, [fp]
   133f8:	ldr	r2, [sp, #8]
   133fc:	orrs	r3, r2, r3
   13400:	beq	13424 <close@plt+0x2558>
   13404:	ldr	r2, [r9]
   13408:	ldr	r3, [sp, #12]
   1340c:	cmp	r2, #0
   13410:	clz	r3, r3
   13414:	lsr	r3, r3, #5
   13418:	moveq	r3, #0
   1341c:	cmp	r3, #0
   13420:	bne	136c8 <close@plt+0x27fc>
   13424:	ldr	r3, [r9]
   13428:	cmp	r3, #0
   1342c:	bne	13350 <close@plt+0x2484>
   13430:	ldr	r3, [pc, #816]	; 13768 <close@plt+0x289c>
   13434:	ldr	r1, [sl]
   13438:	ldr	r2, [fp]
   1343c:	ldr	r3, [r3]
   13440:	orr	r3, r3, r1
   13444:	orrs	r3, r3, r2
   13448:	beq	13460 <close@plt+0x2594>
   1344c:	ldr	r3, [r4]
   13450:	mov	r2, #20
   13454:	mov	r1, #1
   13458:	ldr	r0, [pc, #780]	; 1376c <close@plt+0x28a0>
   1345c:	bl	10d70 <fwrite@plt>
   13460:	ldr	r3, [r7, #8]
   13464:	cmp	r3, #0
   13468:	bne	13684 <close@plt+0x27b8>
   1346c:	ldr	r3, [sp, #16]
   13470:	ldr	r3, [r3]
   13474:	cmp	r3, #0
   13478:	bne	13670 <close@plt+0x27a4>
   1347c:	mov	r4, #0
   13480:	b	13490 <close@plt+0x25c4>
   13484:	ldr	r3, [r0, #4]
   13488:	cmp	r3, #5
   1348c:	orreq	r4, r4, #1
   13490:	bl	1655c <close@plt+0x5690>
   13494:	cmp	r0, #0
   13498:	bne	13484 <close@plt+0x25b8>
   1349c:	ldr	r3, [sp, #20]
   134a0:	eor	r4, r4, #1
   134a4:	tst	r4, r3
   134a8:	bne	13634 <close@plt+0x2768>
   134ac:	ldr	r4, [sp, #12]
   134b0:	ldr	r1, [sp, #8]
   134b4:	mov	r0, r6
   134b8:	mov	r2, r4
   134bc:	bl	19f5c <error@@Base+0x22c8>
   134c0:	cmp	r4, #0
   134c4:	bne	13620 <close@plt+0x2754>
   134c8:	ldr	r3, [sl]
   134cc:	cmp	r3, #0
   134d0:	bne	135b0 <close@plt+0x26e4>
   134d4:	ldr	r3, [r9]
   134d8:	cmp	r3, #0
   134dc:	beq	135b0 <close@plt+0x26e4>
   134e0:	cmp	r8, #1
   134e4:	ble	1361c <close@plt+0x2750>
   134e8:	ldr	r6, [pc, #640]	; 13770 <close@plt+0x28a4>
   134ec:	ldr	r9, [pc, #640]	; 13774 <close@plt+0x28a8>
   134f0:	ldr	r7, [pc, #640]	; 13778 <close@plt+0x28ac>
   134f4:	mov	r4, #1
   134f8:	b	1352c <close@plt+0x2660>
   134fc:	add	sl, r3, #4
   13500:	mov	r1, r7
   13504:	ldr	r0, [r5, sl]
   13508:	bl	1206c <close@plt+0x11a0>
   1350c:	cmp	r0, #0
   13510:	beq	136e0 <close@plt+0x2814>
   13514:	ldr	r0, [r5, sl]
   13518:	bl	18974 <error@@Base+0xce0>
   1351c:	add	r4, r4, #1
   13520:	add	r4, r4, #1
   13524:	cmp	r8, r4
   13528:	ble	1361c <close@plt+0x2750>
   1352c:	mov	r1, r6
   13530:	ldr	r0, [r5, r4, lsl #2]
   13534:	bl	178bc <close@plt+0x69f0>
   13538:	lsl	r3, r4, #2
   1353c:	add	sl, r5, r3
   13540:	cmp	r0, #0
   13544:	bne	134fc <close@plt+0x2630>
   13548:	mov	r1, r9
   1354c:	ldr	r0, [r5, r4, lsl #2]
   13550:	bl	178bc <close@plt+0x69f0>
   13554:	cmp	r0, #0
   13558:	beq	13520 <close@plt+0x2654>
   1355c:	ldr	r0, [sl, #4]
   13560:	add	r4, r4, #1
   13564:	bl	18700 <error@@Base+0xa6c>
   13568:	b	13520 <close@plt+0x2654>
   1356c:	ldr	r3, [r4]
   13570:	mov	r2, #46	; 0x2e
   13574:	mov	r1, #1
   13578:	ldr	r0, [pc, #508]	; 1377c <close@plt+0x28b0>
   1357c:	bl	10d70 <fwrite@plt>
   13580:	ldr	r3, [r7, #8]
   13584:	cmp	r3, #0
   13588:	bne	133a4 <close@plt+0x24d8>
   1358c:	ldr	r3, [r9]
   13590:	cmp	r3, #0
   13594:	beq	13314 <close@plt+0x2448>
   13598:	ldr	r3, [r4]
   1359c:	mov	r2, #23
   135a0:	mov	r1, #1
   135a4:	ldr	r0, [pc, #468]	; 13780 <close@plt+0x28b4>
   135a8:	bl	10d70 <fwrite@plt>
   135ac:	b	13314 <close@plt+0x2448>
   135b0:	cmp	r8, #1
   135b4:	ble	1361c <close@plt+0x2750>
   135b8:	ldr	r7, [pc, #432]	; 13770 <close@plt+0x28a4>
   135bc:	ldr	r9, [pc, #448]	; 13784 <close@plt+0x28b8>
   135c0:	mov	r4, #1
   135c4:	b	135d4 <close@plt+0x2708>
   135c8:	add	r4, r4, #1
   135cc:	cmp	r8, r4
   135d0:	ble	1361c <close@plt+0x2750>
   135d4:	mov	r1, r7
   135d8:	ldr	r0, [r5, r4, lsl #2]
   135dc:	bl	178bc <close@plt+0x69f0>
   135e0:	lsl	r3, r4, #2
   135e4:	cmp	r0, #0
   135e8:	beq	135c8 <close@plt+0x26fc>
   135ec:	add	r6, r3, #4
   135f0:	mov	r1, r9
   135f4:	ldr	r0, [r5, r6]
   135f8:	bl	1206c <close@plt+0x11a0>
   135fc:	cmp	r0, #0
   13600:	beq	136e0 <close@plt+0x2814>
   13604:	add	r4, r4, #1
   13608:	ldr	r0, [r5, r6]
   1360c:	add	r4, r4, #1
   13610:	bl	1aa40 <error@@Base+0x2dac>
   13614:	cmp	r8, r4
   13618:	bgt	135d4 <close@plt+0x2708>
   1361c:	bl	18a90 <error@@Base+0xdfc>
   13620:	bl	11f28 <close@plt+0x105c>
   13624:	ldr	r0, [sp, #4]
   13628:	add	sp, sp, #28
   1362c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13630:	b	12528 <close@plt+0x165c>
   13634:	ldr	r0, [sp, #4]
   13638:	add	sp, sp, #28
   1363c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13640:	b	10d34 <unlink@plt>
   13644:	ldr	r1, [sp, #4]
   13648:	mov	r0, r6
   1364c:	bl	11eb0 <close@plt+0xfe4>
   13650:	str	r0, [sp, #4]
   13654:	b	13170 <close@plt+0x22a4>
   13658:	ldr	r3, [r4]
   1365c:	mov	r2, #20
   13660:	mov	r1, #1
   13664:	ldr	r0, [pc, #284]	; 13788 <close@plt+0x28bc>
   13668:	bl	10d70 <fwrite@plt>
   1366c:	b	1321c <close@plt+0x2350>
   13670:	ldr	r2, [r7, #136]	; 0x88
   13674:	ldr	r0, [r4]
   13678:	ldr	r1, [pc, #268]	; 1378c <close@plt+0x28c0>
   1367c:	bl	10df4 <fprintf@plt>
   13680:	b	1347c <close@plt+0x25b0>
   13684:	ldr	r3, [r4]
   13688:	mov	r2, #51	; 0x33
   1368c:	mov	r1, #1
   13690:	ldr	r0, [pc, #248]	; 13790 <close@plt+0x28c4>
   13694:	bl	10d70 <fwrite@plt>
   13698:	b	1346c <close@plt+0x25a0>
   1369c:	ldr	r3, [pc, #156]	; 13740 <close@plt+0x2874>
   136a0:	mov	r2, #20
   136a4:	mov	r9, r3
   136a8:	str	r3, [sp, #16]
   136ac:	mov	r1, #1
   136b0:	ldr	r3, [r4]
   136b4:	ldr	r0, [pc, #216]	; 13794 <close@plt+0x28c8>
   136b8:	bl	10d70 <fwrite@plt>
   136bc:	mov	r3, #1
   136c0:	str	r3, [r9]
   136c4:	b	13268 <close@plt+0x239c>
   136c8:	ldr	r3, [r4]
   136cc:	mov	r2, #23
   136d0:	mov	r1, #1
   136d4:	ldr	r0, [pc, #188]	; 13798 <close@plt+0x28cc>
   136d8:	bl	10d70 <fwrite@plt>
   136dc:	b	13424 <close@plt+0x2558>
   136e0:	ldr	r3, [sp, #4]
   136e4:	cmp	r3, #0
   136e8:	beq	136f4 <close@plt+0x2828>
   136ec:	ldr	r0, [sp, #4]
   136f0:	bl	10d34 <unlink@plt>
   136f4:	ldr	r3, [pc, #160]	; 1379c <close@plt+0x28d0>
   136f8:	mov	r1, #1
   136fc:	ldr	r0, [r3]
   13700:	bl	119e0 <close@plt+0xb14>
   13704:	andeq	sp, r1, ip, asr #12
   13708:	andeq	r1, r3, r8, ror #14
   1370c:	andeq	sp, r1, r4, lsl r0
   13710:	andeq	sp, r1, r4, asr #9
   13714:	ldrdeq	sp, [r1], -r4
   13718:	andeq	sp, r1, r8, asr r6
   1371c:	ldrdeq	r1, [r3], -r8
   13720:	andeq	sp, r1, ip, ror #12
   13724:	andeq	sp, r1, r4, lsl #13
   13728:			; <UNDEFINED> instruction: 0x0001d6b8
   1372c:	andeq	r1, r3, r0, lsr #6
   13730:			; <UNDEFINED> instruction: 0x0001d6bc
   13734:	andeq	r1, r3, r4, lsl r3
   13738:	andeq	r1, r3, ip, lsr r3
   1373c:	andeq	r1, r3, r8, lsr #6
   13740:	andeq	r1, r3, ip, lsl r3
   13744:	andeq	r1, r3, ip, lsr #6
   13748:	andeq	sp, r1, r8, lsl #14
   1374c:	andeq	sp, r1, ip, lsr #14
   13750:	andeq	sp, r1, r0, asr r7
   13754:	andeq	sp, r1, r0, ror r7
   13758:			; <UNDEFINED> instruction: 0x0001d7b4
   1375c:	andeq	sp, r1, ip, lsl r8
   13760:	andeq	sp, r1, ip, asr #15
   13764:	andeq	sp, r1, r8, ror #15
   13768:	andeq	r1, r3, r0, asr #6
   1376c:	andeq	sp, r1, r4, asr #16
   13770:			; <UNDEFINED> instruction: 0x0001d8b0
   13774:			; <UNDEFINED> instruction: 0x0001d8b4
   13778:	andeq	r1, r3, r0, ror r1
   1377c:	ldrdeq	sp, [r1], -r8
   13780:	muleq	r1, ip, r7
   13784:	andeq	r1, r3, r4, ror #2
   13788:	andeq	sp, r1, r0, lsr #13
   1378c:	muleq	r1, r0, r8
   13790:	andeq	sp, r1, ip, asr r8
   13794:	andeq	sp, r1, r0, asr #13
   13798:	andeq	sp, r1, r4, lsl #16
   1379c:	andeq	r1, r3, r8, asr #3
   137a0:	push	{r4, r5, r6, lr}
   137a4:	mov	r6, r1
   137a8:	ldr	r1, [pc, #128]	; 13830 <close@plt+0x2964>
   137ac:	mov	r5, r2
   137b0:	mov	r4, r0
   137b4:	bl	12120 <close@plt+0x1254>
   137b8:	cmp	r6, #0
   137bc:	bne	1381c <close@plt+0x2950>
   137c0:	mov	r0, r4
   137c4:	mov	r1, r5
   137c8:	bl	12438 <close@plt+0x156c>
   137cc:	mov	r4, #0
   137d0:	bl	11e40 <close@plt+0xf74>
   137d4:	b	137e4 <close@plt+0x2918>
   137d8:	ldr	r3, [r0, #4]
   137dc:	cmp	r3, #5
   137e0:	orreq	r4, r4, #1
   137e4:	bl	1655c <close@plt+0x5690>
   137e8:	cmp	r0, #0
   137ec:	bne	137d8 <close@plt+0x290c>
   137f0:	eor	r4, r4, #1
   137f4:	tst	r4, r6
   137f8:	bne	13810 <close@plt+0x2944>
   137fc:	bl	1b940 <error@@Base+0x3cac>
   13800:	bl	11f28 <close@plt+0x105c>
   13804:	mov	r0, r5
   13808:	pop	{r4, r5, r6, lr}
   1380c:	b	12528 <close@plt+0x165c>
   13810:	mov	r0, r5
   13814:	pop	{r4, r5, r6, lr}
   13818:	b	10d34 <unlink@plt>
   1381c:	mov	r1, r5
   13820:	mov	r0, r4
   13824:	bl	11eb0 <close@plt+0xfe4>
   13828:	mov	r5, r0
   1382c:	b	137c0 <close@plt+0x28f4>
   13830:			; <UNDEFINED> instruction: 0x0001d8b8
   13834:	push	{r4, r5, r6, r7, r8, lr}
   13838:	mov	r6, r1
   1383c:	ldr	r1, [pc, #232]	; 1392c <close@plt+0x2a60>
   13840:	mov	r5, r2
   13844:	mov	r4, r0
   13848:	bl	12120 <close@plt+0x1254>
   1384c:	cmp	r6, #0
   13850:	bne	138fc <close@plt+0x2a30>
   13854:	mov	r1, r5
   13858:	mov	r0, r4
   1385c:	bl	1237c <close@plt+0x14b0>
   13860:	mov	r1, r5
   13864:	mov	r0, r4
   13868:	bl	12438 <close@plt+0x156c>
   1386c:	bl	1c5c0 <error@@Base+0x492c>
   13870:	cmp	r4, #0
   13874:	beq	138ac <close@plt+0x29e0>
   13878:	mov	r0, r4
   1387c:	ldr	r1, [pc, #172]	; 13930 <close@plt+0x2a64>
   13880:	bl	11eb0 <close@plt+0xfe4>
   13884:	subs	r7, r0, #0
   13888:	beq	138ac <close@plt+0x29e0>
   1388c:	ldr	r4, [pc, #160]	; 13934 <close@plt+0x2a68>
   13890:	mov	r2, r7
   13894:	ldr	r1, [pc, #156]	; 13938 <close@plt+0x2a6c>
   13898:	ldr	r0, [r4]
   1389c:	bl	10df4 <fprintf@plt>
   138a0:	mov	r0, r7
   138a4:	bl	10ce0 <free@plt>
   138a8:	b	138c4 <close@plt+0x29f8>
   138ac:	ldr	r4, [pc, #128]	; 13934 <close@plt+0x2a68>
   138b0:	mov	r2, #21
   138b4:	mov	r1, #1
   138b8:	ldr	r3, [r4]
   138bc:	ldr	r0, [pc, #120]	; 1393c <close@plt+0x2a70>
   138c0:	bl	10d70 <fwrite@plt>
   138c4:	ldr	r0, [r4]
   138c8:	bl	10d10 <ftell@plt>
   138cc:	mov	r7, r0
   138d0:	b	138d8 <close@plt+0x2a0c>
   138d4:	bl	1bbdc <error@@Base+0x3f48>
   138d8:	bl	1655c <close@plt+0x5690>
   138dc:	cmp	r0, #0
   138e0:	bne	138d4 <close@plt+0x2a08>
   138e4:	cmp	r6, #0
   138e8:	bne	13910 <close@plt+0x2a44>
   138ec:	bl	11f28 <close@plt+0x105c>
   138f0:	mov	r0, r5
   138f4:	pop	{r4, r5, r6, r7, r8, lr}
   138f8:	b	12528 <close@plt+0x165c>
   138fc:	mov	r1, r5
   13900:	mov	r0, r4
   13904:	bl	11eb0 <close@plt+0xfe4>
   13908:	mov	r5, r0
   1390c:	b	13854 <close@plt+0x2988>
   13910:	ldr	r0, [r4]
   13914:	bl	10d10 <ftell@plt>
   13918:	cmp	r7, r0
   1391c:	bne	138ec <close@plt+0x2a20>
   13920:	mov	r0, r5
   13924:	bl	10d34 <unlink@plt>
   13928:	b	138ec <close@plt+0x2a20>
   1392c:	andeq	sp, r1, r4, asr #17
   13930:	andeq	sp, r1, r4, lsl r0
   13934:	andeq	r1, r3, r8, ror #14
   13938:	andeq	sp, r1, r4, asr #9
   1393c:	ldrdeq	sp, [r1], -r4
   13940:	push	{r4, r5, r6, r7, r8, lr}
   13944:	mov	r7, r1
   13948:	ldr	r1, [pc, #252]	; 13a4c <close@plt+0x2b80>
   1394c:	mov	r5, r2
   13950:	mov	r4, r0
   13954:	bl	12120 <close@plt+0x1254>
   13958:	cmp	r7, #0
   1395c:	bne	13a14 <close@plt+0x2b48>
   13960:	mov	r1, r5
   13964:	mov	r0, r4
   13968:	bl	1237c <close@plt+0x14b0>
   1396c:	mov	r1, r5
   13970:	mov	r0, r4
   13974:	bl	12438 <close@plt+0x156c>
   13978:	bl	1c5c0 <error@@Base+0x492c>
   1397c:	cmp	r4, #0
   13980:	ldr	r6, [pc, #200]	; 13a50 <close@plt+0x2b84>
   13984:	beq	139b8 <close@plt+0x2aec>
   13988:	mov	r0, r4
   1398c:	ldr	r1, [pc, #192]	; 13a54 <close@plt+0x2b88>
   13990:	bl	11eb0 <close@plt+0xfe4>
   13994:	subs	r4, r0, #0
   13998:	beq	139b8 <close@plt+0x2aec>
   1399c:	mov	r2, r4
   139a0:	ldr	r1, [pc, #176]	; 13a58 <close@plt+0x2b8c>
   139a4:	ldr	r0, [r6]
   139a8:	bl	10df4 <fprintf@plt>
   139ac:	mov	r0, r4
   139b0:	bl	10ce0 <free@plt>
   139b4:	b	139cc <close@plt+0x2b00>
   139b8:	mov	r2, #21
   139bc:	mov	r1, #1
   139c0:	ldr	r3, [r6]
   139c4:	ldr	r0, [pc, #144]	; 13a5c <close@plt+0x2b90>
   139c8:	bl	10d70 <fwrite@plt>
   139cc:	ldr	r0, [r6]
   139d0:	bl	10d10 <ftell@plt>
   139d4:	mov	r4, #0
   139d8:	mov	r8, r0
   139dc:	b	139e8 <close@plt+0x2b1c>
   139e0:	bl	1bf34 <error@@Base+0x42a0>
   139e4:	add	r4, r4, r0
   139e8:	bl	1655c <close@plt+0x5690>
   139ec:	cmp	r0, #0
   139f0:	bne	139e0 <close@plt+0x2b14>
   139f4:	cmp	r4, #0
   139f8:	bne	13a44 <close@plt+0x2b78>
   139fc:	cmp	r7, #0
   13a00:	bne	13a28 <close@plt+0x2b5c>
   13a04:	bl	11f28 <close@plt+0x105c>
   13a08:	mov	r0, r5
   13a0c:	pop	{r4, r5, r6, r7, r8, lr}
   13a10:	b	12528 <close@plt+0x165c>
   13a14:	mov	r1, r5
   13a18:	mov	r0, r4
   13a1c:	bl	11eb0 <close@plt+0xfe4>
   13a20:	mov	r5, r0
   13a24:	b	13960 <close@plt+0x2a94>
   13a28:	ldr	r0, [r6]
   13a2c:	bl	10d10 <ftell@plt>
   13a30:	cmp	r8, r0
   13a34:	bne	13a04 <close@plt+0x2b38>
   13a38:	mov	r0, r5
   13a3c:	bl	10d34 <unlink@plt>
   13a40:	b	13a04 <close@plt+0x2b38>
   13a44:	bl	1c648 <error@@Base+0x49b4>
   13a48:	b	139fc <close@plt+0x2b30>
   13a4c:	ldrdeq	sp, [r1], -r4
   13a50:	andeq	r1, r3, r8, ror #14
   13a54:	andeq	sp, r1, r4, lsl r0
   13a58:	andeq	sp, r1, r4, asr #9
   13a5c:	ldrdeq	sp, [r1], -r4
   13a60:	push	{r4, r5, r6, lr}
   13a64:	subs	r6, r1, #0
   13a68:	beq	13ac4 <close@plt+0x2bf8>
   13a6c:	mov	r5, r0
   13a70:	ldr	r4, [r6, #8]
   13a74:	cmp	r4, #0
   13a78:	beq	13ab8 <close@plt+0x2bec>
   13a7c:	cmp	r4, r5
   13a80:	bne	13a9c <close@plt+0x2bd0>
   13a84:	b	13ac8 <close@plt+0x2bfc>
   13a88:	ldr	r4, [r4, #28]
   13a8c:	cmp	r4, #0
   13a90:	beq	13ab8 <close@plt+0x2bec>
   13a94:	cmp	r5, r4
   13a98:	beq	13ac8 <close@plt+0x2bfc>
   13a9c:	ldr	r1, [r5]
   13aa0:	ldr	r0, [r4]
   13aa4:	bl	178bc <close@plt+0x69f0>
   13aa8:	cmp	r0, #0
   13aac:	beq	13a88 <close@plt+0x2bbc>
   13ab0:	mov	r0, #1
   13ab4:	pop	{r4, r5, r6, pc}
   13ab8:	ldr	r6, [r6, #12]
   13abc:	cmp	r6, #0
   13ac0:	bne	13a70 <close@plt+0x2ba4>
   13ac4:	bl	10ec0 <abort@plt>
   13ac8:	mov	r0, #0
   13acc:	pop	{r4, r5, r6, pc}
   13ad0:	push	{r4, r5, r6, lr}
   13ad4:	mov	r5, r0
   13ad8:	mov	r0, #12
   13adc:	mov	r4, r1
   13ae0:	bl	10da0 <malloc@plt>
   13ae4:	ldr	r3, [pc, #44]	; 13b18 <close@plt+0x2c4c>
   13ae8:	mov	ip, #0
   13aec:	ldr	r2, [r3]
   13af0:	cmp	r2, ip
   13af4:	ldreq	r2, [pc, #32]	; 13b1c <close@plt+0x2c50>
   13af8:	str	r5, [r0]
   13afc:	str	r4, [r0, #4]
   13b00:	str	ip, [r0, #8]
   13b04:	streq	r0, [r3]
   13b08:	streq	r0, [r2]
   13b0c:	strne	r0, [r2, #8]
   13b10:	strne	r0, [r3]
   13b14:	pop	{r4, r5, r6, pc}
   13b18:	andeq	r1, r3, r0, lsr r3
   13b1c:	andeq	r1, r3, r0, lsl r3
   13b20:	push	{r4, r5, r6, r7, r8, lr}
   13b24:	mov	r6, r0
   13b28:	ldr	r4, [pc, #88]	; 13b88 <close@plt+0x2cbc>
   13b2c:	mov	r7, r1
   13b30:	mov	r5, r2
   13b34:	ldr	r3, [r4]
   13b38:	mov	r2, #11
   13b3c:	mov	r1, #1
   13b40:	ldr	r0, [pc, #68]	; 13b8c <close@plt+0x2cc0>
   13b44:	bl	10d70 <fwrite@plt>
   13b48:	mov	r1, r7
   13b4c:	mov	r0, r6
   13b50:	bl	17be8 <close@plt+0x6d1c>
   13b54:	cmp	r5, #1
   13b58:	ldr	r3, [r4]
   13b5c:	beq	13b74 <close@plt+0x2ca8>
   13b60:	mov	r2, #16
   13b64:	mov	r1, #1
   13b68:	ldr	r0, [pc, #32]	; 13b90 <close@plt+0x2cc4>
   13b6c:	pop	{r4, r5, r6, r7, r8, lr}
   13b70:	b	10d70 <fwrite@plt>
   13b74:	mov	r1, r5
   13b78:	mov	r2, #45	; 0x2d
   13b7c:	ldr	r0, [pc, #16]	; 13b94 <close@plt+0x2cc8>
   13b80:	pop	{r4, r5, r6, r7, r8, lr}
   13b84:	b	10d70 <fwrite@plt>
   13b88:	andeq	r1, r3, r8, ror #14
   13b8c:			; <UNDEFINED> instruction: 0x0001dab0
   13b90:	andeq	sp, r1, ip, ror #21
   13b94:			; <UNDEFINED> instruction: 0x0001dabc
   13b98:	ldr	ip, [pc, #76]	; 13bec <close@plt+0x2d20>
   13b9c:	cmp	r2, #2
   13ba0:	mov	r3, r0
   13ba4:	ldr	r0, [ip]
   13ba8:	beq	13be0 <close@plt+0x2d14>
   13bac:	ldr	ip, [pc, #60]	; 13bf0 <close@plt+0x2d24>
   13bb0:	ldr	r2, [pc, #60]	; 13bf4 <close@plt+0x2d28>
   13bb4:	push	{lr}		; (str lr, [sp, #-4]!)
   13bb8:	cmp	r1, #0
   13bbc:	sub	sp, sp, #12
   13bc0:	movne	r1, r2
   13bc4:	moveq	r1, ip
   13bc8:	str	r1, [sp]
   13bcc:	mov	r2, r3
   13bd0:	ldr	r1, [pc, #32]	; 13bf8 <close@plt+0x2d2c>
   13bd4:	bl	10df4 <fprintf@plt>
   13bd8:	add	sp, sp, #12
   13bdc:	pop	{pc}		; (ldr pc, [sp], #4)
   13be0:	mov	r2, r3
   13be4:	ldr	r1, [pc, #16]	; 13bfc <close@plt+0x2d30>
   13be8:	b	10df4 <fprintf@plt>
   13bec:	andeq	r1, r3, r8, ror #14
   13bf0:	andeq	pc, r1, ip, lsr pc	; <UNPREDICTABLE>
   13bf4:	andeq	sp, r1, r0, lsl #22
   13bf8:	andeq	sp, r1, r0, lsr #22
   13bfc:	andeq	sp, r1, r4, lsl #22
   13c00:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13c04:	mov	r8, r1
   13c08:	ldr	r7, [pc, #420]	; 13db4 <close@plt+0x2ee8>
   13c0c:	mov	r6, r0
   13c10:	mov	r9, r2
   13c14:	ldr	r1, [r7]
   13c18:	ldr	r5, [pc, #408]	; 13db8 <close@plt+0x2eec>
   13c1c:	cmp	r1, #0
   13c20:	mov	sl, r3
   13c24:	ldr	r4, [sp, #32]
   13c28:	beq	13d5c <close@plt+0x2e90>
   13c2c:	cmp	r3, #0
   13c30:	ldr	r3, [r5]
   13c34:	bne	13c74 <close@plt+0x2da8>
   13c38:	mov	r2, #15
   13c3c:	mov	r1, #1
   13c40:	ldr	r0, [pc, #372]	; 13dbc <close@plt+0x2ef0>
   13c44:	bl	10d70 <fwrite@plt>
   13c48:	ldr	r1, [r8, #4]
   13c4c:	ldr	r0, [r6]
   13c50:	bl	17be8 <close@plt+0x6d1c>
   13c54:	cmp	r4, #1
   13c58:	ldr	r3, [r5]
   13c5c:	beq	13c9c <close@plt+0x2dd0>
   13c60:	mov	r2, #4
   13c64:	mov	r1, #1
   13c68:	ldr	r0, [pc, #336]	; 13dc0 <close@plt+0x2ef4>
   13c6c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   13c70:	b	10d70 <fwrite@plt>
   13c74:	mov	r2, #7
   13c78:	mov	r1, #1
   13c7c:	ldr	r0, [pc, #320]	; 13dc4 <close@plt+0x2ef8>
   13c80:	bl	10d70 <fwrite@plt>
   13c84:	ldr	r1, [r8, #4]
   13c88:	ldr	r0, [r6]
   13c8c:	bl	17b80 <close@plt+0x6cb4>
   13c90:	cmp	r4, #1
   13c94:	ldr	r3, [r5]
   13c98:	bne	13c60 <close@plt+0x2d94>
   13c9c:	mov	r1, r3
   13ca0:	mov	r0, #40	; 0x28
   13ca4:	bl	10e78 <fputc@plt>
   13ca8:	ldr	r3, [r6, #16]
   13cac:	cmp	r3, #1
   13cb0:	ble	13d14 <close@plt+0x2e48>
   13cb4:	ldr	r4, [r6, #12]
   13cb8:	cmp	r4, #0
   13cbc:	beq	13d3c <close@plt+0x2e70>
   13cc0:	ldr	r8, [pc, #256]	; 13dc8 <close@plt+0x2efc>
   13cc4:	ldr	sl, [pc, #256]	; 13dcc <close@plt+0x2f00>
   13cc8:	b	13cec <close@plt+0x2e20>
   13ccc:	ldr	r3, [r5]
   13cd0:	mov	r2, #2
   13cd4:	mov	r1, #1
   13cd8:	mov	r0, sl
   13cdc:	bl	10d70 <fwrite@plt>
   13ce0:	ldr	r4, [r4, #20]
   13ce4:	cmp	r4, #0
   13ce8:	beq	13d3c <close@plt+0x2e70>
   13cec:	mov	r2, #1
   13cf0:	ldrd	r0, [r4]
   13cf4:	bl	17998 <close@plt+0x6acc>
   13cf8:	ldr	r3, [r8]
   13cfc:	cmp	r3, #0
   13d00:	bne	13ccc <close@plt+0x2e00>
   13d04:	ldr	r1, [r5]
   13d08:	mov	r0, #42	; 0x2a
   13d0c:	bl	10e78 <fputc@plt>
   13d10:	b	13ccc <close@plt+0x2e00>
   13d14:	ldr	r8, [pc, #172]	; 13dc8 <close@plt+0x2efc>
   13d18:	ldr	r4, [r6, #12]
   13d1c:	ldr	r3, [r8]
   13d20:	cmp	r3, #0
   13d24:	beq	13cb8 <close@plt+0x2dec>
   13d28:	ldr	r0, [r4, #4]
   13d2c:	ldr	r1, [pc, #156]	; 13dd0 <close@plt+0x2f04>
   13d30:	bl	178bc <close@plt+0x69f0>
   13d34:	cmp	r0, #0
   13d38:	beq	13cb4 <close@plt+0x2de8>
   13d3c:	ldr	r3, [r7]
   13d40:	cmp	r3, #0
   13d44:	bne	13d8c <close@plt+0x2ec0>
   13d48:	mov	r2, r9
   13d4c:	ldr	r0, [r5]
   13d50:	ldr	r1, [pc, #124]	; 13dd4 <close@plt+0x2f08>
   13d54:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   13d58:	b	10df4 <fprintf@plt>
   13d5c:	ldr	r1, [r0, #20]
   13d60:	mov	r2, #1
   13d64:	ldr	r0, [r0, #24]
   13d68:	bl	17998 <close@plt+0x6acc>
   13d6c:	ldr	r3, [r5]
   13d70:	mov	r2, #2
   13d74:	mov	r1, #1
   13d78:	ldr	r0, [pc, #88]	; 13dd8 <close@plt+0x2f0c>
   13d7c:	bl	10d70 <fwrite@plt>
   13d80:	cmp	sl, #0
   13d84:	beq	13c48 <close@plt+0x2d7c>
   13d88:	b	13c84 <close@plt+0x2db8>
   13d8c:	ldr	r1, [r6, #20]
   13d90:	ldr	r0, [r6, #24]
   13d94:	mov	r2, #1
   13d98:	bl	17998 <close@plt+0x6acc>
   13d9c:	ldr	r3, [r5]
   13da0:	mov	r2, #3
   13da4:	mov	r1, #1
   13da8:	ldr	r0, [pc, #44]	; 13ddc <close@plt+0x2f10>
   13dac:	bl	10d70 <fwrite@plt>
   13db0:	b	13d48 <close@plt+0x2e7c>
   13db4:	andeq	r1, r3, r8, lsr r3
   13db8:	andeq	r1, r3, r8, ror #14
   13dbc:	andeq	sp, r1, r0, asr fp
   13dc0:	strdeq	sp, [r1], -r8
   13dc4:	andeq	sp, r1, r8, asr #22
   13dc8:	andeq	r1, r3, r4, lsr r3
   13dcc:	andeq	pc, r1, ip, lsl r0	; <UNPREDICTABLE>
   13dd0:	andeq	sp, r1, r4, ror #22
   13dd4:	andeq	sp, r1, r0, asr #22
   13dd8:	andeq	sp, r1, r0, ror #22
   13ddc:	andeq	sp, r1, ip, ror #22
   13de0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13de4:	sub	sp, sp, #24
   13de8:	ldr	r5, [pc, #568]	; 14028 <close@plt+0x315c>
   13dec:	mov	r4, r1
   13df0:	mov	r9, r0
   13df4:	ldr	ip, [r5]
   13df8:	ldr	r0, [r1, #4]
   13dfc:	ldr	r1, [pc, #552]	; 1402c <close@plt+0x3160>
   13e00:	mov	r7, r2
   13e04:	mov	r8, r3
   13e08:	str	ip, [sp, #20]
   13e0c:	bl	178bc <close@plt+0x69f0>
   13e10:	cmp	r0, #0
   13e14:	beq	13e30 <close@plt+0x2f64>
   13e18:	ldr	r2, [sp, #20]
   13e1c:	ldr	r3, [r5]
   13e20:	cmp	r2, r3
   13e24:	bne	14024 <close@plt+0x3158>
   13e28:	add	sp, sp, #24
   13e2c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13e30:	ldr	r6, [pc, #504]	; 14030 <close@plt+0x3164>
   13e34:	mov	r1, r7
   13e38:	ldr	r0, [r6]
   13e3c:	bl	17fb0 <error@@Base+0x31c>
   13e40:	mov	r1, r9
   13e44:	ldr	r0, [r4, #4]
   13e48:	bl	178bc <close@plt+0x69f0>
   13e4c:	cmp	r0, #0
   13e50:	beq	13e60 <close@plt+0x2f94>
   13e54:	ldr	r3, [r4]
   13e58:	cmp	r3, #0
   13e5c:	beq	14004 <close@plt+0x3138>
   13e60:	ldr	r1, [pc, #460]	; 14034 <close@plt+0x3168>
   13e64:	ldr	r0, [r4, #4]
   13e68:	bl	178bc <close@plt+0x69f0>
   13e6c:	cmp	r0, #0
   13e70:	beq	13e94 <close@plt+0x2fc8>
   13e74:	ldr	r1, [pc, #444]	; 14038 <close@plt+0x316c>
   13e78:	ldr	r2, [r4, #8]
   13e7c:	ldr	r0, [r6]
   13e80:	bl	10df4 <fprintf@plt>
   13e84:	ldr	r1, [r6]
   13e88:	mov	r0, r8
   13e8c:	bl	10ea8 <fputs@plt>
   13e90:	b	13e18 <close@plt+0x2f4c>
   13e94:	ldr	r1, [pc, #416]	; 1403c <close@plt+0x3170>
   13e98:	ldr	r0, [r4, #4]
   13e9c:	bl	178bc <close@plt+0x69f0>
   13ea0:	cmp	r0, #0
   13ea4:	beq	13ed4 <close@plt+0x3008>
   13ea8:	ldr	r9, [pc, #400]	; 14040 <close@plt+0x3174>
   13eac:	ldr	sl, [pc, #400]	; 14044 <close@plt+0x3178>
   13eb0:	ldr	r3, [r4, #12]
   13eb4:	ldr	r1, [r6]
   13eb8:	cmp	r3, #3
   13ebc:	ldrls	pc, [pc, r3, lsl #2]
   13ec0:	b	13e88 <close@plt+0x2fbc>
   13ec4:	ldrdeq	r3, [r1], -r0
   13ec8:	andeq	r3, r1, r4, asr pc
   13ecc:	andeq	r3, r1, r0, lsr pc
   13ed0:	andeq	r3, r1, ip, lsl #30
   13ed4:	ldr	r1, [pc, #364]	; 14048 <close@plt+0x317c>
   13ed8:	ldr	r0, [r4, #4]
   13edc:	bl	178bc <close@plt+0x69f0>
   13ee0:	cmp	r0, #0
   13ee4:	bne	13ff8 <close@plt+0x312c>
   13ee8:	ldr	r2, [r4]
   13eec:	cmp	r2, #0
   13ef0:	beq	1401c <close@plt+0x3150>
   13ef4:	add	r0, sp, #12
   13ef8:	ldr	r1, [pc, #332]	; 1404c <close@plt+0x3180>
   13efc:	mov	sl, r0
   13f00:	bl	10e84 <sprintf@plt>
   13f04:	ldr	r9, [r4, #4]
   13f08:	b	13eb0 <close@plt+0x2fe4>
   13f0c:	ldr	r2, [r4, #8]
   13f10:	mov	r0, r1
   13f14:	str	r2, [sp]
   13f18:	ldr	r1, [pc, #304]	; 14050 <close@plt+0x3184>
   13f1c:	mov	r3, r9
   13f20:	mov	r2, sl
   13f24:	bl	10df4 <fprintf@plt>
   13f28:	ldr	r1, [r6]
   13f2c:	b	13e88 <close@plt+0x2fbc>
   13f30:	ldr	r2, [r4, #8]
   13f34:	mov	r0, r1
   13f38:	str	r2, [sp]
   13f3c:	ldr	r1, [pc, #272]	; 14054 <close@plt+0x3188>
   13f40:	mov	r3, r9
   13f44:	mov	r2, sl
   13f48:	bl	10df4 <fprintf@plt>
   13f4c:	ldr	r1, [r6]
   13f50:	b	13e88 <close@plt+0x2fbc>
   13f54:	mov	r3, r1
   13f58:	mov	r2, #9
   13f5c:	mov	r1, #1
   13f60:	ldr	r0, [pc, #240]	; 14058 <close@plt+0x318c>
   13f64:	bl	10d70 <fwrite@plt>
   13f68:	mov	r1, r7
   13f6c:	ldr	r0, [r6]
   13f70:	bl	17fb0 <error@@Base+0x31c>
   13f74:	ldr	r2, [r4, #8]
   13f78:	ldr	r1, [pc, #220]	; 1405c <close@plt+0x3190>
   13f7c:	ldr	r0, [r6]
   13f80:	bl	10df4 <fprintf@plt>
   13f84:	mov	r1, r7
   13f88:	ldr	r0, [r6]
   13f8c:	bl	17fb0 <error@@Base+0x31c>
   13f90:	ldr	r1, [r4, #8]
   13f94:	mov	r3, r9
   13f98:	mov	r2, sl
   13f9c:	str	r1, [sp]
   13fa0:	ldr	r0, [r6]
   13fa4:	ldr	r1, [pc, #180]	; 14060 <close@plt+0x3194>
   13fa8:	bl	10df4 <fprintf@plt>
   13fac:	mov	r1, r7
   13fb0:	ldr	r0, [r6]
   13fb4:	bl	17fb0 <error@@Base+0x31c>
   13fb8:	ldr	r1, [pc, #164]	; 14064 <close@plt+0x3198>
   13fbc:	ldr	r2, [r4, #8]
   13fc0:	ldr	r0, [r6]
   13fc4:	bl	10df4 <fprintf@plt>
   13fc8:	ldr	r1, [r6]
   13fcc:	b	13e88 <close@plt+0x2fbc>
   13fd0:	ldr	lr, [r4, #16]
   13fd4:	ldr	ip, [r4, #8]
   13fd8:	mov	r0, r1
   13fdc:	mov	r3, r9
   13fe0:	ldr	r1, [pc, #128]	; 14068 <close@plt+0x319c>
   13fe4:	mov	r2, sl
   13fe8:	stm	sp, {ip, lr}
   13fec:	bl	10df4 <fprintf@plt>
   13ff0:	ldr	r1, [r6]
   13ff4:	b	13e88 <close@plt+0x2fbc>
   13ff8:	ldr	r9, [pc, #108]	; 1406c <close@plt+0x31a0>
   13ffc:	ldr	sl, [pc, #64]	; 14044 <close@plt+0x3178>
   14000:	b	13eb0 <close@plt+0x2fe4>
   14004:	ldr	r3, [r6]
   14008:	mov	r2, #7
   1400c:	mov	r1, #1
   14010:	ldr	r0, [pc, #88]	; 14070 <close@plt+0x31a4>
   14014:	bl	10d70 <fwrite@plt>
   14018:	b	13e60 <close@plt+0x2f94>
   1401c:	ldr	sl, [pc, #32]	; 14044 <close@plt+0x3178>
   14020:	b	13f04 <close@plt+0x3038>
   14024:	bl	10d28 <__stack_chk_fail@plt>
   14028:	strdeq	r0, [r3], -r8
   1402c:	andeq	sp, r1, r4, ror #22
   14030:	andeq	r1, r3, r8, ror #14
   14034:	andeq	lr, r1, r4, lsl #16
   14038:	andeq	sp, r1, r8, lsl #23
   1403c:	muleq	r1, r8, r4
   14040:	andeq	sp, r1, r0, ror fp
   14044:	andeq	pc, r1, ip, lsr pc	; <UNPREDICTABLE>
   14048:	muleq	r1, r4, fp
   1404c:	muleq	r1, ip, fp
   14050:	andeq	sp, r1, r0, lsr #23
   14054:			; <UNDEFINED> instruction: 0x0001dbb4
   14058:	andeq	sp, r1, r0, asr #23
   1405c:	andeq	sp, r1, ip, asr #23
   14060:	ldrdeq	sp, [r1], -ip
   14064:	andeq	sp, r1, ip, ror #23
   14068:	andeq	sp, r1, r8, lsr #23
   1406c:	andeq	sp, r1, r8, ror fp
   14070:	andeq	sp, r1, r0, lsl #23
   14074:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14078:	mov	r9, r0
   1407c:	ldr	fp, [r0, #12]
   14080:	ldr	sl, [pc, #908]	; 14414 <close@plt+0x3548>
   14084:	cmp	fp, #0
   14088:	sub	sp, sp, #12
   1408c:	ldr	r0, [sl]
   14090:	beq	14168 <close@plt+0x329c>
   14094:	ldr	r8, [pc, #892]	; 14418 <close@plt+0x354c>
   14098:	ldr	r7, [pc, #892]	; 1441c <close@plt+0x3550>
   1409c:	ldr	r5, [fp, #8]
   140a0:	cmp	r5, #0
   140a4:	bne	140b8 <close@plt+0x31ec>
   140a8:	b	1415c <close@plt+0x3290>
   140ac:	ldr	r5, [r5, #28]
   140b0:	cmp	r5, #0
   140b4:	beq	1415c <close@plt+0x3290>
   140b8:	ldr	r3, [r8]
   140bc:	cmp	r3, #0
   140c0:	beq	140ac <close@plt+0x31e0>
   140c4:	ldr	r3, [r5, #16]
   140c8:	cmp	r3, #1
   140cc:	ble	140ac <close@plt+0x31e0>
   140d0:	ldr	r6, [r5, #8]
   140d4:	ldr	r1, [pc, #836]	; 14420 <close@plt+0x3554>
   140d8:	mov	r2, r6
   140dc:	bl	10df4 <fprintf@plt>
   140e0:	ldr	r4, [r5, #12]
   140e4:	cmp	r4, #0
   140e8:	beq	1410c <close@plt+0x3240>
   140ec:	mov	r1, r4
   140f0:	mov	r3, r7
   140f4:	mov	r2, #1
   140f8:	mov	r0, r6
   140fc:	bl	13de0 <close@plt+0x2f14>
   14100:	ldr	r4, [r4, #20]
   14104:	cmp	r4, #0
   14108:	bne	140ec <close@plt+0x3220>
   1410c:	ldr	r3, [sl]
   14110:	mov	r2, #3
   14114:	mov	r1, #1
   14118:	ldr	r0, [pc, #772]	; 14424 <close@plt+0x3558>
   1411c:	bl	10d70 <fwrite@plt>
   14120:	mov	r3, r6
   14124:	mov	r2, r6
   14128:	ldr	r1, [pc, #760]	; 14428 <close@plt+0x355c>
   1412c:	ldr	r0, [sl]
   14130:	bl	10df4 <fprintf@plt>
   14134:	mov	r0, r6
   14138:	mov	r1, #1
   1413c:	bl	13ad0 <close@plt+0x2c04>
   14140:	ldr	r1, [sl]
   14144:	mov	r0, #10
   14148:	bl	10e78 <fputc@plt>
   1414c:	ldr	r5, [r5, #28]
   14150:	ldr	r0, [sl]
   14154:	cmp	r5, #0
   14158:	bne	140b8 <close@plt+0x31ec>
   1415c:	ldr	fp, [fp, #12]
   14160:	cmp	fp, #0
   14164:	bne	1409c <close@plt+0x31d0>
   14168:	ldr	r3, [r9, #8]
   1416c:	ldr	r2, [r9]
   14170:	ldr	r1, [pc, #692]	; 1442c <close@plt+0x3560>
   14174:	bl	10df4 <fprintf@plt>
   14178:	ldr	r5, [r9, #12]
   1417c:	cmp	r5, #0
   14180:	beq	14294 <close@plt+0x33c8>
   14184:	ldr	fp, [pc, #676]	; 14430 <close@plt+0x3564>
   14188:	ldr	r3, [pc, #676]	; 14434 <close@plt+0x3568>
   1418c:	ldr	r4, [sl]
   14190:	ldr	r3, [r3]
   14194:	cmp	r3, #0
   14198:	bne	143d0 <close@plt+0x3504>
   1419c:	ldrd	r2, [r5]
   141a0:	mov	r0, r4
   141a4:	ldr	r1, [pc, #640]	; 1442c <close@plt+0x3560>
   141a8:	bl	10df4 <fprintf@plt>
   141ac:	ldr	r3, [pc, #644]	; 14438 <close@plt+0x356c>
   141b0:	ldr	r3, [r3]
   141b4:	cmp	r3, #0
   141b8:	bne	1429c <close@plt+0x33d0>
   141bc:	ldr	r4, [r5, #8]
   141c0:	cmp	r4, #0
   141c4:	beq	14278 <close@plt+0x33ac>
   141c8:	ldr	r7, [pc, #620]	; 1443c <close@plt+0x3570>
   141cc:	b	14214 <close@plt+0x3348>
   141d0:	ldr	r3, [sl]
   141d4:	mov	r2, #8
   141d8:	mov	r1, #1
   141dc:	mov	r0, fp
   141e0:	bl	10d70 <fwrite@plt>
   141e4:	mov	r3, #0
   141e8:	mov	r2, r3
   141ec:	str	r6, [sp]
   141f0:	mov	r1, r5
   141f4:	mov	r0, r4
   141f8:	bl	13c00 <close@plt+0x2d34>
   141fc:	ldr	r3, [r7]
   14200:	cmp	r3, #0
   14204:	bne	14240 <close@plt+0x3374>
   14208:	ldr	r4, [r4, #28]
   1420c:	cmp	r4, #0
   14210:	beq	14278 <close@plt+0x33ac>
   14214:	ldr	r1, [r9, #12]
   14218:	mov	r0, r4
   1421c:	bl	13a60 <close@plt+0x2b94>
   14220:	mov	r6, #2
   14224:	cmp	r0, #0
   14228:	bne	141d0 <close@plt+0x3304>
   1422c:	ldrd	r2, [r4]
   14230:	ldr	r1, [pc, #500]	; 1442c <close@plt+0x3560>
   14234:	ldr	r0, [sl]
   14238:	bl	10df4 <fprintf@plt>
   1423c:	b	141d0 <close@plt+0x3304>
   14240:	ldr	r3, [sl]
   14244:	mov	r2, #8
   14248:	mov	r1, #1
   1424c:	mov	r0, fp
   14250:	bl	10d70 <fwrite@plt>
   14254:	mov	r0, r4
   14258:	str	r6, [sp]
   1425c:	mov	r3, #1
   14260:	mov	r2, #0
   14264:	mov	r1, r5
   14268:	bl	13c00 <close@plt+0x2d34>
   1426c:	ldr	r4, [r4, #28]
   14270:	cmp	r4, #0
   14274:	bne	14214 <close@plt+0x3348>
   14278:	mov	r2, #2
   1427c:	ldr	r1, [r5, #4]
   14280:	ldr	r0, [r9]
   14284:	bl	13b20 <close@plt+0x2c54>
   14288:	ldr	r5, [r5, #12]
   1428c:	cmp	r5, #0
   14290:	bne	14188 <close@plt+0x32bc>
   14294:	add	sp, sp, #12
   14298:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1429c:	mov	r6, #1
   142a0:	cmp	r6, #1
   142a4:	ldr	r8, [pc, #404]	; 14440 <close@plt+0x3574>
   142a8:	ldr	r7, [pc, #404]	; 14444 <close@plt+0x3578>
   142ac:	ldr	r3, [sl]
   142b0:	beq	14388 <close@plt+0x34bc>
   142b4:	mov	r2, #19
   142b8:	mov	r1, #1
   142bc:	ldr	r0, [pc, #388]	; 14448 <close@plt+0x357c>
   142c0:	bl	10d70 <fwrite@plt>
   142c4:	ldr	r4, [r5, #8]
   142c8:	cmp	r4, #0
   142cc:	bne	14338 <close@plt+0x346c>
   142d0:	b	14360 <close@plt+0x3494>
   142d4:	ldr	r3, [sl]
   142d8:	mov	r2, #8
   142dc:	mov	r1, #1
   142e0:	mov	r0, fp
   142e4:	bl	10d70 <fwrite@plt>
   142e8:	mov	r0, r4
   142ec:	mov	r3, #0
   142f0:	mov	r2, r8
   142f4:	mov	r1, r5
   142f8:	str	r6, [sp]
   142fc:	bl	13c00 <close@plt+0x2d34>
   14300:	ldr	r3, [sl]
   14304:	mov	r2, #8
   14308:	mov	r1, #1
   1430c:	mov	r0, fp
   14310:	bl	10d70 <fwrite@plt>
   14314:	mov	r0, r4
   14318:	str	r6, [sp]
   1431c:	mov	r3, #1
   14320:	mov	r2, r7
   14324:	mov	r1, r5
   14328:	bl	13c00 <close@plt+0x2d34>
   1432c:	ldr	r4, [r4, #28]
   14330:	cmp	r4, #0
   14334:	beq	14360 <close@plt+0x3494>
   14338:	ldr	r1, [r9, #12]
   1433c:	mov	r0, r4
   14340:	bl	13a60 <close@plt+0x2b94>
   14344:	cmp	r0, #0
   14348:	bne	142d4 <close@plt+0x3408>
   1434c:	ldrd	r2, [r4]
   14350:	ldr	r1, [pc, #212]	; 1442c <close@plt+0x3560>
   14354:	ldr	r0, [sl]
   14358:	bl	10df4 <fprintf@plt>
   1435c:	b	142d4 <close@plt+0x3408>
   14360:	mov	r2, r6
   14364:	ldr	r1, [r5, #4]
   14368:	ldr	r0, [r9]
   1436c:	bl	13b20 <close@plt+0x2c54>
   14370:	cmp	r6, #2
   14374:	beq	143b8 <close@plt+0x34ec>
   14378:	add	r6, r6, #1
   1437c:	cmp	r6, #1
   14380:	ldr	r3, [sl]
   14384:	bne	142b4 <close@plt+0x33e8>
   14388:	mov	r2, #47	; 0x2f
   1438c:	mov	r1, r6
   14390:	ldr	r0, [pc, #180]	; 1444c <close@plt+0x3580>
   14394:	bl	10d70 <fwrite@plt>
   14398:	ldr	r4, [r5, #8]
   1439c:	cmp	r4, #0
   143a0:	bne	14338 <close@plt+0x346c>
   143a4:	mov	r2, r6
   143a8:	ldr	r1, [r5, #4]
   143ac:	ldr	r0, [r9]
   143b0:	bl	13b20 <close@plt+0x2c54>
   143b4:	b	14378 <close@plt+0x34ac>
   143b8:	ldr	r3, [sl]
   143bc:	mov	r2, #19
   143c0:	mov	r1, #1
   143c4:	ldr	r0, [pc, #132]	; 14450 <close@plt+0x3584>
   143c8:	bl	10d70 <fwrite@plt>
   143cc:	b	14288 <close@plt+0x33bc>
   143d0:	ldr	r0, [r9]
   143d4:	bl	17b3c <close@plt+0x6c70>
   143d8:	ldr	r3, [r5, #4]
   143dc:	ldr	r1, [pc, #112]	; 14454 <close@plt+0x3588>
   143e0:	mov	r2, r0
   143e4:	mov	r0, r4
   143e8:	bl	10df4 <fprintf@plt>
   143ec:	ldr	r0, [r9]
   143f0:	ldr	r4, [sl]
   143f4:	bl	17b3c <close@plt+0x6c70>
   143f8:	ldr	r3, [r5, #4]
   143fc:	ldr	r1, [pc, #84]	; 14458 <close@plt+0x358c>
   14400:	mov	r2, r0
   14404:	mov	r0, r4
   14408:	bl	10df4 <fprintf@plt>
   1440c:	ldr	r4, [sl]
   14410:	b	1419c <close@plt+0x32d0>
   14414:	andeq	r1, r3, r8, ror #14
   14418:	andeq	r1, r3, r4, lsr r3
   1441c:	andeq	lr, r1, ip, asr #21
   14420:	strdeq	sp, [r1], -r4
   14424:	andeq	r0, r2, r4, lsl #6
   14428:	andeq	sp, r1, r4, lsl #24
   1442c:	andeq	sp, r1, ip, lsl ip
   14430:	andeq	sp, r1, r0, ror ip
   14434:	andeq	r1, r3, r8, lsl r3
   14438:	andeq	r1, r3, r0, ror #1
   1443c:	andeq	r1, r3, r8, lsr r3
   14440:	andeq	sp, r1, ip, ror ip
   14444:	andeq	sp, r1, r8, lsl #25
   14448:	ldrdeq	sp, [r1], -r8
   1444c:	andeq	sp, r1, r8, lsr #11
   14450:	muleq	r1, ip, ip
   14454:	andeq	sp, r1, ip, lsr #24
   14458:	andeq	sp, r1, r8, asr ip
   1445c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14460:	sub	sp, sp, #36	; 0x24
   14464:	ldr	r7, [pc, #1344]	; 149ac <close@plt+0x3ae0>
   14468:	ldr	r3, [r0, #4]
   1446c:	ldr	r2, [r7]
   14470:	cmp	r3, #5
   14474:	str	r2, [sp, #28]
   14478:	beq	144b4 <close@plt+0x35e8>
   1447c:	ldr	r4, [pc, #1324]	; 149b0 <close@plt+0x3ae4>
   14480:	cmp	r3, #0
   14484:	mov	r5, r0
   14488:	ldr	r1, [r4]
   1448c:	bne	144cc <close@plt+0x3600>
   14490:	mov	r0, r1
   14494:	ldr	r3, [r5, #8]
   14498:	ldr	r2, [r5]
   1449c:	ldr	r1, [pc, #1296]	; 149b4 <close@plt+0x3ae8>
   144a0:	bl	10df4 <fprintf@plt>
   144a4:	ldr	r3, [r5, #4]
   144a8:	cmp	r3, #5
   144ac:	cmpne	r3, #0
   144b0:	bne	144fc <close@plt+0x3630>
   144b4:	ldr	r2, [sp, #28]
   144b8:	ldr	r3, [r7]
   144bc:	cmp	r2, r3
   144c0:	bne	149a0 <close@plt+0x3ad4>
   144c4:	add	sp, sp, #36	; 0x24
   144c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   144cc:	mov	r0, #10
   144d0:	bl	10e78 <fputc@plt>
   144d4:	ldr	r3, [r5, #4]
   144d8:	cmp	r3, #5
   144dc:	ldrls	pc, [pc, r3, lsl #2]
   144e0:	b	144fc <close@plt+0x3630>
   144e4:	andeq	r4, r1, r4, lsr #19
   144e8:	andeq	r4, r1, r4, lsr r5
   144ec:			; <UNDEFINED> instruction: 0x000145b4
   144f0:	andeq	r4, r1, r0, lsl #13
   144f4:	andeq	r4, r1, r4, lsr r7
   144f8:	andeq	r4, r1, r8, lsl r5
   144fc:	cmp	r3, #4
   14500:	ldr	r4, [r5]
   14504:	movne	r1, #1
   14508:	beq	14860 <close@plt+0x3994>
   1450c:	mov	r0, r4
   14510:	bl	13ad0 <close@plt+0x2c04>
   14514:	b	144b4 <close@plt+0x35e8>
   14518:	mov	r0, r5
   1451c:	bl	14074 <close@plt+0x31a8>
   14520:	ldr	r3, [r5, #4]
   14524:	cmp	r3, #5
   14528:	cmpne	r3, #0
   1452c:	beq	144b4 <close@plt+0x35e8>
   14530:	b	144fc <close@plt+0x3630>
   14534:	ldr	r8, [r5]
   14538:	ldr	r1, [pc, #1144]	; 149b8 <close@plt+0x3aec>
   1453c:	mov	r2, r8
   14540:	ldr	r0, [r4]
   14544:	bl	10df4 <fprintf@plt>
   14548:	ldr	r6, [r5, #8]
   1454c:	cmp	r6, #0
   14550:	beq	14578 <close@plt+0x36ac>
   14554:	ldr	r9, [pc, #1120]	; 149bc <close@plt+0x3af0>
   14558:	mov	r1, r6
   1455c:	mov	r3, r9
   14560:	mov	r2, #1
   14564:	mov	r0, r8
   14568:	bl	13de0 <close@plt+0x2f14>
   1456c:	ldr	r6, [r6, #20]
   14570:	cmp	r6, #0
   14574:	bne	14558 <close@plt+0x368c>
   14578:	ldr	r3, [r4]
   1457c:	mov	r2, #3
   14580:	mov	r1, #1
   14584:	ldr	r0, [pc, #1076]	; 149c0 <close@plt+0x3af4>
   14588:	bl	10d70 <fwrite@plt>
   1458c:	mov	r3, r8
   14590:	mov	r2, r8
   14594:	ldr	r0, [r4]
   14598:	ldr	r1, [pc, #1060]	; 149c4 <close@plt+0x3af8>
   1459c:	bl	10df4 <fprintf@plt>
   145a0:	ldr	r3, [r5, #4]
   145a4:	cmp	r3, #5
   145a8:	cmpne	r3, #0
   145ac:	beq	144b4 <close@plt+0x35e8>
   145b0:	b	144fc <close@plt+0x3630>
   145b4:	ldr	r8, [r5]
   145b8:	ldr	r1, [pc, #1016]	; 149b8 <close@plt+0x3aec>
   145bc:	mov	r2, r8
   145c0:	ldr	r0, [r4]
   145c4:	bl	10df4 <fprintf@plt>
   145c8:	ldr	r1, [pc, #1016]	; 149c8 <close@plt+0x3afc>
   145cc:	ldr	r0, [r5, #12]
   145d0:	bl	178bc <close@plt+0x69f0>
   145d4:	cmp	r0, #0
   145d8:	beq	14874 <close@plt+0x39a8>
   145dc:	ldr	r2, [r5, #16]
   145e0:	ldr	r1, [pc, #996]	; 149cc <close@plt+0x3b00>
   145e4:	ldr	r0, [r4]
   145e8:	bl	10df4 <fprintf@plt>
   145ec:	ldr	r3, [r4]
   145f0:	mov	r2, #9
   145f4:	mov	r1, #1
   145f8:	ldr	r0, [pc, #976]	; 149d0 <close@plt+0x3b04>
   145fc:	bl	10d70 <fwrite@plt>
   14600:	ldr	r6, [r5, #28]
   14604:	cmp	r6, #0
   14608:	beq	1464c <close@plt+0x3780>
   1460c:	ldr	r9, [pc, #936]	; 149bc <close@plt+0x3af0>
   14610:	b	14620 <close@plt+0x3754>
   14614:	ldr	r6, [r6, #28]
   14618:	cmp	r6, #0
   1461c:	beq	1464c <close@plt+0x3780>
   14620:	ldr	r3, [r6, #4]
   14624:	cmp	r3, #0
   14628:	bne	14614 <close@plt+0x3748>
   1462c:	add	r1, r6, #8
   14630:	mov	r3, r9
   14634:	mov	r2, #2
   14638:	mov	r0, r8
   1463c:	bl	13de0 <close@plt+0x2f14>
   14640:	ldr	r6, [r6, #28]
   14644:	cmp	r6, #0
   14648:	bne	14620 <close@plt+0x3754>
   1464c:	ldr	r6, [r5, #32]
   14650:	cmp	r6, #0
   14654:	beq	1466c <close@plt+0x37a0>
   14658:	ldr	r1, [pc, #884]	; 149d4 <close@plt+0x3b08>
   1465c:	ldr	r0, [r6, #4]
   14660:	bl	178bc <close@plt+0x69f0>
   14664:	cmp	r0, #0
   14668:	beq	14888 <close@plt+0x39bc>
   1466c:	mov	r2, r8
   14670:	ldr	r1, [pc, #864]	; 149d8 <close@plt+0x3b0c>
   14674:	ldr	r0, [r4]
   14678:	bl	10df4 <fprintf@plt>
   1467c:	b	14578 <close@plt+0x36ac>
   14680:	ldr	r3, [r5]
   14684:	ldr	r1, [pc, #848]	; 149dc <close@plt+0x3b10>
   14688:	mov	r2, r3
   1468c:	ldr	r0, [r4]
   14690:	str	r3, [sp, #8]
   14694:	bl	10df4 <fprintf@plt>
   14698:	ldr	r6, [r5, #8]
   1469c:	cmp	r6, #0
   146a0:	beq	14824 <close@plt+0x3958>
   146a4:	mov	r8, #0
   146a8:	ldr	sl, [pc, #816]	; 149e0 <close@plt+0x3b14>
   146ac:	ldr	fp, [pc, #816]	; 149e4 <close@plt+0x3b18>
   146b0:	mov	r9, r8
   146b4:	str	r5, [sp, #12]
   146b8:	b	146f0 <close@plt+0x3824>
   146bc:	ldr	r1, [pc, #804]	; 149e8 <close@plt+0x3b1c>
   146c0:	ldr	r0, [r4]
   146c4:	bl	10df4 <fprintf@plt>
   146c8:	ldr	r9, [r6, #4]
   146cc:	mov	r8, #1
   146d0:	ldr	r3, [r4]
   146d4:	mov	r2, #2
   146d8:	mov	r1, #1
   146dc:	mov	r0, fp
   146e0:	bl	10d70 <fwrite@plt>
   146e4:	ldr	r6, [r6, #8]
   146e8:	cmp	r6, #0
   146ec:	beq	14820 <close@plt+0x3954>
   146f0:	ldr	r2, [r6]
   146f4:	mov	r1, sl
   146f8:	ldr	r0, [r4]
   146fc:	bl	10df4 <fprintf@plt>
   14700:	ldr	r2, [r6, #4]
   14704:	cmp	r2, #0
   14708:	bne	146bc <close@plt+0x37f0>
   1470c:	cmp	r9, #0
   14710:	ldr	r0, [r4]
   14714:	add	r5, r8, #1
   14718:	beq	1480c <close@plt+0x3940>
   1471c:	mov	r3, r8
   14720:	mov	r2, r9
   14724:	ldr	r1, [pc, #704]	; 149ec <close@plt+0x3b20>
   14728:	bl	10df4 <fprintf@plt>
   1472c:	mov	r8, r5
   14730:	b	146d0 <close@plt+0x3804>
   14734:	ldr	sl, [r5]
   14738:	ldr	r9, [r5, #12]
   1473c:	mov	r0, sl
   14740:	mov	r1, r9
   14744:	ldr	fp, [r5, #16]
   14748:	bl	178bc <close@plt+0x69f0>
   1474c:	cmp	r0, #0
   14750:	bne	144a4 <close@plt+0x35d8>
   14754:	ldr	r1, [pc, #660]	; 149f0 <close@plt+0x3b24>
   14758:	mov	r0, r9
   1475c:	bl	178bc <close@plt+0x69f0>
   14760:	cmp	r0, #0
   14764:	beq	1496c <close@plt+0x3aa0>
   14768:	ldr	r9, [pc, #644]	; 149f4 <close@plt+0x3b28>
   1476c:	mov	fp, #2
   14770:	ldr	r3, [pc, #640]	; 149f8 <close@plt+0x3b2c>
   14774:	ldr	r6, [r3]
   14778:	cmp	r6, #0
   1477c:	beq	147c4 <close@plt+0x38f8>
   14780:	ldr	r8, [r6]
   14784:	ldr	r3, [r8, #4]
   14788:	cmp	r3, #5
   1478c:	beq	147b8 <close@plt+0x38ec>
   14790:	mov	r1, sl
   14794:	ldr	r0, [r8]
   14798:	bl	178bc <close@plt+0x69f0>
   1479c:	cmp	r0, #0
   147a0:	bne	147c4 <close@plt+0x38f8>
   147a4:	ldr	r0, [r8]
   147a8:	mov	r1, r9
   147ac:	bl	178bc <close@plt+0x69f0>
   147b0:	cmp	r0, #0
   147b4:	bne	14960 <close@plt+0x3a94>
   147b8:	ldr	r6, [r6, #4]
   147bc:	cmp	r6, #0
   147c0:	bne	14780 <close@plt+0x38b4>
   147c4:	ldr	r2, [r5, #8]
   147c8:	cmp	r2, #0
   147cc:	beq	14960 <close@plt+0x3a94>
   147d0:	ldr	r1, [pc, #548]	; 149fc <close@plt+0x3b30>
   147d4:	add	r0, sp, #20
   147d8:	bl	10e84 <sprintf@plt>
   147dc:	ldr	r3, [r4]
   147e0:	mov	r2, #8
   147e4:	mov	r1, #1
   147e8:	ldr	r0, [pc, #528]	; 14a00 <close@plt+0x3b34>
   147ec:	bl	10d70 <fwrite@plt>
   147f0:	cmp	fp, #3
   147f4:	ldrls	pc, [pc, fp, lsl #2]
   147f8:	b	148b8 <close@plt+0x39ec>
   147fc:	andeq	r4, r1, ip, ror #17
   14800:	andeq	r4, r1, r0, lsl r9
   14804:	ldrdeq	r4, [r1], -r0
   14808:	andeq	r4, r1, r0, lsr #17
   1480c:	mov	r2, r8
   14810:	ldr	r1, [pc, #492]	; 14a04 <close@plt+0x3b38>
   14814:	mov	r8, r5
   14818:	bl	10df4 <fprintf@plt>
   1481c:	b	146d0 <close@plt+0x3804>
   14820:	ldr	r5, [sp, #12]
   14824:	ldr	r3, [r4]
   14828:	mov	r2, #3
   1482c:	mov	r1, #1
   14830:	ldr	r0, [pc, #392]	; 149c0 <close@plt+0x3af4>
   14834:	bl	10d70 <fwrite@plt>
   14838:	ldr	r3, [sp, #8]
   1483c:	ldr	r0, [r4]
   14840:	mov	r2, r3
   14844:	ldr	r1, [pc, #444]	; 14a08 <close@plt+0x3b3c>
   14848:	bl	10df4 <fprintf@plt>
   1484c:	ldr	r3, [r5, #4]
   14850:	cmp	r3, #5
   14854:	cmpne	r3, #0
   14858:	beq	144b4 <close@plt+0x35e8>
   1485c:	b	144fc <close@plt+0x3630>
   14860:	ldrd	r0, [r5, #12]
   14864:	bl	17a90 <close@plt+0x6bc4>
   14868:	clz	r1, r0
   1486c:	lsr	r1, r1, #5
   14870:	b	1450c <close@plt+0x3640>
   14874:	ldrd	r2, [r5, #12]
   14878:	ldr	r1, [pc, #396]	; 14a0c <close@plt+0x3b40>
   1487c:	ldr	r0, [r4]
   14880:	bl	10df4 <fprintf@plt>
   14884:	b	145ec <close@plt+0x3720>
   14888:	mov	r1, r6
   1488c:	ldr	r3, [pc, #296]	; 149bc <close@plt+0x3af0>
   14890:	mov	r2, #2
   14894:	mov	r0, r8
   14898:	bl	13de0 <close@plt+0x2f14>
   1489c:	b	1466c <close@plt+0x37a0>
   148a0:	str	sl, [sp]
   148a4:	mov	r3, r9
   148a8:	add	r2, sp, #20
   148ac:	ldr	r1, [pc, #348]	; 14a10 <close@plt+0x3b44>
   148b0:	ldr	r0, [r4]
   148b4:	bl	10df4 <fprintf@plt>
   148b8:	ldr	r3, [r4]
   148bc:	mov	r2, #2
   148c0:	mov	r1, #1
   148c4:	ldr	r0, [pc, #240]	; 149bc <close@plt+0x3af0>
   148c8:	bl	10d70 <fwrite@plt>
   148cc:	b	144a4 <close@plt+0x35d8>
   148d0:	str	sl, [sp]
   148d4:	mov	r3, r9
   148d8:	add	r2, sp, #20
   148dc:	ldr	r1, [pc, #304]	; 14a14 <close@plt+0x3b48>
   148e0:	ldr	r0, [r4]
   148e4:	bl	10df4 <fprintf@plt>
   148e8:	b	148b8 <close@plt+0x39ec>
   148ec:	ldr	r2, [r5, #20]
   148f0:	mov	r3, r9
   148f4:	str	r2, [sp, #4]
   148f8:	str	sl, [sp]
   148fc:	add	r2, sp, #20
   14900:	ldr	r1, [pc, #272]	; 14a18 <close@plt+0x3b4c>
   14904:	ldr	r0, [r4]
   14908:	bl	10df4 <fprintf@plt>
   1490c:	b	148b8 <close@plt+0x39ec>
   14910:	ldr	r3, [r4]
   14914:	mov	r2, #9
   14918:	mov	r1, #1
   1491c:	ldr	r0, [pc, #248]	; 14a1c <close@plt+0x3b50>
   14920:	bl	10d70 <fwrite@plt>
   14924:	mov	r2, sl
   14928:	ldr	r1, [pc, #240]	; 14a20 <close@plt+0x3b54>
   1492c:	ldr	r0, [r4]
   14930:	bl	10df4 <fprintf@plt>
   14934:	str	sl, [sp]
   14938:	add	r2, sp, #20
   1493c:	mov	r3, r9
   14940:	ldr	r1, [pc, #220]	; 14a24 <close@plt+0x3b58>
   14944:	ldr	r0, [r4]
   14948:	bl	10df4 <fprintf@plt>
   1494c:	mov	r2, sl
   14950:	ldr	r1, [pc, #208]	; 14a28 <close@plt+0x3b5c>
   14954:	ldr	r0, [r4]
   14958:	bl	10df4 <fprintf@plt>
   1495c:	b	148b8 <close@plt+0x39ec>
   14960:	mov	r3, #0
   14964:	strb	r3, [sp, #20]
   14968:	b	147dc <close@plt+0x3910>
   1496c:	mov	r0, r9
   14970:	ldr	r1, [pc, #180]	; 14a2c <close@plt+0x3b60>
   14974:	bl	178bc <close@plt+0x69f0>
   14978:	cmp	r0, #0
   1497c:	ldrne	r9, [pc, #112]	; 149f4 <close@plt+0x3b28>
   14980:	bne	14770 <close@plt+0x38a4>
   14984:	mov	r0, r9
   14988:	ldr	r1, [pc, #56]	; 149c8 <close@plt+0x3afc>
   1498c:	bl	178bc <close@plt+0x69f0>
   14990:	ldr	r3, [pc, #152]	; 14a30 <close@plt+0x3b64>
   14994:	cmp	r0, #0
   14998:	movne	r9, r3
   1499c:	b	14770 <close@plt+0x38a4>
   149a0:	bl	10d28 <__stack_chk_fail@plt>
   149a4:	ldr	r1, [r4]
   149a8:	b	14490 <close@plt+0x35c4>
   149ac:	strdeq	r0, [r3], -r8
   149b0:	andeq	r1, r3, r8, ror #14
   149b4:	andeq	sp, r1, ip, lsl ip
   149b8:	strdeq	sp, [r1], -r4
   149bc:	andeq	lr, r1, ip, asr #21
   149c0:	andeq	r0, r2, r4, lsl #6
   149c4:	andeq	sp, r1, r4, lsl #24
   149c8:	muleq	r1, r8, r4
   149cc:			; <UNDEFINED> instruction: 0x0001dcb0
   149d0:	andeq	sp, r1, ip, asr #25
   149d4:	andeq	sp, r1, r4, ror #22
   149d8:	ldrdeq	sp, [r1], -r8
   149dc:	andeq	sp, r1, r4, ror #25
   149e0:	andeq	sp, r1, r8, lsl #26
   149e4:	andeq	pc, r1, r0, asr #24
   149e8:	andeq	sp, r1, ip, lsl #26
   149ec:	andeq	sp, r1, ip, lsl sp
   149f0:	andeq	lr, r1, r4, lsl #16
   149f4:	andeq	sp, r1, r8, ror fp
   149f8:	andeq	r1, r3, r8, ror r7
   149fc:	muleq	r1, ip, fp
   14a00:	andeq	sp, r1, r8, lsr #26
   14a04:	andeq	sp, r1, r4, lsl sp
   14a08:	strdeq	sp, [r1], -r0
   14a0c:	andeq	sp, r1, r0, asr #25
   14a10:	andeq	sp, r1, r0, lsr #23
   14a14:			; <UNDEFINED> instruction: 0x0001dbb4
   14a18:	andeq	sp, r1, r8, lsr #23
   14a1c:	andeq	sp, r1, r0, asr #23
   14a20:	andeq	sp, r1, ip, asr #23
   14a24:	ldrdeq	sp, [r1], -ip
   14a28:	andeq	sp, r1, ip, ror #23
   14a2c:	muleq	r1, r4, fp
   14a30:	andeq	sp, r1, r0, ror fp
   14a34:	ldr	r3, [r0, #4]
   14a38:	cmp	r3, #5
   14a3c:	bxne	lr
   14a40:	ldr	r3, [pc, #28]	; 14a64 <close@plt+0x3b98>
   14a44:	push	{r4, lr}
   14a48:	mov	r4, r0
   14a4c:	ldr	r1, [r3]
   14a50:	mov	r0, #10
   14a54:	bl	10e78 <fputc@plt>
   14a58:	mov	r0, r4
   14a5c:	pop	{r4, lr}
   14a60:	b	14074 <close@plt+0x31a8>
   14a64:	andeq	r1, r3, r8, ror #14
   14a68:	push	{r4, lr}
   14a6c:	mov	r2, #14
   14a70:	ldr	r4, [pc, #36]	; 14a9c <close@plt+0x3bd0>
   14a74:	mov	r1, #1
   14a78:	ldr	r0, [pc, #32]	; 14aa0 <close@plt+0x3bd4>
   14a7c:	ldr	r3, [r4]
   14a80:	bl	10d70 <fwrite@plt>
   14a84:	ldr	r3, [r4]
   14a88:	mov	r2, #2
   14a8c:	mov	r1, #1
   14a90:	ldr	r0, [pc, #12]	; 14aa4 <close@plt+0x3bd8>
   14a94:	pop	{r4, lr}
   14a98:	b	10d70 <fwrite@plt>
   14a9c:	andeq	r1, r3, r8, ror #14
   14aa0:	andeq	sp, r1, r4, lsr sp
   14aa4:	ldrdeq	r0, [r2], -r8
   14aa8:	push	{r4, r5, r6, lr}
   14aac:	mov	r5, r0
   14ab0:	ldr	r4, [pc, #244]	; 14bac <close@plt+0x3ce0>
   14ab4:	mov	r6, r1
   14ab8:	mov	r0, #10
   14abc:	ldr	r1, [r4]
   14ac0:	bl	10e78 <fputc@plt>
   14ac4:	ldr	r3, [r4]
   14ac8:	mov	r2, #7
   14acc:	mov	r1, #1
   14ad0:	ldr	r0, [pc, #216]	; 14bb0 <close@plt+0x3ce4>
   14ad4:	bl	10d70 <fwrite@plt>
   14ad8:	ldr	r3, [pc, #212]	; 14bb4 <close@plt+0x3ce8>
   14adc:	mov	r2, r5
   14ae0:	ldr	r3, [r3]
   14ae4:	cmp	r3, #0
   14ae8:	beq	14b3c <close@plt+0x3c70>
   14aec:	ldr	r1, [pc, #196]	; 14bb8 <close@plt+0x3cec>
   14af0:	ldr	r0, [r4]
   14af4:	bl	10df4 <fprintf@plt>
   14af8:	ldr	r3, [r4]
   14afc:	mov	r2, #11
   14b00:	mov	r1, #1
   14b04:	ldr	r0, [pc, #176]	; 14bbc <close@plt+0x3cf0>
   14b08:	bl	10d70 <fwrite@plt>
   14b0c:	mov	r2, r5
   14b10:	ldr	r1, [pc, #168]	; 14bc0 <close@plt+0x3cf4>
   14b14:	ldr	r0, [r4]
   14b18:	bl	10df4 <fprintf@plt>
   14b1c:	cmp	r6, #0
   14b20:	bne	14b8c <close@plt+0x3cc0>
   14b24:	ldr	r3, [r4]
   14b28:	mov	r2, #8
   14b2c:	mov	r1, #1
   14b30:	ldr	r0, [pc, #140]	; 14bc4 <close@plt+0x3cf8>
   14b34:	pop	{r4, r5, r6, lr}
   14b38:	b	10d70 <fwrite@plt>
   14b3c:	ldr	r1, [pc, #132]	; 14bc8 <close@plt+0x3cfc>
   14b40:	ldr	r0, [r4]
   14b44:	bl	10df4 <fprintf@plt>
   14b48:	ldr	r3, [r4]
   14b4c:	mov	r2, #12
   14b50:	mov	r1, #1
   14b54:	ldr	r0, [pc, #112]	; 14bcc <close@plt+0x3d00>
   14b58:	bl	10d70 <fwrite@plt>
   14b5c:	mov	r2, r5
   14b60:	ldr	r1, [pc, #104]	; 14bd0 <close@plt+0x3d04>
   14b64:	ldr	r0, [r4]
   14b68:	bl	10df4 <fprintf@plt>
   14b6c:	cmp	r6, #0
   14b70:	bne	14b9c <close@plt+0x3cd0>
   14b74:	ldr	r3, [r4]
   14b78:	mov	r2, #8
   14b7c:	mov	r1, #1
   14b80:	ldr	r0, [pc, #76]	; 14bd4 <close@plt+0x3d08>
   14b84:	pop	{r4, r5, r6, lr}
   14b88:	b	10d70 <fwrite@plt>
   14b8c:	ldr	r1, [r4]
   14b90:	mov	r0, #42	; 0x2a
   14b94:	bl	10e78 <fputc@plt>
   14b98:	b	14b24 <close@plt+0x3c58>
   14b9c:	ldr	r1, [r4]
   14ba0:	mov	r0, #42	; 0x2a
   14ba4:	bl	10e78 <fputc@plt>
   14ba8:	b	14b74 <close@plt+0x3ca8>
   14bac:	andeq	r1, r3, r8, ror #14
   14bb0:	andeq	sp, r1, r4, asr #26
   14bb4:	andeq	r1, r3, r0, ror #1
   14bb8:	andeq	sp, r1, ip, asr #26
   14bbc:	andeq	sp, r1, r8, asr sp
   14bc0:	muleq	r1, ip, fp
   14bc4:	andeq	sp, r1, r4, ror #26
   14bc8:	andeq	sp, r1, r0, ror sp
   14bcc:	andeq	sp, r1, r8, lsl #27
   14bd0:	muleq	r1, r8, sp
   14bd4:	andeq	sp, r1, r0, lsr #27
   14bd8:	push	{r4, r5, r6, lr}
   14bdc:	mov	r5, r1
   14be0:	ldr	r4, [pc, #28]	; 14c04 <close@plt+0x3d38>
   14be4:	mov	r1, r0
   14be8:	ldr	r0, [r4]
   14bec:	bl	17fb0 <error@@Base+0x31c>
   14bf0:	mov	r2, r5
   14bf4:	ldr	r0, [r4]
   14bf8:	ldr	r1, [pc, #8]	; 14c08 <close@plt+0x3d3c>
   14bfc:	pop	{r4, r5, r6, lr}
   14c00:	b	10df4 <fprintf@plt>
   14c04:	andeq	r1, r3, r8, ror #14
   14c08:	andeq	sp, r1, ip, lsr #27
   14c0c:	push	{r4, r5, r6, lr}
   14c10:	mov	r2, #3
   14c14:	ldr	r4, [pc, #52]	; 14c50 <close@plt+0x3d84>
   14c18:	mov	r5, r0
   14c1c:	mov	r1, #1
   14c20:	ldr	r3, [r4]
   14c24:	ldr	r0, [pc, #40]	; 14c54 <close@plt+0x3d88>
   14c28:	bl	10d70 <fwrite@plt>
   14c2c:	mov	r1, r5
   14c30:	ldr	r0, [r4]
   14c34:	bl	17fb0 <error@@Base+0x31c>
   14c38:	ldr	r3, [r4]
   14c3c:	mov	r2, #16
   14c40:	mov	r1, #1
   14c44:	ldr	r0, [pc, #12]	; 14c58 <close@plt+0x3d8c>
   14c48:	pop	{r4, r5, r6, lr}
   14c4c:	b	10d70 <fwrite@plt>
   14c50:	andeq	r1, r3, r8, ror #14
   14c54:	andeq	pc, r1, ip, lsr #14
   14c58:	andeq	sp, r1, r0, asr #27
   14c5c:	ldr	r3, [r0, #4]
   14c60:	cmp	r3, #0
   14c64:	cmpne	r3, #5
   14c68:	bne	14c74 <close@plt+0x3da8>
   14c6c:	mov	r0, #0
   14c70:	bx	lr
   14c74:	ldr	r0, [r0]
   14c78:	b	178bc <close@plt+0x69f0>
   14c7c:	push	{r4, r5, r6, r7, r8, lr}
   14c80:	subs	r7, r0, #0
   14c84:	ldr	r4, [pc, #204]	; 14d58 <close@plt+0x3e8c>
   14c88:	mov	r6, r1
   14c8c:	mov	r5, r2
   14c90:	ldr	r3, [r4]
   14c94:	mov	r2, #2
   14c98:	mov	r1, #1
   14c9c:	beq	14ce0 <close@plt+0x3e14>
   14ca0:	ldr	r0, [pc, #180]	; 14d5c <close@plt+0x3e90>
   14ca4:	bl	10d70 <fwrite@plt>
   14ca8:	mov	r1, r7
   14cac:	ldr	r0, [r4]
   14cb0:	bl	17fb0 <error@@Base+0x31c>
   14cb4:	ldr	r1, [pc, #164]	; 14d60 <close@plt+0x3e94>
   14cb8:	mov	r0, r5
   14cbc:	bl	178bc <close@plt+0x69f0>
   14cc0:	ldr	r3, [r4]
   14cc4:	cmp	r0, #0
   14cc8:	beq	14cec <close@plt+0x3e20>
   14ccc:	mov	r2, #37	; 0x25
   14cd0:	mov	r1, #1
   14cd4:	ldr	r0, [pc, #136]	; 14d64 <close@plt+0x3e98>
   14cd8:	pop	{r4, r5, r6, r7, r8, lr}
   14cdc:	b	10d70 <fwrite@plt>
   14ce0:	ldr	r0, [pc, #128]	; 14d68 <close@plt+0x3e9c>
   14ce4:	bl	10d70 <fwrite@plt>
   14ce8:	b	14cb4 <close@plt+0x3de8>
   14cec:	mov	r2, #8
   14cf0:	mov	r1, #1
   14cf4:	ldr	r0, [pc, #112]	; 14d6c <close@plt+0x3ea0>
   14cf8:	bl	10d70 <fwrite@plt>
   14cfc:	ldr	r3, [pc, #108]	; 14d70 <close@plt+0x3ea4>
   14d00:	ldr	r2, [pc, #108]	; 14d74 <close@plt+0x3ea8>
   14d04:	mov	r1, r5
   14d08:	ldr	r0, [r3]
   14d0c:	bl	178d0 <close@plt+0x6a04>
   14d10:	adds	r3, r6, #0
   14d14:	movne	r3, #1
   14d18:	cmp	r0, #0
   14d1c:	moveq	r0, r3
   14d20:	movne	r0, #0
   14d24:	cmp	r0, #0
   14d28:	bne	14d44 <close@plt+0x3e78>
   14d2c:	ldr	r0, [r4]
   14d30:	mov	r3, r5
   14d34:	mov	r2, r5
   14d38:	ldr	r1, [pc, #56]	; 14d78 <close@plt+0x3eac>
   14d3c:	pop	{r4, r5, r6, r7, r8, lr}
   14d40:	b	10df4 <fprintf@plt>
   14d44:	mov	r2, r6
   14d48:	ldr	r1, [pc, #44]	; 14d7c <close@plt+0x3eb0>
   14d4c:	ldr	r0, [r4]
   14d50:	bl	10df4 <fprintf@plt>
   14d54:	b	14d2c <close@plt+0x3e60>
   14d58:	andeq	r1, r3, r8, ror #14
   14d5c:	andeq	pc, r1, r0, asr #24
   14d60:	muleq	r1, r8, r4
   14d64:	ldrdeq	sp, [r1], -r4
   14d68:	andeq	pc, r1, ip, lsl r0	; <UNPREDICTABLE>
   14d6c:	strdeq	sp, [r1], -ip
   14d70:	andeq	r1, r3, r8, ror r7
   14d74:	andeq	r4, r1, ip, asr ip
   14d78:	andeq	sp, r1, r8, lsl #28
   14d7c:	muleq	r1, ip, fp
   14d80:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d84:	sub	sp, sp, #12
   14d88:	mov	r4, r0
   14d8c:	mov	r8, r1
   14d90:	mov	r5, r2
   14d94:	ldr	r7, [sp, #48]	; 0x30
   14d98:	ldr	r6, [sp, #52]	; 0x34
   14d9c:	ldr	r9, [sp, #56]	; 0x38
   14da0:	cmp	r3, #3
   14da4:	ldrls	pc, [pc, r3, lsl #2]
   14da8:	b	14e14 <close@plt+0x3f48>
   14dac:			; <UNDEFINED> instruction: 0x00014dbc
   14db0:	muleq	r1, r8, lr
   14db4:	andeq	r4, r1, r0, asr lr
   14db8:	andeq	r4, r1, r4, lsr #28
   14dbc:	ldr	r1, [pc, #560]	; 14ff4 <close@plt+0x4128>
   14dc0:	mov	r0, r2
   14dc4:	bl	178bc <close@plt+0x69f0>
   14dc8:	cmp	r0, #0
   14dcc:	bne	14f34 <close@plt+0x4068>
   14dd0:	ldr	r1, [pc, #544]	; 14ff8 <close@plt+0x412c>
   14dd4:	mov	r0, r5
   14dd8:	bl	178bc <close@plt+0x69f0>
   14ddc:	cmp	r0, #0
   14de0:	ldrne	r1, [pc, #528]	; 14ff8 <close@plt+0x412c>
   14de4:	beq	14fa4 <close@plt+0x40d8>
   14de8:	ldr	r5, [pc, #524]	; 14ffc <close@plt+0x4130>
   14dec:	mov	r0, r4
   14df0:	bl	14bd8 <close@plt+0x3d0c>
   14df4:	mov	r2, r6
   14df8:	ldr	r1, [pc, #512]	; 15000 <close@plt+0x4134>
   14dfc:	ldr	r0, [r5]
   14e00:	bl	10df4 <fprintf@plt>
   14e04:	mov	r2, r7
   14e08:	ldr	r0, [r5]
   14e0c:	ldr	r1, [pc, #492]	; 15000 <close@plt+0x4134>
   14e10:	bl	10df4 <fprintf@plt>
   14e14:	mov	r0, r4
   14e18:	add	sp, sp, #12
   14e1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14e20:	b	14c0c <close@plt+0x3d40>
   14e24:	mov	r1, r2
   14e28:	bl	14bd8 <close@plt+0x3d0c>
   14e2c:	ldr	r3, [pc, #456]	; 14ffc <close@plt+0x4130>
   14e30:	mov	r2, r6
   14e34:	ldr	r1, [pc, #452]	; 15000 <close@plt+0x4134>
   14e38:	ldr	r0, [r3]
   14e3c:	bl	10df4 <fprintf@plt>
   14e40:	mov	r0, r4
   14e44:	add	sp, sp, #12
   14e48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14e4c:	b	14c0c <close@plt+0x3d40>
   14e50:	ldr	r7, [pc, #420]	; 14ffc <close@plt+0x4130>
   14e54:	ldr	r1, [pc, #424]	; 15004 <close@plt+0x4138>
   14e58:	bl	14bd8 <close@plt+0x3d0c>
   14e5c:	ldr	r2, [pc, #420]	; 15008 <close@plt+0x413c>
   14e60:	ldr	r0, [r7]
   14e64:	ldr	r1, [pc, #404]	; 15000 <close@plt+0x4134>
   14e68:	bl	10df4 <fprintf@plt>
   14e6c:	ldr	r1, [r7]
   14e70:	mov	r0, r6
   14e74:	bl	10ea8 <fputs@plt>
   14e78:	mov	r2, r5
   14e7c:	mov	r1, r8
   14e80:	mov	r0, #0
   14e84:	bl	14c7c <close@plt+0x3db0>
   14e88:	mov	r0, r4
   14e8c:	add	sp, sp, #12
   14e90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14e94:	b	14c0c <close@plt+0x3d40>
   14e98:	ldr	r1, [pc, #340]	; 14ff4 <close@plt+0x4128>
   14e9c:	mov	r0, r2
   14ea0:	bl	178bc <close@plt+0x69f0>
   14ea4:	cmp	r0, #0
   14ea8:	ldrne	fp, [pc, #324]	; 14ff4 <close@plt+0x4128>
   14eac:	beq	14f3c <close@plt+0x4070>
   14eb0:	ldr	r1, [pc, #316]	; 14ff4 <close@plt+0x4128>
   14eb4:	mov	r0, r5
   14eb8:	bl	178bc <close@plt+0x69f0>
   14ebc:	cmp	r0, #0
   14ec0:	bne	14f78 <close@plt+0x40ac>
   14ec4:	mov	r1, fp
   14ec8:	mov	r0, r4
   14ecc:	bl	14bd8 <close@plt+0x3d0c>
   14ed0:	ldr	sl, [pc, #292]	; 14ffc <close@plt+0x4130>
   14ed4:	ldr	r1, [pc, #292]	; 15000 <close@plt+0x4134>
   14ed8:	ldr	r2, [pc, #296]	; 15008 <close@plt+0x413c>
   14edc:	ldr	r0, [sl]
   14ee0:	bl	10df4 <fprintf@plt>
   14ee4:	ldrb	r3, [r6]
   14ee8:	mov	r2, r6
   14eec:	stm	sp, {r6, r9}
   14ef0:	cmp	r3, #38	; 0x26
   14ef4:	ldr	r0, [sl]
   14ef8:	mov	r3, r9
   14efc:	ldreq	r1, [pc, #264]	; 1500c <close@plt+0x4140>
   14f00:	ldrne	r1, [pc, #264]	; 15010 <close@plt+0x4144>
   14f04:	bl	10df4 <fprintf@plt>
   14f08:	mov	r2, r7
   14f0c:	ldr	r0, [sl]
   14f10:	ldr	r1, [pc, #232]	; 15000 <close@plt+0x4134>
   14f14:	bl	10df4 <fprintf@plt>
   14f18:	cmp	fp, #0
   14f1c:	bne	14e14 <close@plt+0x3f48>
   14f20:	mov	r2, r5
   14f24:	mov	r1, r8
   14f28:	add	r0, r4, #1
   14f2c:	bl	14c7c <close@plt+0x3db0>
   14f30:	b	14e14 <close@plt+0x3f48>
   14f34:	ldr	r1, [pc, #184]	; 14ff4 <close@plt+0x4128>
   14f38:	b	14de8 <close@plt+0x3f1c>
   14f3c:	ldr	r1, [pc, #180]	; 14ff8 <close@plt+0x412c>
   14f40:	mov	r0, r5
   14f44:	bl	178bc <close@plt+0x69f0>
   14f48:	subs	sl, r0, #0
   14f4c:	bne	14f9c <close@plt+0x40d0>
   14f50:	ldr	r1, [pc, #156]	; 14ff4 <close@plt+0x4128>
   14f54:	mov	r0, r5
   14f58:	bl	178bc <close@plt+0x69f0>
   14f5c:	subs	fp, r0, #0
   14f60:	bne	14f74 <close@plt+0x40a8>
   14f64:	ldr	r1, [pc, #168]	; 15014 <close@plt+0x4148>
   14f68:	mov	r0, r4
   14f6c:	bl	14bd8 <close@plt+0x3d0c>
   14f70:	b	14ed0 <close@plt+0x4004>
   14f74:	mov	fp, sl
   14f78:	ldr	sl, [pc, #124]	; 14ffc <close@plt+0x4130>
   14f7c:	mov	r1, fp
   14f80:	mov	r0, r4
   14f84:	bl	14bd8 <close@plt+0x3d0c>
   14f88:	mov	r2, r6
   14f8c:	ldr	r0, [sl]
   14f90:	ldr	r1, [pc, #104]	; 15000 <close@plt+0x4134>
   14f94:	bl	10df4 <fprintf@plt>
   14f98:	b	14f08 <close@plt+0x403c>
   14f9c:	ldr	fp, [pc, #116]	; 15018 <close@plt+0x414c>
   14fa0:	b	14eb0 <close@plt+0x3fe4>
   14fa4:	ldr	r9, [pc, #80]	; 14ffc <close@plt+0x4130>
   14fa8:	mov	r0, r4
   14fac:	ldr	r1, [pc, #104]	; 1501c <close@plt+0x4150>
   14fb0:	bl	14bd8 <close@plt+0x3d0c>
   14fb4:	ldr	r2, [pc, #100]	; 15020 <close@plt+0x4154>
   14fb8:	ldr	r0, [r9]
   14fbc:	ldr	r1, [pc, #60]	; 15000 <close@plt+0x4134>
   14fc0:	bl	10df4 <fprintf@plt>
   14fc4:	ldr	r1, [r9]
   14fc8:	mov	r0, r6
   14fcc:	bl	10ea8 <fputs@plt>
   14fd0:	mov	r2, r7
   14fd4:	ldr	r0, [r9]
   14fd8:	ldr	r1, [pc, #32]	; 15000 <close@plt+0x4134>
   14fdc:	bl	10df4 <fprintf@plt>
   14fe0:	mov	r2, r5
   14fe4:	mov	r1, r8
   14fe8:	add	r0, r4, #1
   14fec:	bl	14c7c <close@plt+0x3db0>
   14ff0:	b	14e14 <close@plt+0x3f48>
   14ff4:	andeq	lr, r1, r4, lsl #16
   14ff8:	muleq	r1, r4, fp
   14ffc:	andeq	r1, r3, r8, ror #14
   15000:	andeq	sp, r1, ip, lsr lr
   15004:	andeq	sp, r1, r8, lsr #28
   15008:	andeq	sp, r1, r0, lsr lr
   1500c:	andeq	sp, r1, r0, ror #28
   15010:	andeq	sp, r1, r0, lsl #29
   15014:	andeq	sp, r1, r8, asr lr
   15018:	andeq	sp, r1, r0, lsr #28
   1501c:	andeq	sp, r1, r4, asr #28
   15020:	andeq	sp, r1, ip, asr #28
   15024:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15028:	mov	r4, r1
   1502c:	ldr	r5, [pc, #132]	; 150b8 <close@plt+0x41ec>
   15030:	ldr	r6, [r1, #4]
   15034:	ldr	r7, [r1, #12]
   15038:	sub	sp, sp, #284	; 0x11c
   1503c:	ldr	r3, [r5]
   15040:	mov	r1, r7
   15044:	mov	r9, r0
   15048:	mov	r0, r6
   1504c:	str	r3, [sp, #276]	; 0x114
   15050:	ldr	sl, [r4]
   15054:	ldr	fp, [r4, #16]
   15058:	bl	17a90 <close@plt+0x6bc4>
   1505c:	add	r8, sp, #20
   15060:	ldr	r2, [r4, #8]
   15064:	cmp	r0, #0
   15068:	mov	r0, r8
   1506c:	ldrne	r1, [pc, #72]	; 150bc <close@plt+0x41f0>
   15070:	ldreq	r1, [pc, #72]	; 150c0 <close@plt+0x41f4>
   15074:	bl	10e84 <sprintf@plt>
   15078:	ldr	r3, [r4, #8]
   1507c:	mov	r2, r6
   15080:	str	r3, [sp, #8]
   15084:	str	r8, [sp, #4]
   15088:	mov	r3, r7
   1508c:	str	fp, [sp]
   15090:	mov	r1, sl
   15094:	mov	r0, r9
   15098:	bl	14d80 <close@plt+0x3eb4>
   1509c:	ldr	r2, [sp, #276]	; 0x114
   150a0:	ldr	r3, [r5]
   150a4:	cmp	r2, r3
   150a8:	bne	150b4 <close@plt+0x41e8>
   150ac:	add	sp, sp, #284	; 0x11c
   150b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   150b4:	bl	10d28 <__stack_chk_fail@plt>
   150b8:	strdeq	r0, [r3], -r8
   150bc:	andeq	sp, r1, r4, lsr #29
   150c0:			; <UNDEFINED> instruction: 0x0001deb0
   150c4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   150c8:	mov	r8, r3
   150cc:	ldr	r7, [pc, #408]	; 1526c <close@plt+0x43a0>
   150d0:	mov	r4, r1
   150d4:	mov	r1, r0
   150d8:	ldr	r0, [r7]
   150dc:	mov	sl, r2
   150e0:	ldr	r9, [sp, #32]
   150e4:	bl	17fb0 <error@@Base+0x31c>
   150e8:	cmp	r8, #1
   150ec:	beq	15218 <close@plt+0x434c>
   150f0:	cmp	r9, #3
   150f4:	ldr	r3, [r7]
   150f8:	beq	15204 <close@plt+0x4338>
   150fc:	mov	r2, #19
   15100:	mov	r1, #1
   15104:	ldr	r0, [pc, #356]	; 15270 <close@plt+0x43a4>
   15108:	bl	10d70 <fwrite@plt>
   1510c:	ldr	r4, [r4]
   15110:	mov	r0, r4
   15114:	bl	10de8 <strlen@plt>
   15118:	add	r0, r0, #1
   1511c:	bl	10da0 <malloc@plt>
   15120:	subs	r5, r0, #0
   15124:	beq	1524c <close@plt+0x4380>
   15128:	ldrb	r6, [r4]
   1512c:	cmp	r6, #0
   15130:	moveq	r3, r5
   15134:	beq	15158 <close@plt+0x428c>
   15138:	bl	10db8 <__ctype_toupper_loc@plt>
   1513c:	mov	r3, r5
   15140:	ldr	r1, [r0]
   15144:	ldr	r2, [r1, r6, lsl #2]
   15148:	strb	r2, [r3], #1
   1514c:	ldrb	r6, [r4, #1]!
   15150:	cmp	r6, #0
   15154:	bne	15144 <close@plt+0x4278>
   15158:	mov	r4, #0
   1515c:	strb	r4, [r3]
   15160:	ldr	r1, [pc, #268]	; 15274 <close@plt+0x43a8>
   15164:	mov	r0, r5
   15168:	bl	10ca4 <strcmp@plt>
   1516c:	cmp	r0, r4
   15170:	beq	151f0 <close@plt+0x4324>
   15174:	ldr	r1, [pc, #252]	; 15278 <close@plt+0x43ac>
   15178:	mov	r0, r5
   1517c:	bl	10ca4 <strcmp@plt>
   15180:	cmp	r0, #0
   15184:	beq	151bc <close@plt+0x42f0>
   15188:	cmp	r8, #1
   1518c:	ldr	r0, [r7]
   15190:	bne	151d8 <close@plt+0x430c>
   15194:	cmp	r9, #3
   15198:	beq	15230 <close@plt+0x4364>
   1519c:	mov	r2, r5
   151a0:	ldr	r1, [pc, #212]	; 1527c <close@plt+0x43b0>
   151a4:	bl	10df4 <fprintf@plt>
   151a8:	cmp	r4, #0
   151ac:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   151b0:	mov	r0, r5
   151b4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   151b8:	b	10ce0 <free@plt>
   151bc:	mov	r0, r5
   151c0:	bl	10ce0 <free@plt>
   151c4:	cmp	r8, #1
   151c8:	mov	r4, #1
   151cc:	ldr	r5, [pc, #172]	; 15280 <close@plt+0x43b4>
   151d0:	ldr	r0, [r7]
   151d4:	beq	15194 <close@plt+0x42c8>
   151d8:	mov	r2, r5
   151dc:	ldr	r1, [pc, #160]	; 15284 <close@plt+0x43b8>
   151e0:	bl	10df4 <fprintf@plt>
   151e4:	cmp	r4, #0
   151e8:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   151ec:	b	151b0 <close@plt+0x42e4>
   151f0:	mov	r0, r5
   151f4:	bl	10ce0 <free@plt>
   151f8:	mov	r4, #1
   151fc:	ldr	r5, [pc, #132]	; 15288 <close@plt+0x43bc>
   15200:	b	15188 <close@plt+0x42bc>
   15204:	mov	r0, r3
   15208:	ldr	r2, [sl]
   1520c:	ldr	r1, [pc, #120]	; 1528c <close@plt+0x43c0>
   15210:	bl	10df4 <fprintf@plt>
   15214:	b	1510c <close@plt+0x4240>
   15218:	ldr	r3, [r7]
   1521c:	mov	r2, #9
   15220:	mov	r1, r8
   15224:	ldr	r0, [pc, #100]	; 15290 <close@plt+0x43c4>
   15228:	bl	10d70 <fwrite@plt>
   1522c:	b	1510c <close@plt+0x4240>
   15230:	ldr	r3, [sl]
   15234:	mov	r2, r5
   15238:	ldr	r1, [pc, #84]	; 15294 <close@plt+0x43c8>
   1523c:	bl	10df4 <fprintf@plt>
   15240:	cmp	r4, #0
   15244:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   15248:	b	151b0 <close@plt+0x42e4>
   1524c:	ldr	r3, [pc, #68]	; 15298 <close@plt+0x43cc>
   15250:	mov	r2, #14
   15254:	mov	r1, #1
   15258:	ldr	r3, [r3]
   1525c:	ldr	r0, [pc, #56]	; 1529c <close@plt+0x43d0>
   15260:	bl	10d70 <fwrite@plt>
   15264:	mov	r0, #1
   15268:	bl	10ddc <exit@plt>
   1526c:	andeq	r1, r3, r8, ror #14
   15270:	strdeq	sp, [r1], -r0
   15274:	andeq	sp, r1, r4, lsl pc
   15278:	andeq	sp, r1, r8, lsl pc
   1527c:	andeq	sp, r1, r4, lsr pc
   15280:	andeq	sp, r1, r4, asr #29
   15284:	andeq	sp, r1, r8, asr #30
   15288:			; <UNDEFINED> instruction: 0x0001debc
   1528c:	ldrdeq	sp, [r1], -r8
   15290:	andeq	sp, r1, ip, asr #29
   15294:	andeq	sp, r1, r0, lsr #30
   15298:	andeq	r1, r3, r8, asr #3
   1529c:	andeq	sp, r1, r4, lsl #30
   152a0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   152a4:	mov	r4, r1
   152a8:	ldr	r6, [r1, #12]
   152ac:	sub	sp, sp, #8
   152b0:	cmp	r6, #0
   152b4:	mov	r8, r2
   152b8:	beq	152e0 <close@plt+0x4414>
   152bc:	cmp	r6, #3
   152c0:	bne	152d8 <close@plt+0x440c>
   152c4:	mov	r3, r2
   152c8:	str	r6, [sp]
   152cc:	add	r2, r1, #8
   152d0:	add	r1, r1, #4
   152d4:	bl	150c4 <close@plt+0x41f8>
   152d8:	add	sp, sp, #8
   152dc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   152e0:	ldr	r5, [pc, #220]	; 153c4 <close@plt+0x44f8>
   152e4:	add	r9, r0, #1
   152e8:	mov	r7, r0
   152ec:	mov	r1, r0
   152f0:	ldr	r0, [r5]
   152f4:	bl	17fb0 <error@@Base+0x31c>
   152f8:	ldr	r3, [r5]
   152fc:	mov	r2, #2
   15300:	mov	r1, #1
   15304:	ldr	r0, [pc, #188]	; 153c8 <close@plt+0x44fc>
   15308:	bl	10d70 <fwrite@plt>
   1530c:	ldr	r0, [r5]
   15310:	mov	r1, r9
   15314:	bl	17fb0 <error@@Base+0x31c>
   15318:	ldr	r2, [r4, #4]
   1531c:	ldr	r0, [r5]
   15320:	ldr	r1, [pc, #164]	; 153cc <close@plt+0x4500>
   15324:	bl	10df4 <fprintf@plt>
   15328:	mov	r1, r9
   1532c:	ldr	r0, [r5]
   15330:	bl	17fb0 <error@@Base+0x31c>
   15334:	add	sl, r7, #2
   15338:	ldr	r2, [r4, #8]
   1533c:	ldr	r0, [r5]
   15340:	ldr	r1, [pc, #136]	; 153d0 <close@plt+0x4504>
   15344:	bl	10df4 <fprintf@plt>
   15348:	ldr	r0, [r5]
   1534c:	mov	r1, sl
   15350:	bl	17fb0 <error@@Base+0x31c>
   15354:	ldr	r2, [r4, #16]
   15358:	ldr	r0, [r5]
   1535c:	ldr	r1, [pc, #112]	; 153d4 <close@plt+0x4508>
   15360:	bl	10df4 <fprintf@plt>
   15364:	mov	r3, r8
   15368:	add	r2, r4, #8
   1536c:	mov	r0, sl
   15370:	add	r1, r4, #4
   15374:	str	r6, [sp]
   15378:	bl	150c4 <close@plt+0x41f8>
   1537c:	mov	r1, r9
   15380:	ldr	r0, [r5]
   15384:	bl	17fb0 <error@@Base+0x31c>
   15388:	ldr	r3, [r5]
   1538c:	mov	r2, #2
   15390:	mov	r1, #1
   15394:	ldr	r0, [pc, #60]	; 153d8 <close@plt+0x450c>
   15398:	bl	10d70 <fwrite@plt>
   1539c:	mov	r1, r7
   153a0:	ldr	r0, [r5]
   153a4:	bl	17fb0 <error@@Base+0x31c>
   153a8:	ldr	r3, [r5]
   153ac:	mov	r2, #2
   153b0:	mov	r1, #1
   153b4:	ldr	r0, [pc, #28]	; 153d8 <close@plt+0x450c>
   153b8:	add	sp, sp, #8
   153bc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   153c0:	b	10d70 <fwrite@plt>
   153c4:	andeq	r1, r3, r8, ror #14
   153c8:	andeq	pc, r1, r4, lsl pc	; <UNPREDICTABLE>
   153cc:	andeq	sp, r1, r4, asr pc
   153d0:	andeq	sp, r1, ip, ror #30
   153d4:	andeq	sp, r1, ip, lsl #31
   153d8:	ldrdeq	r0, [r2], -r8
   153dc:	ldr	r2, [pc, #2476]	; 15d90 <close@plt+0x4ec4>
   153e0:	ldr	r3, [r0, #4]
   153e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   153e8:	sub	sp, sp, #308	; 0x134
   153ec:	ldr	r2, [r2]
   153f0:	cmp	r3, #0
   153f4:	str	r2, [sp, #300]	; 0x12c
   153f8:	beq	154a4 <close@plt+0x45d8>
   153fc:	cmp	r3, #5
   15400:	mov	sl, r0
   15404:	beq	1574c <close@plt+0x4880>
   15408:	cmp	r3, #4
   1540c:	ldr	r4, [r0]
   15410:	bne	154c0 <close@plt+0x45f4>
   15414:	ldr	r5, [r0, #12]
   15418:	mov	r1, r4
   1541c:	mov	r0, r5
   15420:	bl	10ca4 <strcmp@plt>
   15424:	cmp	r0, #0
   15428:	beq	154a4 <close@plt+0x45d8>
   1542c:	ldr	r1, [sl, #16]
   15430:	mov	r0, r5
   15434:	bl	17a90 <close@plt+0x6bc4>
   15438:	clz	r1, r0
   1543c:	lsr	r1, r1, #5
   15440:	b	154c4 <close@plt+0x45f8>
   15444:	ldr	r5, [sl, #32]
   15448:	cmp	r5, #0
   1544c:	beq	15cf8 <close@plt+0x4e2c>
   15450:	ldr	r1, [pc, #2364]	; 15d94 <close@plt+0x4ec8>
   15454:	ldr	r0, [r5, #4]
   15458:	bl	178bc <close@plt+0x69f0>
   1545c:	ldr	r3, [r4]
   15460:	mov	r2, #10
   15464:	mov	r1, #1
   15468:	cmp	r0, #0
   1546c:	ldr	r0, [pc, #2340]	; 15d98 <close@plt+0x4ecc>
   15470:	beq	15bfc <close@plt+0x4d30>
   15474:	bl	10d70 <fwrite@plt>
   15478:	ldr	r3, [r4]
   1547c:	mov	r2, #9
   15480:	mov	r1, #1
   15484:	ldr	r0, [pc, #2320]	; 15d9c <close@plt+0x4ed0>
   15488:	bl	10d70 <fwrite@plt>
   1548c:	ldr	r3, [r4]
   15490:	mov	r2, #3
   15494:	mov	r1, #1
   15498:	ldr	r0, [pc, #2304]	; 15da0 <close@plt+0x4ed4>
   1549c:	bl	10d70 <fwrite@plt>
   154a0:	bl	14a68 <close@plt+0x3b9c>
   154a4:	ldr	r3, [pc, #2276]	; 15d90 <close@plt+0x4ec4>
   154a8:	ldr	r2, [sp, #300]	; 0x12c
   154ac:	ldr	r3, [r3]
   154b0:	cmp	r2, r3
   154b4:	bne	15d70 <close@plt+0x4ea4>
   154b8:	add	sp, sp, #308	; 0x134
   154bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   154c0:	mov	r1, #1
   154c4:	ldr	fp, [pc, #2264]	; 15da4 <close@plt+0x4ed8>
   154c8:	mov	r0, r4
   154cc:	bl	14aa8 <close@plt+0x3bdc>
   154d0:	ldr	r3, [fp]
   154d4:	cmp	r3, #0
   154d8:	beq	15518 <close@plt+0x464c>
   154dc:	ldr	r4, [pc, #2244]	; 15da8 <close@plt+0x4edc>
   154e0:	mov	r2, #25
   154e4:	mov	r1, #1
   154e8:	ldr	r3, [r4]
   154ec:	ldr	r0, [pc, #2232]	; 15dac <close@plt+0x4ee0>
   154f0:	bl	10d70 <fwrite@plt>
   154f4:	ldr	r3, [sl, #4]
   154f8:	sub	r3, r3, #1
   154fc:	cmp	r3, #3
   15500:	ldrls	pc, [pc, r3, lsl #2]
   15504:	b	154a0 <close@plt+0x45d4>
   15508:	andeq	r5, r1, ip, lsr r5
   1550c:	andeq	r5, r1, r0, asr #12
   15510:	andeq	r5, r1, r4, lsl r6
   15514:	andeq	r5, r1, r4, ror #11
   15518:	ldr	r3, [sl, #4]
   1551c:	sub	r3, r3, #1
   15520:	cmp	r3, #3
   15524:	ldrls	pc, [pc, r3, lsl #2]
   15528:	b	154a0 <close@plt+0x45d4>
   1552c:	ldrdeq	r5, [r1], -r4
   15530:	andeq	r5, r1, ip, lsr r6
   15534:	andeq	r5, r1, r0, lsl r6
   15538:	andeq	r5, r1, r4, ror #11
   1553c:	ldr	r3, [fp]
   15540:	cmp	r3, #0
   15544:	beq	15bd4 <close@plt+0x4d08>
   15548:	ldr	r5, [sl, #8]
   1554c:	cmp	r5, #0
   15550:	beq	15804 <close@plt+0x4938>
   15554:	ldr	r3, [r5, #12]
   15558:	cmp	r3, #0
   1555c:	beq	157e0 <close@plt+0x4914>
   15560:	mov	r3, r5
   15564:	b	15574 <close@plt+0x46a8>
   15568:	ldr	r2, [r3, #12]
   1556c:	cmp	r2, #0
   15570:	beq	157e0 <close@plt+0x4914>
   15574:	ldr	r3, [r3, #20]
   15578:	cmp	r3, #0
   1557c:	bne	15568 <close@plt+0x469c>
   15580:	mov	r6, #0
   15584:	b	155a4 <close@plt+0x46d8>
   15588:	ldr	r3, [fp]
   1558c:	cmp	r3, r6
   15590:	ble	1580c <close@plt+0x4940>
   15594:	mov	r6, #0
   15598:	ldr	r5, [r5, #20]
   1559c:	cmp	r5, #0
   155a0:	beq	15cc4 <close@plt+0x4df8>
   155a4:	ldr	r3, [r5]
   155a8:	cmp	r3, #0
   155ac:	bne	15588 <close@plt+0x46bc>
   155b0:	ldr	r0, [r5, #4]
   155b4:	bl	1812c <error@@Base+0x498>
   155b8:	cmp	r0, #0
   155bc:	beq	15588 <close@plt+0x46bc>
   155c0:	ldr	r3, [r5, #12]
   155c4:	cmp	r3, #0
   155c8:	cmpne	r3, #3
   155cc:	bne	15588 <close@plt+0x46bc>
   155d0:	cmp	r3, #3
   155d4:	bne	1580c <close@plt+0x4940>
   155d8:	ldr	r3, [r0, #4]
   155dc:	add	r6, r6, r3
   155e0:	b	15598 <close@plt+0x46cc>
   155e4:	ldr	r1, [sl]
   155e8:	ldr	r3, [sl, #20]
   155ec:	ldr	r2, [pc, #1980]	; 15db0 <close@plt+0x4ee4>
   155f0:	str	r1, [sp, #8]
   155f4:	str	r2, [sp, #4]
   155f8:	str	r3, [sp]
   155fc:	mov	r0, #1
   15600:	ldrd	r2, [sl, #12]
   15604:	ldr	r1, [sl, #8]
   15608:	bl	14d80 <close@plt+0x3eb4>
   1560c:	b	154a0 <close@plt+0x45d4>
   15610:	ldr	r4, [pc, #1936]	; 15da8 <close@plt+0x4edc>
   15614:	ldr	r1, [pc, #1944]	; 15db4 <close@plt+0x4ee8>
   15618:	mov	r0, #1
   1561c:	bl	14bd8 <close@plt+0x3d0c>
   15620:	ldr	r0, [r4]
   15624:	ldr	r2, [pc, #1932]	; 15db8 <close@plt+0x4eec>
   15628:	ldr	r1, [pc, #1932]	; 15dbc <close@plt+0x4ef0>
   1562c:	bl	10df4 <fprintf@plt>
   15630:	mov	r0, #1
   15634:	bl	14c0c <close@plt+0x3d40>
   15638:	b	154a0 <close@plt+0x45d4>
   1563c:	ldr	r4, [pc, #1892]	; 15da8 <close@plt+0x4edc>
   15640:	add	r1, sl, #8
   15644:	mov	r0, #1
   15648:	bl	15024 <close@plt+0x4158>
   1564c:	ldr	r2, [sl, #16]
   15650:	ldr	r1, [pc, #1896]	; 15dc0 <close@plt+0x4ef4>
   15654:	ldr	r0, [r4]
   15658:	bl	10df4 <fprintf@plt>
   1565c:	ldr	r5, [sl, #28]
   15660:	cmp	r5, #0
   15664:	beq	15444 <close@plt+0x4578>
   15668:	ldr	r6, [pc, #1876]	; 15dc4 <close@plt+0x4ef8>
   1566c:	ldr	r9, [pc, #1824]	; 15d94 <close@plt+0x4ec8>
   15670:	ldr	r8, [pc, #1828]	; 15d9c <close@plt+0x4ed0>
   15674:	ldr	fp, [pc, #1868]	; 15dc8 <close@plt+0x4efc>
   15678:	b	1569c <close@plt+0x47d0>
   1567c:	ldr	r3, [r4]
   15680:	mov	r2, #9
   15684:	mov	r1, #1
   15688:	mov	r0, r8
   1568c:	bl	10d70 <fwrite@plt>
   15690:	ldr	r5, [r5, #28]
   15694:	cmp	r5, #0
   15698:	beq	15444 <close@plt+0x4578>
   1569c:	ldr	r2, [r5]
   156a0:	mov	r1, r6
   156a4:	ldr	r0, [r4]
   156a8:	bl	10df4 <fprintf@plt>
   156ac:	ldr	r3, [r5, #4]
   156b0:	cmp	r3, #1
   156b4:	beq	15690 <close@plt+0x47c4>
   156b8:	mov	r1, r9
   156bc:	ldr	r0, [r5, #12]
   156c0:	bl	178bc <close@plt+0x69f0>
   156c4:	cmp	r0, #0
   156c8:	bne	1567c <close@plt+0x47b0>
   156cc:	ldr	r0, [sl]
   156d0:	bl	10de8 <strlen@plt>
   156d4:	mov	r7, r0
   156d8:	ldr	r0, [r5, #16]
   156dc:	bl	10de8 <strlen@plt>
   156e0:	add	r0, r7, r0
   156e4:	add	r0, r0, #15
   156e8:	bl	10da0 <malloc@plt>
   156ec:	ldr	r1, [r5, #20]
   156f0:	mov	r7, r0
   156f4:	ldr	r0, [r5, #12]
   156f8:	bl	17a90 <close@plt+0x6bc4>
   156fc:	ldr	r3, [r5, #16]
   15700:	ldr	r2, [sl]
   15704:	cmp	r0, #0
   15708:	moveq	r1, fp
   1570c:	ldrne	r1, [pc, #1720]	; 15dcc <close@plt+0x4f00>
   15710:	mov	r0, r7
   15714:	bl	10e84 <sprintf@plt>
   15718:	ldr	r0, [r5, #16]
   1571c:	ldr	r3, [r5, #20]
   15720:	ldr	r2, [r5, #12]
   15724:	ldr	r1, [r5, #8]
   15728:	str	r0, [sp, #8]
   1572c:	str	r7, [sp, #4]
   15730:	ldr	r0, [r5, #24]
   15734:	str	r0, [sp]
   15738:	mov	r0, #2
   1573c:	bl	14d80 <close@plt+0x3eb4>
   15740:	mov	r0, r7
   15744:	bl	10ce0 <free@plt>
   15748:	b	1567c <close@plt+0x47b0>
   1574c:	ldr	r6, [r0, #12]
   15750:	cmp	r6, #0
   15754:	beq	154a4 <close@plt+0x45d8>
   15758:	ldr	r7, [pc, #1648]	; 15dd0 <close@plt+0x4f04>
   1575c:	ldr	r4, [r6, #8]
   15760:	cmp	r4, #0
   15764:	bne	15778 <close@plt+0x48ac>
   15768:	b	157d0 <close@plt+0x4904>
   1576c:	ldr	r4, [r4, #28]
   15770:	cmp	r4, #0
   15774:	beq	157d0 <close@plt+0x4904>
   15778:	ldr	r3, [r7]
   1577c:	cmp	r3, #0
   15780:	beq	1576c <close@plt+0x48a0>
   15784:	ldr	r3, [r4, #16]
   15788:	cmp	r3, #1
   1578c:	ble	1576c <close@plt+0x48a0>
   15790:	mov	r1, #1
   15794:	ldr	r0, [r4, #8]
   15798:	bl	14aa8 <close@plt+0x3bdc>
   1579c:	ldr	r5, [r4, #12]
   157a0:	cmp	r5, #0
   157a4:	beq	157c0 <close@plt+0x48f4>
   157a8:	mov	r1, r5
   157ac:	mov	r0, #1
   157b0:	bl	15024 <close@plt+0x4158>
   157b4:	ldr	r5, [r5, #20]
   157b8:	cmp	r5, #0
   157bc:	bne	157a8 <close@plt+0x48dc>
   157c0:	bl	14a68 <close@plt+0x3b9c>
   157c4:	ldr	r4, [r4, #28]
   157c8:	cmp	r4, #0
   157cc:	bne	15778 <close@plt+0x48ac>
   157d0:	ldr	r6, [r6, #12]
   157d4:	cmp	r6, #0
   157d8:	bne	1575c <close@plt+0x4890>
   157dc:	b	154a4 <close@plt+0x45d8>
   157e0:	ldr	r3, [r4]
   157e4:	mov	r2, #8
   157e8:	mov	r1, #1
   157ec:	ldr	r0, [pc, #1504]	; 15dd4 <close@plt+0x4f08>
   157f0:	bl	10d70 <fwrite@plt>
   157f4:	ldr	r5, [sl, #8]
   157f8:	cmp	r5, #0
   157fc:	ldreq	r3, [fp]
   15800:	bne	15580 <close@plt+0x46b4>
   15804:	cmp	r3, #0
   15808:	bge	154a0 <close@plt+0x45d4>
   1580c:	mov	r1, #1
   15810:	ldr	r3, [r4]
   15814:	mov	r2, #34	; 0x22
   15818:	ldr	r0, [pc, #1464]	; 15dd8 <close@plt+0x4f0c>
   1581c:	bl	10d70 <fwrite@plt>
   15820:	ldr	r6, [sl, #8]
   15824:	cmp	r6, #0
   15828:	movne	r0, #1
   1582c:	movne	r1, #0
   15830:	strdne	r0, [sp, #20]
   15834:	beq	15a70 <close@plt+0x4ba4>
   15838:	mov	r5, #0
   1583c:	str	sl, [sp, #28]
   15840:	ldr	sl, [sp, #20]
   15844:	mov	r7, r5
   15848:	mov	r8, r5
   1584c:	mov	r9, r5
   15850:	ldr	r3, [r6]
   15854:	cmp	r3, #0
   15858:	beq	15af0 <close@plt+0x4c24>
   1585c:	cmp	r9, #0
   15860:	beq	15938 <close@plt+0x4a6c>
   15864:	cmp	r7, #0
   15868:	bne	15aa4 <close@plt+0x4bd8>
   1586c:	ldr	r3, [fp]
   15870:	cmp	r3, r8
   15874:	bgt	15acc <close@plt+0x4c00>
   15878:	mov	r1, #2
   1587c:	ldr	r0, [r4]
   15880:	bl	17fb0 <error@@Base+0x31c>
   15884:	mov	r2, r8
   15888:	ldr	r1, [pc, #1356]	; 15ddc <close@plt+0x4f10>
   1588c:	ldr	r0, [r4]
   15890:	bl	10df4 <fprintf@plt>
   15894:	ldr	r1, [r4]
   15898:	mov	r0, #10
   1589c:	bl	10e78 <fputc@plt>
   158a0:	mov	r1, #2
   158a4:	ldr	r0, [r4]
   158a8:	bl	17fb0 <error@@Base+0x31c>
   158ac:	ldr	r3, [r4]
   158b0:	mov	r2, #19
   158b4:	mov	r1, #1
   158b8:	ldr	r0, [pc, #1312]	; 15de0 <close@plt+0x4f14>
   158bc:	bl	10d70 <fwrite@plt>
   158c0:	cmp	r5, r6
   158c4:	beq	15bbc <close@plt+0x4cf0>
   158c8:	mov	r8, r5
   158cc:	mov	r1, r8
   158d0:	mov	r0, #3
   158d4:	bl	15024 <close@plt+0x4158>
   158d8:	ldr	r8, [r8, #20]
   158dc:	cmp	r8, r6
   158e0:	bne	158cc <close@plt+0x4a00>
   158e4:	ldr	r3, [r4]
   158e8:	mov	r2, #12
   158ec:	mov	r1, #1
   158f0:	ldr	r0, [pc, #1260]	; 15de4 <close@plt+0x4f18>
   158f4:	bl	10d70 <fwrite@plt>
   158f8:	mov	r1, r5
   158fc:	mov	r2, sl
   15900:	mov	r0, #2
   15904:	bl	152a0 <close@plt+0x43d4>
   15908:	ldr	r5, [r5, #20]
   1590c:	cmp	r5, r6
   15910:	bne	158f8 <close@plt+0x4a2c>
   15914:	mov	r1, #2
   15918:	ldr	r0, [r4]
   1591c:	bl	17fb0 <error@@Base+0x31c>
   15920:	ldr	r3, [r4]
   15924:	mov	r2, #2
   15928:	mov	r1, #1
   1592c:	ldr	r0, [pc, #1204]	; 15de8 <close@plt+0x4f1c>
   15930:	bl	10d70 <fwrite@plt>
   15934:	mov	r5, r6
   15938:	mov	r0, r7
   1593c:	bl	10ce0 <free@plt>
   15940:	mov	r1, r6
   15944:	mov	r0, #2
   15948:	bl	15024 <close@plt+0x4158>
   1594c:	mov	r7, #0
   15950:	mov	r8, r7
   15954:	mov	r9, r7
   15958:	ldr	r6, [r6, #20]
   1595c:	cmp	r6, #0
   15960:	bne	15850 <close@plt+0x4984>
   15964:	cmp	r9, #0
   15968:	ldr	sl, [sp, #28]
   1596c:	beq	15a14 <close@plt+0x4b48>
   15970:	cmp	r7, #0
   15974:	beq	15c94 <close@plt+0x4dc8>
   15978:	cmp	r8, #0
   1597c:	ldr	r0, [r4]
   15980:	beq	15d24 <close@plt+0x4e58>
   15984:	mov	r3, r7
   15988:	mov	r2, r8
   1598c:	ldr	r1, [pc, #1112]	; 15dec <close@plt+0x4f20>
   15990:	bl	10df4 <fprintf@plt>
   15994:	ldr	r3, [r4]
   15998:	mov	r2, #22
   1599c:	mov	r1, #1
   159a0:	ldr	r0, [pc, #1096]	; 15df0 <close@plt+0x4f24>
   159a4:	bl	10d70 <fwrite@plt>
   159a8:	cmp	r5, #0
   159ac:	beq	15d58 <close@plt+0x4e8c>
   159b0:	mov	r6, r5
   159b4:	mov	r1, r6
   159b8:	mov	r0, #3
   159bc:	bl	15024 <close@plt+0x4158>
   159c0:	ldr	r6, [r6, #20]
   159c4:	cmp	r6, #0
   159c8:	bne	159b4 <close@plt+0x4ae8>
   159cc:	ldr	r3, [r4]
   159d0:	mov	r2, #11
   159d4:	mov	r1, #1
   159d8:	ldr	r0, [pc, #1044]	; 15df4 <close@plt+0x4f28>
   159dc:	bl	10d70 <fwrite@plt>
   159e0:	ldr	r6, [sp, #20]
   159e4:	mov	r1, r5
   159e8:	mov	r2, r6
   159ec:	mov	r0, #3
   159f0:	bl	152a0 <close@plt+0x43d4>
   159f4:	ldr	r5, [r5, #20]
   159f8:	cmp	r5, #0
   159fc:	bne	159e4 <close@plt+0x4b18>
   15a00:	ldr	r3, [r4]
   15a04:	mov	r2, #4
   15a08:	mov	r1, #1
   15a0c:	ldr	r0, [pc, #996]	; 15df8 <close@plt+0x4f2c>
   15a10:	bl	10d70 <fwrite@plt>
   15a14:	ldr	r3, [sp, #20]
   15a18:	cmp	r3, #1
   15a1c:	ldr	r3, [sp, #24]
   15a20:	beq	15a68 <close@plt+0x4b9c>
   15a24:	cmp	r3, #1
   15a28:	bne	15a70 <close@plt+0x4ba4>
   15a2c:	ldr	r3, [r4]
   15a30:	mov	r2, #19
   15a34:	mov	r1, #1
   15a38:	ldr	r0, [pc, #956]	; 15dfc <close@plt+0x4f30>
   15a3c:	bl	10d70 <fwrite@plt>
   15a40:	ldr	r4, [sl, #8]
   15a44:	cmp	r4, #0
   15a48:	beq	154a0 <close@plt+0x45d4>
   15a4c:	mov	r1, r4
   15a50:	mov	r0, #1
   15a54:	bl	15024 <close@plt+0x4158>
   15a58:	ldr	r4, [r4, #20]
   15a5c:	cmp	r4, #0
   15a60:	bne	15a4c <close@plt+0x4b80>
   15a64:	b	154a0 <close@plt+0x45d4>
   15a68:	cmp	r3, #0
   15a6c:	bne	15a2c <close@plt+0x4b60>
   15a70:	ldr	r3, [r4]
   15a74:	mov	r2, #55	; 0x37
   15a78:	mov	r1, #1
   15a7c:	ldr	r0, [pc, #892]	; 15e00 <close@plt+0x4f34>
   15a80:	bl	10d70 <fwrite@plt>
   15a84:	ldr	r6, [sl, #8]
   15a88:	mov	r3, #1
   15a8c:	str	r3, [sp, #24]
   15a90:	cmp	r6, #0
   15a94:	mov	r3, #2
   15a98:	str	r3, [sp, #20]
   15a9c:	bne	15838 <close@plt+0x496c>
   15aa0:	b	15a2c <close@plt+0x4b60>
   15aa4:	mov	r1, #2
   15aa8:	ldr	r0, [r4]
   15aac:	bl	17fb0 <error@@Base+0x31c>
   15ab0:	cmp	r8, #0
   15ab4:	bne	15ba4 <close@plt+0x4cd8>
   15ab8:	mov	r2, r7
   15abc:	ldr	r1, [pc, #832]	; 15e04 <close@plt+0x4f38>
   15ac0:	ldr	r0, [r4]
   15ac4:	bl	10df4 <fprintf@plt>
   15ac8:	b	15894 <close@plt+0x49c8>
   15acc:	cmp	r5, r6
   15ad0:	beq	15938 <close@plt+0x4a6c>
   15ad4:	mov	r1, r5
   15ad8:	mov	r0, #2
   15adc:	bl	15024 <close@plt+0x4158>
   15ae0:	ldr	r5, [r5, #20]
   15ae4:	cmp	r5, r6
   15ae8:	bne	15ad4 <close@plt+0x4c08>
   15aec:	b	15938 <close@plt+0x4a6c>
   15af0:	ldr	r0, [r6, #4]
   15af4:	bl	1812c <error@@Base+0x498>
   15af8:	cmp	r0, #0
   15afc:	beq	1585c <close@plt+0x4990>
   15b00:	ldr	r3, [r6, #12]
   15b04:	cmp	r3, #0
   15b08:	cmpne	r3, #3
   15b0c:	bne	1585c <close@plt+0x4990>
   15b10:	cmp	r9, #0
   15b14:	ldr	r1, [r0, #4]
   15b18:	moveq	r5, r6
   15b1c:	cmp	r3, #3
   15b20:	add	r9, r9, #1
   15b24:	addeq	r8, r8, r1
   15b28:	beq	15958 <close@plt+0x4a8c>
   15b2c:	ldr	r0, [pc, #724]	; 15e08 <close@plt+0x4f3c>
   15b30:	cmp	r7, #0
   15b34:	ldr	r2, [pc, #720]	; 15e0c <close@plt+0x4f40>
   15b38:	movne	r2, r0
   15b3c:	cmp	r1, #1
   15b40:	ldr	r3, [r6, #16]
   15b44:	beq	15c7c <close@plt+0x4db0>
   15b48:	add	r0, sp, #44	; 0x2c
   15b4c:	str	r1, [sp]
   15b50:	ldr	r1, [pc, #696]	; 15e10 <close@plt+0x4f44>
   15b54:	str	r0, [sp, #32]
   15b58:	bl	10e84 <sprintf@plt>
   15b5c:	cmp	r7, #0
   15b60:	beq	15d34 <close@plt+0x4e68>
   15b64:	mov	r0, r7
   15b68:	bl	10de8 <strlen@plt>
   15b6c:	str	r0, [sp, #36]	; 0x24
   15b70:	ldr	r0, [sp, #32]
   15b74:	bl	10de8 <strlen@plt>
   15b78:	ldr	r1, [sp, #36]	; 0x24
   15b7c:	add	r1, r1, r0
   15b80:	add	r1, r1, #1
   15b84:	mov	r0, r7
   15b88:	bl	10d4c <realloc@plt>
   15b8c:	cmp	r0, #0
   15b90:	beq	15d74 <close@plt+0x4ea8>
   15b94:	ldr	r1, [sp, #32]
   15b98:	bl	10d7c <strcat@plt>
   15b9c:	mov	r7, r0
   15ba0:	b	15958 <close@plt+0x4a8c>
   15ba4:	mov	r2, r8
   15ba8:	mov	r3, r7
   15bac:	ldr	r1, [pc, #608]	; 15e14 <close@plt+0x4f48>
   15bb0:	ldr	r0, [r4]
   15bb4:	bl	10df4 <fprintf@plt>
   15bb8:	b	15894 <close@plt+0x49c8>
   15bbc:	ldr	r3, [r4]
   15bc0:	mov	r2, #12
   15bc4:	mov	r1, #1
   15bc8:	ldr	r0, [pc, #532]	; 15de4 <close@plt+0x4f18>
   15bcc:	bl	10d70 <fwrite@plt>
   15bd0:	b	15914 <close@plt+0x4a48>
   15bd4:	ldr	r4, [sl, #8]
   15bd8:	cmp	r4, #0
   15bdc:	beq	154a0 <close@plt+0x45d4>
   15be0:	mov	r1, r4
   15be4:	mov	r0, #1
   15be8:	bl	15024 <close@plt+0x4158>
   15bec:	ldr	r4, [r4, #20]
   15bf0:	cmp	r4, #0
   15bf4:	bne	15be0 <close@plt+0x4d14>
   15bf8:	b	154a0 <close@plt+0x45d4>
   15bfc:	bl	10d70 <fwrite@plt>
   15c00:	ldr	r0, [sl]
   15c04:	bl	10de8 <strlen@plt>
   15c08:	mov	r6, r0
   15c0c:	ldr	r0, [r5, #8]
   15c10:	bl	10de8 <strlen@plt>
   15c14:	add	r0, r6, r0
   15c18:	add	r0, r0, #15
   15c1c:	bl	10da0 <malloc@plt>
   15c20:	ldr	r1, [r5, #12]
   15c24:	mov	r6, r0
   15c28:	ldr	r0, [r5, #4]
   15c2c:	bl	17a90 <close@plt+0x6bc4>
   15c30:	ldr	r2, [sl]
   15c34:	ldr	r3, [r5, #8]
   15c38:	cmp	r0, #0
   15c3c:	mov	r0, r6
   15c40:	ldrne	r1, [pc, #388]	; 15dcc <close@plt+0x4f00>
   15c44:	ldreq	r1, [pc, #380]	; 15dc8 <close@plt+0x4efc>
   15c48:	bl	10e84 <sprintf@plt>
   15c4c:	ldr	r0, [r5, #8]
   15c50:	ldr	r3, [r5, #12]
   15c54:	ldm	r5, {r1, r2}
   15c58:	str	r0, [sp, #8]
   15c5c:	str	r6, [sp, #4]
   15c60:	ldr	r0, [r5, #16]
   15c64:	str	r0, [sp]
   15c68:	mov	r0, #2
   15c6c:	bl	14d80 <close@plt+0x3eb4>
   15c70:	mov	r0, r6
   15c74:	bl	10ce0 <free@plt>
   15c78:	b	15478 <close@plt+0x45ac>
   15c7c:	add	r1, sp, #44	; 0x2c
   15c80:	str	r1, [sp, #32]
   15c84:	mov	r0, r1
   15c88:	ldr	r1, [pc, #392]	; 15e18 <close@plt+0x4f4c>
   15c8c:	bl	10e84 <sprintf@plt>
   15c90:	b	15b5c <close@plt+0x4c90>
   15c94:	ldr	r3, [fp]
   15c98:	cmp	r3, r8
   15c9c:	ble	15d44 <close@plt+0x4e78>
   15ca0:	cmp	r5, #0
   15ca4:	beq	15a14 <close@plt+0x4b48>
   15ca8:	mov	r1, r5
   15cac:	mov	r0, #2
   15cb0:	bl	15024 <close@plt+0x4158>
   15cb4:	ldr	r5, [r5, #20]
   15cb8:	cmp	r5, #0
   15cbc:	bne	15ca8 <close@plt+0x4ddc>
   15cc0:	b	15a14 <close@plt+0x4b48>
   15cc4:	ldr	r3, [fp]
   15cc8:	cmp	r6, r3
   15ccc:	bgt	1580c <close@plt+0x4940>
   15cd0:	ldr	r4, [sl, #8]
   15cd4:	cmp	r4, #0
   15cd8:	beq	154a0 <close@plt+0x45d4>
   15cdc:	mov	r1, r4
   15ce0:	mov	r0, #1
   15ce4:	bl	15024 <close@plt+0x4158>
   15ce8:	ldr	r4, [r4, #20]
   15cec:	cmp	r4, #0
   15cf0:	bne	15cdc <close@plt+0x4e10>
   15cf4:	b	154a0 <close@plt+0x45d4>
   15cf8:	ldr	r3, [r4]
   15cfc:	mov	r2, #10
   15d00:	mov	r1, #1
   15d04:	ldr	r0, [pc, #140]	; 15d98 <close@plt+0x4ecc>
   15d08:	bl	10d70 <fwrite@plt>
   15d0c:	ldr	r3, [r4]
   15d10:	mov	r2, #16
   15d14:	mov	r1, #1
   15d18:	ldr	r0, [pc, #252]	; 15e1c <close@plt+0x4f50>
   15d1c:	bl	10d70 <fwrite@plt>
   15d20:	b	1548c <close@plt+0x45c0>
   15d24:	mov	r2, r7
   15d28:	ldr	r1, [pc, #240]	; 15e20 <close@plt+0x4f54>
   15d2c:	bl	10df4 <fprintf@plt>
   15d30:	b	15994 <close@plt+0x4ac8>
   15d34:	ldr	r0, [sp, #32]
   15d38:	bl	10d1c <strdup@plt>
   15d3c:	mov	r7, r0
   15d40:	b	15958 <close@plt+0x4a8c>
   15d44:	mov	r2, r8
   15d48:	ldr	r1, [pc, #212]	; 15e24 <close@plt+0x4f58>
   15d4c:	ldr	r0, [r4]
   15d50:	bl	10df4 <fprintf@plt>
   15d54:	b	15994 <close@plt+0x4ac8>
   15d58:	ldr	r3, [r4]
   15d5c:	mov	r2, #11
   15d60:	mov	r1, #1
   15d64:	ldr	r0, [pc, #136]	; 15df4 <close@plt+0x4f28>
   15d68:	bl	10d70 <fwrite@plt>
   15d6c:	b	15a00 <close@plt+0x4b34>
   15d70:	bl	10d28 <__stack_chk_fail@plt>
   15d74:	ldr	r3, [pc, #172]	; 15e28 <close@plt+0x4f5c>
   15d78:	mov	r2, #25
   15d7c:	mov	r1, #1
   15d80:	ldr	r3, [r3]
   15d84:	ldr	r0, [pc, #160]	; 15e2c <close@plt+0x4f60>
   15d88:	bl	10d70 <fwrite@plt>
   15d8c:	bl	17c50 <close@plt+0x6d84>
   15d90:	strdeq	r0, [r3], -r8
   15d94:	andeq	sp, r1, r4, ror #22
   15d98:	andeq	lr, r1, ip
   15d9c:	andeq	lr, r1, r0
   15da0:	andeq	r0, r2, r4, ror #19
   15da4:	muleq	r3, r8, r1
   15da8:	andeq	r1, r3, r8, ror #14
   15dac:	andeq	sp, r1, r0, lsr #31
   15db0:	andeq	lr, r1, ip, lsr r2
   15db4:	andeq	lr, r1, ip, lsr #32
   15db8:	andeq	lr, r1, r4, lsr r0
   15dbc:	andeq	sp, r1, ip, lsr lr
   15dc0:			; <UNDEFINED> instruction: 0x0001dfbc
   15dc4:	ldrdeq	sp, [r1], -r4
   15dc8:	strdeq	sp, [r1], -r0
   15dcc:	andeq	sp, r1, r0, ror #31
   15dd0:	andeq	r1, r3, r4, lsr r3
   15dd4:	andeq	lr, r1, r4, asr #32
   15dd8:	andeq	lr, r1, r0, asr r0
   15ddc:	andeq	lr, r1, r4, asr #4
   15de0:	andeq	lr, r1, ip, asr #2
   15de4:	andeq	lr, r1, r4, lsl #5
   15de8:	ldrdeq	r0, [r2], -r8
   15dec:	andeq	lr, r1, ip, asr #3
   15df0:	andeq	lr, r1, r8, lsl #4
   15df4:	andeq	lr, r1, r8, ror r2
   15df8:	andeq	lr, r1, r0, lsr #4
   15dfc:	andeq	lr, r1, r8, lsr #4
   15e00:	andeq	lr, r1, r4, ror r0
   15e04:	ldrdeq	lr, [r1], -ip
   15e08:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15e0c:	andeq	pc, r1, ip, lsr pc	; <UNPREDICTABLE>
   15e10:	andeq	lr, r1, ip, lsr #1
   15e14:	andeq	lr, r1, r0, lsl r1
   15e18:	strheq	lr, [r1], -r8
   15e1c:	andeq	lr, r1, r8, lsl r0
   15e20:	muleq	r1, r4, r1
   15e24:	andeq	lr, r1, r0, ror #2
   15e28:	andeq	r1, r3, r8, asr #3
   15e2c:	andeq	lr, r1, r0, asr #1
   15e30:	push	{r4, r5, r6, r7, lr}
   15e34:	mov	r5, r0
   15e38:	ldr	r4, [pc, #560]	; 16070 <close@plt+0x51a4>
   15e3c:	sub	sp, sp, #28
   15e40:	mov	r0, #0
   15e44:	ldr	r3, [r4]
   15e48:	str	r0, [r5]
   15e4c:	add	r0, sp, #4
   15e50:	str	r3, [sp, #20]
   15e54:	mov	r6, r1
   15e58:	mov	r7, r2
   15e5c:	bl	16d38 <close@plt+0x5e6c>
   15e60:	ldr	r3, [sp, #4]
   15e64:	cmp	r3, #35	; 0x23
   15e68:	ldrls	pc, [pc, r3, lsl #2]
   15e6c:	b	16064 <close@plt+0x5198>
   15e70:	andeq	r5, r1, r4, lsl pc
   15e74:	andeq	r6, r1, r4, rrx
   15e78:	andeq	r6, r1, r4, rrx
   15e7c:	andeq	r6, r1, r4, rrx
   15e80:	andeq	r6, r1, r4, rrx
   15e84:	andeq	r6, r1, r4, rrx
   15e88:	andeq	r6, r1, r4, rrx
   15e8c:	andeq	r6, r1, r4, rrx
   15e90:	andeq	r6, r1, r4, rrx
   15e94:	andeq	r6, r1, r4, rrx
   15e98:	andeq	r6, r1, r4, rrx
   15e9c:	andeq	r6, r1, r4, rrx
   15ea0:	andeq	r6, r1, r4, rrx
   15ea4:	andeq	r6, r1, r4, rrx
   15ea8:	andeq	r6, r1, r4, rrx
   15eac:	andeq	r6, r1, r4, rrx
   15eb0:	andeq	r6, r1, r4, rrx
   15eb4:	andeq	r5, r1, r0, lsl #30
   15eb8:	andeq	r5, r1, r0, lsl #30
   15ebc:	andeq	r6, r1, r4, rrx
   15ec0:	andeq	r6, r1, r4, rrx
   15ec4:	andeq	r6, r1, r4, rrx
   15ec8:	andeq	r5, r1, r0, lsl #30
   15ecc:	andeq	r6, r1, r4, rrx
   15ed0:	andeq	r5, r1, r4, lsl pc
   15ed4:	andeq	r5, r1, r8, lsl #31
   15ed8:	andeq	r5, r1, r0, lsr #31
   15edc:			; <UNDEFINED> instruction: 0x00015fb8
   15ee0:	andeq	r5, r1, r4, lsr pc
   15ee4:	andeq	r5, r1, r4, lsl pc
   15ee8:	andeq	r5, r1, r4, lsl pc
   15eec:	andeq	r5, r1, r4, lsl pc
   15ef0:	andeq	r5, r1, r4, lsl pc
   15ef4:	andeq	r5, r1, r4, lsl pc
   15ef8:	andeq	r5, r1, r4, lsl pc
   15efc:	andeq	r5, r1, r4, ror pc
   15f00:	ldr	r3, [sp, #8]
   15f04:	add	r1, sp, #4
   15f08:	str	r3, [r5]
   15f0c:	mov	r0, #0
   15f10:	bl	1767c <close@plt+0x67b0>
   15f14:	ldr	r3, [sp, #8]
   15f18:	str	r3, [r6]
   15f1c:	ldr	r2, [sp, #20]
   15f20:	ldr	r3, [r4]
   15f24:	cmp	r2, r3
   15f28:	bne	1606c <close@plt+0x51a0>
   15f2c:	add	sp, sp, #28
   15f30:	pop	{r4, r5, r6, r7, pc}
   15f34:	add	r0, sp, #12
   15f38:	bl	17760 <close@plt+0x6894>
   15f3c:	ldr	r3, [sp, #12]
   15f40:	sub	r3, r3, #24
   15f44:	cmp	r3, #8
   15f48:	ldrls	pc, [pc, r3, lsl #2]
   15f4c:	b	16058 <close@plt+0x518c>
   15f50:	andeq	r6, r1, r4, asr #32
   15f54:	andeq	r6, r1, r4, lsr #32
   15f58:	andeq	r6, r1, r4
   15f5c:	andeq	r5, r1, r4, ror #31
   15f60:	andeq	r6, r1, r8, asr r0
   15f64:	andeq	r6, r1, r8, asr r0
   15f68:	andeq	r6, r1, r8, asr r0
   15f6c:	andeq	r6, r1, r8, asr r0
   15f70:	ldrdeq	r5, [r1], -r0
   15f74:	cmp	r7, #2
   15f78:	cmpne	r7, #5
   15f7c:	beq	15f14 <close@plt+0x5048>
   15f80:	ldr	r0, [pc, #236]	; 16074 <close@plt+0x51a8>
   15f84:	bl	17c94 <error@@Base>
   15f88:	ldr	r3, [pc, #232]	; 16078 <close@plt+0x51ac>
   15f8c:	add	r1, sp, #4
   15f90:	str	r3, [r6]
   15f94:	mov	r0, #24
   15f98:	bl	17788 <close@plt+0x68bc>
   15f9c:	b	15f1c <close@plt+0x5050>
   15fa0:	ldr	r3, [pc, #212]	; 1607c <close@plt+0x51b0>
   15fa4:	add	r1, sp, #4
   15fa8:	str	r3, [r6]
   15fac:	mov	r0, #24
   15fb0:	bl	17788 <close@plt+0x68bc>
   15fb4:	b	15f1c <close@plt+0x5050>
   15fb8:	ldr	r3, [pc, #192]	; 16080 <close@plt+0x51b4>
   15fbc:	add	r1, sp, #4
   15fc0:	str	r3, [r6]
   15fc4:	mov	r0, #24
   15fc8:	bl	17788 <close@plt+0x68bc>
   15fcc:	b	15f1c <close@plt+0x5050>
   15fd0:	add	r0, sp, #12
   15fd4:	bl	16d38 <close@plt+0x5e6c>
   15fd8:	ldr	r3, [pc, #164]	; 16084 <close@plt+0x51b8>
   15fdc:	str	r3, [r6]
   15fe0:	b	15f1c <close@plt+0x5050>
   15fe4:	add	r0, sp, #12
   15fe8:	bl	16d38 <close@plt+0x5e6c>
   15fec:	ldr	r3, [pc, #148]	; 16088 <close@plt+0x51bc>
   15ff0:	add	r1, sp, #12
   15ff4:	str	r3, [r6]
   15ff8:	mov	r0, #24
   15ffc:	bl	17788 <close@plt+0x68bc>
   16000:	b	15f1c <close@plt+0x5050>
   16004:	add	r0, sp, #12
   16008:	bl	16d38 <close@plt+0x5e6c>
   1600c:	ldr	r3, [pc, #120]	; 1608c <close@plt+0x51c0>
   16010:	add	r1, sp, #12
   16014:	str	r3, [r6]
   16018:	mov	r0, #24
   1601c:	bl	17788 <close@plt+0x68bc>
   16020:	b	15f1c <close@plt+0x5050>
   16024:	add	r0, sp, #12
   16028:	bl	16d38 <close@plt+0x5e6c>
   1602c:	ldr	r3, [pc, #92]	; 16090 <close@plt+0x51c4>
   16030:	add	r1, sp, #12
   16034:	str	r3, [r6]
   16038:	mov	r0, #24
   1603c:	bl	17788 <close@plt+0x68bc>
   16040:	b	15f1c <close@plt+0x5050>
   16044:	add	r0, sp, #12
   16048:	bl	16d38 <close@plt+0x5e6c>
   1604c:	ldr	r3, [pc, #64]	; 16094 <close@plt+0x51c8>
   16050:	str	r3, [r6]
   16054:	b	15f1c <close@plt+0x5050>
   16058:	ldr	r3, [pc, #52]	; 16094 <close@plt+0x51c8>
   1605c:	str	r3, [r6]
   16060:	b	15f1c <close@plt+0x5050>
   16064:	ldr	r0, [pc, #44]	; 16098 <close@plt+0x51cc>
   16068:	bl	17c94 <error@@Base>
   1606c:	bl	10d28 <__stack_chk_fail@plt>
   16070:	strdeq	r0, [r3], -r8
   16074:	strdeq	lr, [r1], -r0
   16078:	muleq	r1, r0, r4
   1607c:	andeq	sp, r1, r8, lsl #9
   16080:	andeq	lr, r1, r8, ror #5
   16084:	ldrdeq	lr, [r1], -r4
   16088:	ldrdeq	lr, [r1], -ip
   1608c:	andeq	sp, r1, r8, lsr #9
   16090:			; <UNDEFINED> instruction: 0x0001d4b0
   16094:	andeq	sp, r1, r0, lsr #9
   16098:	andeq	lr, r1, ip, lsr r3
   1609c:	push	{r4, r5, r6, r7, r8, r9, lr}
   160a0:	sub	sp, sp, #1040	; 0x410
   160a4:	ldr	r7, [pc, #516]	; 162b0 <close@plt+0x53e4>
   160a8:	sub	sp, sp, #4
   160ac:	cmp	r1, #5
   160b0:	ldr	r3, [r7]
   160b4:	mov	r8, r1
   160b8:	add	r5, sp, #16
   160bc:	mov	r4, r0
   160c0:	mov	r9, r2
   160c4:	str	r3, [sp, #1036]	; 0x40c
   160c8:	addne	r6, sp, #4
   160cc:	beq	1622c <close@plt+0x5360>
   160d0:	mov	r2, r8
   160d4:	add	r1, r4, #4
   160d8:	mov	r0, r4
   160dc:	bl	15e30 <close@plt+0x4f64>
   160e0:	mov	r3, #3
   160e4:	str	r3, [r4, #12]
   160e8:	mov	r1, r6
   160ec:	mov	r0, #0
   160f0:	bl	17788 <close@plt+0x68bc>
   160f4:	sub	r5, r5, #4
   160f8:	cmp	r0, #0
   160fc:	bne	1621c <close@plt+0x5350>
   16100:	mov	r3, r9
   16104:	mov	r0, r5
   16108:	ldr	r2, [pc, #420]	; 162b4 <close@plt+0x53e8>
   1610c:	ldr	r1, [pc, #420]	; 162b8 <close@plt+0x53ec>
   16110:	bl	10e84 <sprintf@plt>
   16114:	mov	r0, r5
   16118:	bl	10d1c <strdup@plt>
   1611c:	ldr	r1, [pc, #408]	; 162bc <close@plt+0x53f0>
   16120:	str	r0, [r4, #8]
   16124:	ldr	r0, [r4, #4]
   16128:	bl	178bc <close@plt+0x69f0>
   1612c:	cmp	r0, #0
   16130:	bne	16200 <close@plt+0x5334>
   16134:	ldr	r1, [pc, #388]	; 162c0 <close@plt+0x53f4>
   16138:	ldr	r0, [r4, #4]
   1613c:	bl	178bc <close@plt+0x69f0>
   16140:	cmp	r0, #0
   16144:	bne	16298 <close@plt+0x53cc>
   16148:	mov	r1, r6
   1614c:	mov	r0, #11
   16150:	bl	17788 <close@plt+0x68bc>
   16154:	cmp	r0, #0
   16158:	beq	16188 <close@plt+0x52bc>
   1615c:	ldr	r1, [pc, #352]	; 162c4 <close@plt+0x53f8>
   16160:	ldr	r0, [r4, #4]
   16164:	bl	178bc <close@plt+0x69f0>
   16168:	cmp	r0, #0
   1616c:	bne	162a0 <close@plt+0x53d4>
   16170:	mov	r3, #2
   16174:	str	r3, [r4, #12]
   16178:	mov	r1, r6
   1617c:	bl	17788 <close@plt+0x68bc>
   16180:	cmp	r0, #0
   16184:	bne	16264 <close@plt+0x5398>
   16188:	mov	r1, r6
   1618c:	mov	r0, #9
   16190:	bl	17788 <close@plt+0x68bc>
   16194:	cmp	r0, #0
   16198:	beq	161d4 <close@plt+0x5308>
   1619c:	ldr	r1, [pc, #288]	; 162c4 <close@plt+0x53f8>
   161a0:	ldr	r0, [r4, #4]
   161a4:	bl	178bc <close@plt+0x69f0>
   161a8:	cmp	r0, #0
   161ac:	beq	162a8 <close@plt+0x53dc>
   161b0:	mov	r3, #1
   161b4:	str	r3, [r4, #12]
   161b8:	mov	r1, r6
   161bc:	mov	r0, #10
   161c0:	bl	17788 <close@plt+0x68bc>
   161c4:	cmp	r0, #0
   161c8:	beq	16274 <close@plt+0x53a8>
   161cc:	ldr	r3, [pc, #244]	; 162c8 <close@plt+0x53fc>
   161d0:	str	r3, [r4, #16]
   161d4:	ldr	r1, [pc, #232]	; 162c4 <close@plt+0x53f8>
   161d8:	ldr	r0, [r4, #4]
   161dc:	bl	178bc <close@plt+0x69f0>
   161e0:	cmp	r0, #0
   161e4:	beq	16200 <close@plt+0x5334>
   161e8:	ldr	r3, [r4, #12]
   161ec:	cmp	r3, #1
   161f0:	movne	r3, #1
   161f4:	ldrne	r2, [pc, #204]	; 162c8 <close@plt+0x53fc>
   161f8:	strne	r3, [r4, #12]
   161fc:	strne	r2, [r4, #16]
   16200:	ldr	r2, [sp, #1036]	; 0x40c
   16204:	ldr	r3, [r7]
   16208:	cmp	r2, r3
   1620c:	bne	16294 <close@plt+0x53c8>
   16210:	add	sp, sp, #1040	; 0x410
   16214:	add	sp, sp, #4
   16218:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1621c:	mov	r0, r5
   16220:	ldr	r1, [sp, #8]
   16224:	bl	10d94 <strcpy@plt>
   16228:	b	16114 <close@plt+0x5248>
   1622c:	sub	r6, r5, #12
   16230:	mov	r0, r6
   16234:	bl	17760 <close@plt+0x6894>
   16238:	ldr	r3, [sp, #4]
   1623c:	cmp	r3, #4
   16240:	bne	160d0 <close@plt+0x5204>
   16244:	ldr	r1, [pc, #112]	; 162bc <close@plt+0x53f0>
   16248:	mov	r3, #0
   1624c:	mov	r2, #3
   16250:	str	r1, [r4, #4]
   16254:	str	r2, [r4, #12]
   16258:	str	r3, [r4]
   1625c:	str	r3, [r4, #8]
   16260:	b	16200 <close@plt+0x5334>
   16264:	ldr	r0, [sp, #8]
   16268:	bl	10d1c <strdup@plt>
   1626c:	str	r0, [r4, #8]
   16270:	b	16188 <close@plt+0x52bc>
   16274:	mov	r0, r6
   16278:	bl	1772c <close@plt+0x6860>
   1627c:	ldr	r3, [sp, #8]
   16280:	mov	r1, r6
   16284:	str	r3, [r4, #16]
   16288:	mov	r0, #10
   1628c:	bl	1767c <close@plt+0x67b0>
   16290:	b	161d4 <close@plt+0x5308>
   16294:	bl	10d28 <__stack_chk_fail@plt>
   16298:	ldr	r0, [pc, #44]	; 162cc <close@plt+0x5400>
   1629c:	bl	17c94 <error@@Base>
   162a0:	ldr	r0, [pc, #40]	; 162d0 <close@plt+0x5404>
   162a4:	bl	17c94 <error@@Base>
   162a8:	ldr	r0, [pc, #36]	; 162d4 <close@plt+0x5408>
   162ac:	bl	17c94 <error@@Base>
   162b0:	strdeq	r0, [r3], -r8
   162b4:	andeq	lr, r1, r4, asr r3
   162b8:	andeq	lr, r1, r8, asr r3
   162bc:	andeq	sp, r1, r4, ror #22
   162c0:	muleq	r1, r4, fp
   162c4:	andeq	lr, r1, r4, lsl #16
   162c8:	strdeq	lr, [r1], -r8
   162cc:	andeq	lr, r1, r0, ror #6
   162d0:	andeq	lr, r1, r0, lsl #7
   162d4:			; <UNDEFINED> instruction: 0x0001e3b4
   162d8:	push	{r4, r5, r6, r7, lr}
   162dc:	mov	r5, r0
   162e0:	ldr	r6, [pc, #148]	; 1637c <close@plt+0x54b0>
   162e4:	ldr	r4, [pc, #148]	; 16380 <close@plt+0x54b4>
   162e8:	ldr	r3, [pc, #148]	; 16384 <close@plt+0x54b8>
   162ec:	sub	sp, sp, #108	; 0x6c
   162f0:	ldr	r2, [r6]
   162f4:	mov	r7, r1
   162f8:	str	r2, [sp, #100]	; 0x64
   162fc:	mov	r1, r3
   16300:	mov	r0, r5
   16304:	bl	10ca4 <strcmp@plt>
   16308:	cmp	r0, #0
   1630c:	beq	16360 <close@plt+0x5494>
   16310:	ldr	r3, [r4], #4
   16314:	cmp	r3, #0
   16318:	bne	162fc <close@plt+0x5430>
   1631c:	cmp	r7, #0
   16320:	beq	16348 <close@plt+0x547c>
   16324:	ldr	r4, [pc, #92]	; 16388 <close@plt+0x54bc>
   16328:	ldr	r1, [pc, #92]	; 1638c <close@plt+0x54c0>
   1632c:	mov	r0, r5
   16330:	bl	10ca4 <strcmp@plt>
   16334:	cmp	r0, #0
   16338:	beq	16360 <close@plt+0x5494>
   1633c:	ldr	r1, [r4], #4
   16340:	cmp	r1, #0
   16344:	bne	1632c <close@plt+0x5460>
   16348:	ldr	r2, [sp, #100]	; 0x64
   1634c:	ldr	r3, [r6]
   16350:	cmp	r2, r3
   16354:	bne	16378 <close@plt+0x54ac>
   16358:	add	sp, sp, #108	; 0x6c
   1635c:	pop	{r4, r5, r6, r7, pc}
   16360:	mov	r2, r5
   16364:	mov	r0, sp
   16368:	ldr	r1, [pc, #32]	; 16390 <close@plt+0x54c4>
   1636c:	bl	10e84 <sprintf@plt>
   16370:	mov	r0, sp
   16374:	bl	17c94 <error@@Base>
   16378:	bl	10d28 <__stack_chk_fail@plt>
   1637c:	strdeq	r0, [r3], -r8
   16380:	muleq	r1, r8, r2
   16384:	andeq	sp, r1, r8, asr lr
   16388:	andeq	lr, r1, ip, asr #5
   1638c:	muleq	r1, r4, fp
   16390:	strdeq	lr, [r1], -ip
   16394:	push	{r4, r5, r6, lr}
   16398:	sub	sp, sp, #16
   1639c:	ldr	r5, [pc, #408]	; 1653c <close@plt+0x5670>
   163a0:	mov	r4, r0
   163a4:	mov	r2, r1
   163a8:	ldr	r3, [r5]
   163ac:	add	r1, r0, #4
   163b0:	str	r3, [sp, #12]
   163b4:	bl	15e30 <close@plt+0x4f64>
   163b8:	mov	r3, #3
   163bc:	str	r3, [r4, #12]
   163c0:	ldr	r0, [r4, #4]
   163c4:	ldr	r1, [pc, #372]	; 16540 <close@plt+0x5674>
   163c8:	bl	178bc <close@plt+0x69f0>
   163cc:	subs	r6, r0, #0
   163d0:	beq	163ec <close@plt+0x5520>
   163d4:	ldr	r2, [sp, #12]
   163d8:	ldr	r3, [r5]
   163dc:	cmp	r2, r3
   163e0:	bne	16530 <close@plt+0x5664>
   163e4:	add	sp, sp, #16
   163e8:	pop	{r4, r5, r6, pc}
   163ec:	mov	r1, r6
   163f0:	ldr	r0, [r4, #4]
   163f4:	bl	162d8 <close@plt+0x540c>
   163f8:	add	r2, sp, #4
   163fc:	mov	r1, r6
   16400:	mov	r0, #11
   16404:	bl	176a4 <close@plt+0x67d8>
   16408:	ldr	r3, [sp, #4]
   1640c:	cmp	r3, #11
   16410:	beq	164f8 <close@plt+0x562c>
   16414:	ldr	r3, [sp, #8]
   16418:	add	r1, sp, #4
   1641c:	str	r3, [r4, #8]
   16420:	mov	r0, #7
   16424:	bl	17788 <close@plt+0x68bc>
   16428:	cmp	r0, #0
   1642c:	beq	164b0 <close@plt+0x55e4>
   16430:	ldr	r3, [r4, #12]
   16434:	cmp	r3, #2
   16438:	beq	16534 <close@plt+0x5668>
   1643c:	mov	r3, #0
   16440:	str	r3, [r4, #12]
   16444:	add	r0, sp, #4
   16448:	bl	1772c <close@plt+0x6860>
   1644c:	ldr	r3, [sp, #8]
   16450:	add	r1, sp, #4
   16454:	str	r3, [r4, #16]
   16458:	mov	r0, #8
   1645c:	bl	1767c <close@plt+0x67b0>
   16460:	ldr	r1, [pc, #220]	; 16544 <close@plt+0x5678>
   16464:	ldr	r0, [r4, #4]
   16468:	bl	178bc <close@plt+0x69f0>
   1646c:	cmp	r0, #0
   16470:	beq	16488 <close@plt+0x55bc>
   16474:	ldr	r3, [r4, #12]
   16478:	cmp	r3, #1
   1647c:	bls	163d4 <close@plt+0x5508>
   16480:	ldr	r0, [pc, #192]	; 16548 <close@plt+0x567c>
   16484:	bl	17c94 <error@@Base>
   16488:	ldr	r1, [pc, #188]	; 1654c <close@plt+0x5680>
   1648c:	ldr	r0, [r4, #4]
   16490:	bl	178bc <close@plt+0x69f0>
   16494:	cmp	r0, #0
   16498:	beq	163d4 <close@plt+0x5508>
   1649c:	ldr	r3, [r4, #12]
   164a0:	cmp	r3, #1
   164a4:	beq	163d4 <close@plt+0x5508>
   164a8:	ldr	r0, [pc, #160]	; 16550 <close@plt+0x5684>
   164ac:	bl	17c94 <error@@Base>
   164b0:	add	r1, sp, #4
   164b4:	mov	r0, #9
   164b8:	bl	17788 <close@plt+0x68bc>
   164bc:	cmp	r0, #0
   164c0:	beq	16460 <close@plt+0x5594>
   164c4:	ldr	r3, [r4, #12]
   164c8:	cmp	r3, #2
   164cc:	beq	16534 <close@plt+0x5668>
   164d0:	mov	r3, #1
   164d4:	str	r3, [r4, #12]
   164d8:	add	r1, sp, #4
   164dc:	mov	r0, #10
   164e0:	bl	17788 <close@plt+0x68bc>
   164e4:	cmp	r0, #0
   164e8:	beq	16510 <close@plt+0x5644>
   164ec:	ldr	r3, [pc, #96]	; 16554 <close@plt+0x5688>
   164f0:	str	r3, [r4, #16]
   164f4:	b	16460 <close@plt+0x5594>
   164f8:	mov	r3, #2
   164fc:	mov	r0, r6
   16500:	str	r3, [r4, #12]
   16504:	add	r1, sp, #4
   16508:	bl	1767c <close@plt+0x67b0>
   1650c:	b	16414 <close@plt+0x5548>
   16510:	add	r0, sp, #4
   16514:	bl	1772c <close@plt+0x6860>
   16518:	ldr	r3, [sp, #8]
   1651c:	add	r1, sp, #4
   16520:	str	r3, [r4, #16]
   16524:	mov	r0, #10
   16528:	bl	1767c <close@plt+0x67b0>
   1652c:	b	16460 <close@plt+0x5594>
   16530:	bl	10d28 <__stack_chk_fail@plt>
   16534:	ldr	r0, [pc, #28]	; 16558 <close@plt+0x568c>
   16538:	bl	17c94 <error@@Base>
   1653c:	strdeq	r0, [r3], -r8
   16540:	andeq	sp, r1, r4, ror #22
   16544:	muleq	r1, r4, fp
   16548:	andeq	lr, r1, r0, ror r4
   1654c:	andeq	lr, r1, r4, lsl #16
   16550:	andeq	lr, r1, r0, ror #8
   16554:	strdeq	lr, [r1], -r8
   16558:	andeq	lr, r1, r0, lsr r4
   1655c:	ldr	r3, [pc, #1968]	; 16d14 <close@plt+0x5e48>
   16560:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16564:	sub	sp, sp, #60	; 0x3c
   16568:	ldr	r3, [r3]
   1656c:	mov	r0, #36	; 0x24
   16570:	str	r3, [sp, #52]	; 0x34
   16574:	bl	10da0 <malloc@plt>
   16578:	mov	sl, r0
   1657c:	add	r0, sp, #16
   16580:	bl	16d38 <close@plt+0x5e6c>
   16584:	ldr	r3, [sp, #16]
   16588:	sub	r3, r3, #16
   1658c:	cmp	r3, #22
   16590:	ldrls	pc, [pc, r3, lsl #2]
   16594:	b	16cf8 <close@plt+0x5e2c>
   16598:	andeq	r6, r1, r0, lsr #12
   1659c:	andeq	r6, r1, ip, ror r6
   165a0:	andeq	r6, r1, ip, lsl r7
   165a4:	strdeq	r6, [r1], -r8
   165a8:	strdeq	r6, [r1], -r8
   165ac:	strdeq	r6, [r1], -r8
   165b0:			; <UNDEFINED> instruction: 0x000168b0
   165b4:	andeq	r6, r1, ip, ror r9
   165b8:	strdeq	r6, [r1], -r8
   165bc:	strdeq	r6, [r1], -r8
   165c0:	strdeq	r6, [r1], -r8
   165c4:	strdeq	r6, [r1], -r8
   165c8:	strdeq	r6, [r1], -r8
   165cc:	strdeq	r6, [r1], -r8
   165d0:	strdeq	r6, [r1], -r8
   165d4:	strdeq	r6, [r1], -r8
   165d8:	strdeq	r6, [r1], -r8
   165dc:	strdeq	r6, [r1], -r8
   165e0:	strdeq	r6, [r1], -r8
   165e4:	strdeq	r6, [r1], -r8
   165e8:			; <UNDEFINED> instruction: 0x000169bc
   165ec:	strdeq	r6, [r1], -r8
   165f0:	strdeq	r6, [r1], -r4
   165f4:	mov	r0, sl
   165f8:	bl	10ce0 <free@plt>
   165fc:	mov	sl, #0
   16600:	ldr	r3, [pc, #1804]	; 16d14 <close@plt+0x5e48>
   16604:	ldr	r2, [sp, #52]	; 0x34
   16608:	mov	r0, sl
   1660c:	ldr	r3, [r3]
   16610:	cmp	r2, r3
   16614:	bne	16d10 <close@plt+0x5e44>
   16618:	add	sp, sp, #60	; 0x3c
   1661c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16620:	mov	r4, #0
   16624:	mov	r0, r4
   16628:	add	r1, sp, #32
   1662c:	str	r4, [sl, #4]
   16630:	bl	1767c <close@plt+0x67b0>
   16634:	ldr	r3, [sp, #36]	; 0x24
   16638:	add	r1, sp, #32
   1663c:	str	r3, [sl]
   16640:	mov	r0, #13
   16644:	bl	1767c <close@plt+0x67b0>
   16648:	add	r2, sp, #32
   1664c:	mov	r0, r4
   16650:	mov	r1, #2
   16654:	bl	176a4 <close@plt+0x67d8>
   16658:	ldr	r3, [sp, #36]	; 0x24
   1665c:	str	r3, [sl, #8]
   16660:	add	r1, sp, #16
   16664:	mov	r0, #15
   16668:	bl	1767c <close@plt+0x67b0>
   1666c:	mov	r1, sl
   16670:	ldr	r0, [pc, #1696]	; 16d18 <close@plt+0x5e4c>
   16674:	bl	17918 <close@plt+0x6a4c>
   16678:	b	16600 <close@plt+0x5734>
   1667c:	mov	r3, #1
   16680:	add	r4, sp, #24
   16684:	str	r3, [sl, #4]
   16688:	mov	r1, r4
   1668c:	mov	r0, #0
   16690:	bl	1767c <close@plt+0x67b0>
   16694:	mov	r7, sl
   16698:	ldr	r3, [sp, #28]
   1669c:	mov	r1, r4
   166a0:	str	r3, [r7], #8
   166a4:	mov	r0, #5
   166a8:	bl	1767c <close@plt+0x67b0>
   166ac:	add	r6, sp, #32
   166b0:	mov	r1, #1
   166b4:	mov	r0, r6
   166b8:	bl	16394 <close@plt+0x54c8>
   166bc:	mov	r0, #24
   166c0:	bl	10da0 <malloc@plt>
   166c4:	mov	lr, r6
   166c8:	mov	r5, r0
   166cc:	mov	ip, r0
   166d0:	ldm	lr!, {r0, r1, r2, r3}
   166d4:	ldr	lr, [lr]
   166d8:	stmia	ip!, {r0, r1, r2, r3}
   166dc:	mov	r1, r4
   166e0:	str	lr, [ip]
   166e4:	mov	r0, #15
   166e8:	str	r5, [r7]
   166ec:	bl	1767c <close@plt+0x67b0>
   166f0:	mov	r0, r4
   166f4:	bl	17760 <close@plt+0x6894>
   166f8:	ldr	r3, [sp, #24]
   166fc:	add	r7, r5, #20
   16700:	cmp	r3, #6
   16704:	bne	166b0 <close@plt+0x57e4>
   16708:	mov	r0, r4
   1670c:	bl	16d38 <close@plt+0x5e6c>
   16710:	mov	r3, #0
   16714:	str	r3, [r5, #20]
   16718:	b	16660 <close@plt+0x5794>
   1671c:	add	r4, sp, #24
   16720:	mov	r7, #2
   16724:	str	r7, [sl, #4]
   16728:	mov	r1, r4
   1672c:	mov	r0, #0
   16730:	bl	1767c <close@plt+0x67b0>
   16734:	mov	r5, sl
   16738:	ldr	r3, [sp, #28]
   1673c:	mov	r1, r4
   16740:	str	r3, [r5], #8
   16744:	mov	r0, #19
   16748:	bl	1767c <close@plt+0x67b0>
   1674c:	add	r6, sp, #32
   16750:	mov	r1, r4
   16754:	mov	r0, #3
   16758:	bl	1767c <close@plt+0x67b0>
   1675c:	mov	r1, r7
   16760:	mov	r0, r6
   16764:	bl	16394 <close@plt+0x54c8>
   16768:	mov	ip, r6
   1676c:	add	r7, sl, #28
   16770:	ldm	ip!, {r0, r1, r2, r3}
   16774:	ldr	ip, [ip]
   16778:	stmia	r5!, {r0, r1, r2, r3}
   1677c:	mov	r1, r4
   16780:	str	ip, [r5]
   16784:	mov	r0, #4
   16788:	bl	1767c <close@plt+0x67b0>
   1678c:	mov	r1, r4
   16790:	mov	r0, #5
   16794:	bl	1767c <close@plt+0x67b0>
   16798:	mov	r1, r4
   1679c:	mov	r0, #20
   167a0:	bl	1767c <close@plt+0x67b0>
   167a4:	ldr	r3, [sp, #24]
   167a8:	cmp	r3, #20
   167ac:	bne	16c8c <close@plt+0x5dc0>
   167b0:	mov	r9, #1
   167b4:	mov	r8, #0
   167b8:	b	16818 <close@plt+0x594c>
   167bc:	mov	r1, #2
   167c0:	mov	r0, r6
   167c4:	bl	16394 <close@plt+0x54c8>
   167c8:	mov	lr, r6
   167cc:	add	ip, r5, #8
   167d0:	ldm	lr!, {r0, r1, r2, r3}
   167d4:	ldr	lr, [lr]
   167d8:	stmia	ip!, {r0, r1, r2, r3}
   167dc:	mov	r1, r4
   167e0:	str	lr, [ip]
   167e4:	mov	r0, #15
   167e8:	str	r8, [r5, #4]
   167ec:	str	r5, [r7]
   167f0:	bl	1767c <close@plt+0x67b0>
   167f4:	mov	r3, r4
   167f8:	mov	r2, #6
   167fc:	mov	r1, #21
   16800:	mov	r0, #20
   16804:	bl	176d8 <close@plt+0x680c>
   16808:	ldr	r3, [sp, #24]
   1680c:	add	r7, r5, #28
   16810:	cmp	r3, #20
   16814:	bne	16c8c <close@plt+0x5dc0>
   16818:	mov	r2, r4
   1681c:	mov	r1, #1
   16820:	mov	r0, #0
   16824:	bl	176a4 <close@plt+0x67d8>
   16828:	mov	r0, #32
   1682c:	bl	10da0 <malloc@plt>
   16830:	ldr	r3, [sp, #28]
   16834:	mov	r1, r4
   16838:	str	r3, [r0]
   1683c:	mov	r5, r0
   16840:	mov	r0, #14
   16844:	bl	1767c <close@plt+0x67b0>
   16848:	mov	r1, r4
   1684c:	mov	r0, #20
   16850:	bl	17788 <close@plt+0x68bc>
   16854:	cmp	r0, #0
   16858:	beq	167bc <close@plt+0x58f0>
   1685c:	mov	r2, r4
   16860:	mov	r1, #1
   16864:	mov	r0, #0
   16868:	bl	176a4 <close@plt+0x67d8>
   1686c:	str	r9, [r5, #4]
   16870:	mov	r0, #32
   16874:	str	r5, [r7]
   16878:	bl	10da0 <malloc@plt>
   1687c:	ldr	r3, [sp, #28]
   16880:	mov	r1, r4
   16884:	add	r7, r5, #28
   16888:	str	r3, [r0]
   1688c:	mov	r5, r0
   16890:	mov	r0, #14
   16894:	bl	1767c <close@plt+0x67b0>
   16898:	mov	r1, r4
   1689c:	mov	r0, #20
   168a0:	bl	17788 <close@plt+0x68bc>
   168a4:	cmp	r0, #0
   168a8:	bne	1685c <close@plt+0x5990>
   168ac:	b	167bc <close@plt+0x58f0>
   168b0:	mov	r3, #3
   168b4:	add	r6, sp, #32
   168b8:	str	r3, [sl, #4]
   168bc:	mov	r1, r6
   168c0:	mov	r0, #0
   168c4:	bl	1767c <close@plt+0x67b0>
   168c8:	mov	r5, sl
   168cc:	ldr	r3, [sp, #36]	; 0x24
   168d0:	mov	r1, r6
   168d4:	str	r3, [r5], #8
   168d8:	mov	r0, #5
   168dc:	bl	1767c <close@plt+0x67b0>
   168e0:	mov	r7, #0
   168e4:	b	168f8 <close@plt+0x5a2c>
   168e8:	cmp	r3, #6
   168ec:	str	r4, [r5]
   168f0:	add	r5, r4, #8
   168f4:	beq	16970 <close@plt+0x5aa4>
   168f8:	mov	r1, r6
   168fc:	mov	r0, #0
   16900:	bl	1767c <close@plt+0x67b0>
   16904:	mov	r0, #12
   16908:	bl	10da0 <malloc@plt>
   1690c:	ldr	ip, [sp, #36]	; 0x24
   16910:	mov	r3, r6
   16914:	mov	r2, #13
   16918:	mov	r1, #6
   1691c:	mov	r4, r0
   16920:	mov	r0, #12
   16924:	str	r7, [r4, #4]
   16928:	str	ip, [r4]
   1692c:	bl	176d8 <close@plt+0x680c>
   16930:	ldr	r3, [sp, #32]
   16934:	cmp	r3, #13
   16938:	bne	168e8 <close@plt+0x5a1c>
   1693c:	mov	r0, r6
   16940:	bl	1772c <close@plt+0x6860>
   16944:	ldr	r3, [sp, #36]	; 0x24
   16948:	mov	r2, r6
   1694c:	str	r3, [r4, #4]
   16950:	mov	r1, #6
   16954:	mov	r0, #12
   16958:	bl	176a4 <close@plt+0x67d8>
   1695c:	ldr	r3, [sp, #32]
   16960:	str	r4, [r5]
   16964:	cmp	r3, #6
   16968:	add	r5, r4, #8
   1696c:	bne	168f8 <close@plt+0x5a2c>
   16970:	mov	r3, #0
   16974:	str	r3, [r4, #8]
   16978:	b	16660 <close@plt+0x5794>
   1697c:	mov	r1, #4
   16980:	str	r1, [sl, #4]
   16984:	add	r0, sp, #32
   16988:	bl	16394 <close@plt+0x54c8>
   1698c:	ldr	r0, [sp, #40]	; 0x28
   16990:	mov	r1, #1
   16994:	str	r0, [sl]
   16998:	bl	162d8 <close@plt+0x540c>
   1699c:	ldr	r3, [sp, #32]
   169a0:	ldr	r2, [sp, #44]	; 0x2c
   169a4:	str	r3, [sl, #8]
   169a8:	ldr	r3, [sp, #48]	; 0x30
   169ac:	ldr	r1, [sp, #36]	; 0x24
   169b0:	strd	r2, [sl, #16]
   169b4:	str	r1, [sl, #12]
   169b8:	b	16660 <close@plt+0x5794>
   169bc:	add	r4, sp, #24
   169c0:	mov	r5, #5
   169c4:	mov	r1, r4
   169c8:	mov	r0, #0
   169cc:	str	r5, [sl, #4]
   169d0:	bl	1767c <close@plt+0x67b0>
   169d4:	mov	r2, sl
   169d8:	ldr	r3, [sp, #28]
   169dc:	mov	r0, r5
   169e0:	str	r3, [r2], #12
   169e4:	mov	r1, r4
   169e8:	str	r2, [sp, #4]
   169ec:	bl	1767c <close@plt+0x67b0>
   169f0:	mov	r1, r4
   169f4:	mov	r0, #37	; 0x25
   169f8:	bl	1767c <close@plt+0x67b0>
   169fc:	str	sl, [sp, #12]
   16a00:	mov	r1, r4
   16a04:	mov	r0, #0
   16a08:	bl	1767c <close@plt+0x67b0>
   16a0c:	mov	r0, #16
   16a10:	bl	10da0 <malloc@plt>
   16a14:	ldr	r3, [sp, #28]
   16a18:	mov	r1, r4
   16a1c:	mov	r9, r0
   16a20:	mov	fp, r0
   16a24:	str	r3, [r9], #8
   16a28:	mov	r0, #5
   16a2c:	bl	1767c <close@plt+0x67b0>
   16a30:	str	fp, [sp, #8]
   16a34:	mov	r0, #32
   16a38:	bl	10da0 <malloc@plt>
   16a3c:	mov	r2, #5
   16a40:	mov	r5, r0
   16a44:	add	r1, r0, #20
   16a48:	add	r0, r0, #24
   16a4c:	bl	15e30 <close@plt+0x4f64>
   16a50:	ldr	r1, [pc, #708]	; 16d1c <close@plt+0x5e50>
   16a54:	ldr	r0, [r5, #20]
   16a58:	bl	178bc <close@plt+0x69f0>
   16a5c:	cmp	r0, #0
   16a60:	bne	16d00 <close@plt+0x5e34>
   16a64:	mov	r1, r4
   16a68:	bl	1767c <close@plt+0x67b0>
   16a6c:	ldr	r3, [sp, #28]
   16a70:	mov	r1, r4
   16a74:	str	r3, [r5]
   16a78:	mov	r0, #3
   16a7c:	add	r8, sp, #32
   16a80:	bl	1767c <close@plt+0x67b0>
   16a84:	mov	r2, #1
   16a88:	mov	r0, r8
   16a8c:	mov	r1, #5
   16a90:	bl	1609c <close@plt+0x51d0>
   16a94:	ldr	r1, [pc, #644]	; 16d20 <close@plt+0x5e54>
   16a98:	ldr	r0, [sp, #36]	; 0x24
   16a9c:	bl	178bc <close@plt+0x69f0>
   16aa0:	mov	r6, #1
   16aa4:	adds	r7, r0, #0
   16aa8:	mov	r0, #24
   16aac:	movne	r7, #1
   16ab0:	bl	10da0 <malloc@plt>
   16ab4:	mov	lr, r8
   16ab8:	mov	ip, r0
   16abc:	ldm	lr!, {r0, r1, r2, r3}
   16ac0:	add	sl, ip, #20
   16ac4:	str	ip, [r5, #12]
   16ac8:	ldr	lr, [lr]
   16acc:	stmia	ip!, {r0, r1, r2, r3}
   16ad0:	str	lr, [ip]
   16ad4:	b	16b2c <close@plt+0x5c60>
   16ad8:	add	r6, r6, #1
   16adc:	mov	r2, r6
   16ae0:	mov	r1, #1
   16ae4:	mov	r0, r8
   16ae8:	bl	1609c <close@plt+0x51d0>
   16aec:	mov	r0, #24
   16af0:	bl	10da0 <malloc@plt>
   16af4:	mov	lr, r8
   16af8:	mov	fp, r0
   16afc:	mov	ip, r0
   16b00:	ldm	lr!, {r0, r1, r2, r3}
   16b04:	ldr	lr, [lr]
   16b08:	stmia	ip!, {r0, r1, r2, r3}
   16b0c:	ldr	r1, [pc, #524]	; 16d20 <close@plt+0x5e54>
   16b10:	str	lr, [ip]
   16b14:	ldr	r0, [sp, #36]	; 0x24
   16b18:	str	fp, [sl]
   16b1c:	bl	178bc <close@plt+0x69f0>
   16b20:	add	sl, fp, #20
   16b24:	cmp	r0, #0
   16b28:	movne	r7, #1
   16b2c:	mov	r1, r4
   16b30:	mov	r0, #12
   16b34:	bl	17788 <close@plt+0x68bc>
   16b38:	cmp	r0, #0
   16b3c:	bne	16ad8 <close@plt+0x5c0c>
   16b40:	ldr	r3, [pc, #476]	; 16d24 <close@plt+0x5e58>
   16b44:	ldr	r3, [r3]
   16b48:	cmp	r3, #0
   16b4c:	bne	16c70 <close@plt+0x5da4>
   16b50:	cmp	r6, #1
   16b54:	bne	16d08 <close@plt+0x5e3c>
   16b58:	mov	r3, #0
   16b5c:	str	r3, [sl]
   16b60:	mov	r1, r4
   16b64:	mov	r0, #4
   16b68:	bl	1767c <close@plt+0x67b0>
   16b6c:	mov	r1, r4
   16b70:	mov	r0, #13
   16b74:	bl	1767c <close@plt+0x67b0>
   16b78:	mov	r0, r4
   16b7c:	bl	1772c <close@plt+0x6860>
   16b80:	mov	r1, r4
   16b84:	mov	r0, #15
   16b88:	bl	1767c <close@plt+0x67b0>
   16b8c:	ldr	r3, [sp, #28]
   16b90:	str	r6, [r5, #16]
   16b94:	str	r3, [r5, #4]
   16b98:	mov	r0, r4
   16b9c:	str	r5, [r9]
   16ba0:	bl	17760 <close@plt+0x6894>
   16ba4:	ldr	r0, [sp, #24]
   16ba8:	add	r9, r5, #28
   16bac:	cmp	r0, #6
   16bb0:	bne	16a34 <close@plt+0x5b68>
   16bb4:	ldmib	sp, {r3, fp}
   16bb8:	mov	r1, r4
   16bbc:	str	fp, [r3]
   16bc0:	mov	r3, #0
   16bc4:	str	r3, [r5, #28]
   16bc8:	bl	1767c <close@plt+0x67b0>
   16bcc:	mov	r1, r4
   16bd0:	mov	r0, #13
   16bd4:	bl	1767c <close@plt+0x67b0>
   16bd8:	mov	r0, r4
   16bdc:	bl	1772c <close@plt+0x6860>
   16be0:	ldr	r5, [fp, #8]
   16be4:	ldr	r1, [sp, #28]
   16be8:	add	r3, fp, #12
   16bec:	cmp	r5, #0
   16bf0:	str	r1, [fp, #4]
   16bf4:	str	r3, [sp, #4]
   16bf8:	bne	16c04 <close@plt+0x5d38>
   16bfc:	b	16c1c <close@plt+0x5d50>
   16c00:	ldr	r1, [fp, #4]
   16c04:	ldr	r0, [r5]
   16c08:	bl	17fe0 <error@@Base+0x34c>
   16c0c:	str	r0, [r5, #8]
   16c10:	ldr	r5, [r5, #28]
   16c14:	cmp	r5, #0
   16c18:	bne	16c00 <close@plt+0x5d34>
   16c1c:	mov	r1, r4
   16c20:	mov	r0, #15
   16c24:	bl	1767c <close@plt+0x67b0>
   16c28:	mov	r2, r4
   16c2c:	mov	r1, #6
   16c30:	mov	r0, #37	; 0x25
   16c34:	bl	176a4 <close@plt+0x67d8>
   16c38:	ldr	r3, [sp, #24]
   16c3c:	cmp	r3, #37	; 0x25
   16c40:	beq	16a00 <close@plt+0x5b34>
   16c44:	mov	r1, r4
   16c48:	mov	r0, #13
   16c4c:	ldr	sl, [sp, #12]
   16c50:	bl	1767c <close@plt+0x67b0>
   16c54:	mov	r0, r4
   16c58:	bl	1772c <close@plt+0x6860>
   16c5c:	ldr	r2, [sp, #28]
   16c60:	mov	r3, #0
   16c64:	str	r2, [sl, #8]
   16c68:	str	r3, [fp, #12]
   16c6c:	b	16660 <close@plt+0x5794>
   16c70:	cmp	r6, #1
   16c74:	movle	r7, #0
   16c78:	andgt	r7, r7, #1
   16c7c:	cmp	r7, #0
   16c80:	beq	16b58 <close@plt+0x5c8c>
   16c84:	ldr	r0, [pc, #156]	; 16d28 <close@plt+0x5e5c>
   16c88:	bl	17c94 <error@@Base>
   16c8c:	cmp	r3, #21
   16c90:	mov	r3, #0
   16c94:	str	r3, [r7]
   16c98:	strne	r3, [sl, #32]
   16c9c:	bne	16660 <close@plt+0x5794>
   16ca0:	mov	r1, r4
   16ca4:	mov	r0, #14
   16ca8:	bl	1767c <close@plt+0x67b0>
   16cac:	mov	r1, #2
   16cb0:	mov	r0, r6
   16cb4:	bl	16394 <close@plt+0x54c8>
   16cb8:	mov	r0, #20
   16cbc:	bl	10da0 <malloc@plt>
   16cc0:	mov	lr, r0
   16cc4:	mov	ip, r0
   16cc8:	ldm	r6!, {r0, r1, r2, r3}
   16ccc:	str	lr, [sl, #32]
   16cd0:	ldr	lr, [r6]
   16cd4:	stmia	ip!, {r0, r1, r2, r3}
   16cd8:	mov	r1, r4
   16cdc:	mov	r0, #15
   16ce0:	str	lr, [ip]
   16ce4:	bl	1767c <close@plt+0x67b0>
   16ce8:	mov	r1, r4
   16cec:	mov	r0, #6
   16cf0:	bl	1767c <close@plt+0x67b0>
   16cf4:	b	16660 <close@plt+0x5794>
   16cf8:	ldr	r0, [pc, #44]	; 16d2c <close@plt+0x5e60>
   16cfc:	bl	17c94 <error@@Base>
   16d00:	ldr	r0, [pc, #40]	; 16d30 <close@plt+0x5e64>
   16d04:	bl	17c94 <error@@Base>
   16d08:	ldr	r0, [pc, #36]	; 16d34 <close@plt+0x5e68>
   16d0c:	bl	17c94 <error@@Base>
   16d10:	bl	10d28 <__stack_chk_fail@plt>
   16d14:	strdeq	r0, [r3], -r8
   16d18:	andeq	r1, r3, r8, ror r7
   16d1c:	muleq	r1, r4, fp
   16d20:	andeq	sp, r1, r4, ror #22
   16d24:	andeq	r1, r3, r4, lsr r3
   16d28:	andeq	lr, r1, r0, asr #9
   16d2c:	andeq	lr, r1, ip, ror #9
   16d30:	andeq	lr, r1, ip, lsl #9
   16d34:	andeq	lr, r1, r0, lsr #9
   16d38:	ldr	r3, [pc, #2292]	; 17634 <close@plt+0x6768>
   16d3c:	ldr	r2, [pc, #2292]	; 17638 <close@plt+0x676c>
   16d40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16d44:	sub	sp, sp, #116	; 0x74
   16d48:	ldr	r6, [r3]
   16d4c:	ldr	r2, [r2]
   16d50:	cmp	r6, #0
   16d54:	str	r0, [sp, #4]
   16d58:	str	r2, [sp, #108]	; 0x6c
   16d5c:	bne	17154 <close@plt+0x6288>
   16d60:	ldr	r5, [pc, #2260]	; 1763c <close@plt+0x6770>
   16d64:	ldr	r7, [pc, #2260]	; 17640 <close@plt+0x6774>
   16d68:	ldr	r8, [pc, #2260]	; 17644 <close@plt+0x6778>
   16d6c:	ldr	r4, [r5]
   16d70:	ldrb	fp, [r4]
   16d74:	cmp	fp, #0
   16d78:	beq	16dd0 <close@plt+0x5f04>
   16d7c:	bl	10dd0 <__ctype_b_loc@plt>
   16d80:	lsl	r3, fp, #1
   16d84:	ldr	r9, [r0]
   16d88:	ldrh	r2, [r9, r3]
   16d8c:	tst	r2, #8192	; 0x2000
   16d90:	bne	16e28 <close@plt+0x5f5c>
   16d94:	cmp	r6, #0
   16d98:	bne	16f48 <close@plt+0x607c>
   16d9c:	cmp	fp, #47	; 0x2f
   16da0:	bne	16fd0 <close@plt+0x6104>
   16da4:	ldrb	r3, [r4, #1]
   16da8:	cmp	r3, #42	; 0x2a
   16dac:	bne	171a4 <close@plt+0x62d8>
   16db0:	add	r3, r4, #2
   16db4:	str	r3, [r5]
   16db8:	ldrb	r2, [r4, #2]
   16dbc:	mov	r6, #1
   16dc0:	mov	r4, r3
   16dc4:	mov	fp, r2
   16dc8:	cmp	fp, #0
   16dcc:	bne	16d7c <close@plt+0x5eb0>
   16dd0:	ldr	sl, [pc, #2160]	; 17648 <close@plt+0x677c>
   16dd4:	ldr	r9, [pc, #2160]	; 1764c <close@plt+0x6780>
   16dd8:	ldr	r3, [pc, #2160]	; 17650 <close@plt+0x6784>
   16ddc:	mov	r1, #1024	; 0x400
   16de0:	mov	r0, r7
   16de4:	ldr	r2, [r3]
   16de8:	bl	10cec <fgets@plt>
   16dec:	cmp	r0, #0
   16df0:	beq	17184 <close@plt+0x62b8>
   16df4:	ldr	r3, [r8]
   16df8:	cmp	r6, #0
   16dfc:	add	r3, r3, #1
   16e00:	str	r3, [r8]
   16e04:	ldrb	fp, [r7]
   16e08:	bne	16e1c <close@plt+0x5f50>
   16e0c:	cmp	fp, #35	; 0x23
   16e10:	beq	16e48 <close@plt+0x5f7c>
   16e14:	cmp	fp, #37	; 0x25
   16e18:	beq	16f98 <close@plt+0x60cc>
   16e1c:	str	r7, [r5]
   16e20:	ldr	r4, [pc, #2072]	; 17640 <close@plt+0x6774>
   16e24:	b	16d74 <close@plt+0x5ea8>
   16e28:	add	r4, r4, #1
   16e2c:	str	r4, [r5]
   16e30:	ldrb	fp, [r4]
   16e34:	lsl	r3, fp, #1
   16e38:	ldrh	r3, [r9, r3]
   16e3c:	tst	r3, #8192	; 0x2000
   16e40:	bne	16e28 <close@plt+0x5f5c>
   16e44:	b	16d74 <close@plt+0x5ea8>
   16e48:	bl	10dd0 <__ctype_b_loc@plt>
   16e4c:	ldr	r2, [pc, #2036]	; 17648 <close@plt+0x677c>
   16e50:	mov	r3, r0
   16e54:	ldr	r0, [r0]
   16e58:	mov	r4, r2
   16e5c:	ldrb	r1, [r2], #1
   16e60:	lsl	r1, r1, #1
   16e64:	ldrh	r1, [r0, r1]
   16e68:	ands	r1, r1, #8192	; 0x2000
   16e6c:	bne	16e58 <close@plt+0x5f8c>
   16e70:	mov	r2, #10
   16e74:	mov	r0, r4
   16e78:	str	r3, [sp]
   16e7c:	bl	10cb0 <strtol@plt>
   16e80:	ldr	r3, [sp]
   16e84:	ldrb	r2, [r4]
   16e88:	ldr	r1, [r3]
   16e8c:	lsl	r3, r2, #1
   16e90:	ldrh	r3, [r1, r3]
   16e94:	tst	r3, #2048	; 0x800
   16e98:	mov	fp, r0
   16e9c:	beq	16ec8 <close@plt+0x5ffc>
   16ea0:	ldrb	r2, [r4, #1]!
   16ea4:	lsl	r3, r2, #1
   16ea8:	ldrh	r3, [r1, r3]
   16eac:	tst	r3, #2048	; 0x800
   16eb0:	bne	16ea0 <close@plt+0x5fd4>
   16eb4:	tst	r3, #8192	; 0x2000
   16eb8:	beq	16ed0 <close@plt+0x6004>
   16ebc:	ldrb	r2, [r4, #1]!
   16ec0:	lsl	r3, r2, #1
   16ec4:	ldrh	r3, [r1, r3]
   16ec8:	tst	r3, #8192	; 0x2000
   16ecc:	bne	16ebc <close@plt+0x5ff0>
   16ed0:	cmp	r2, #34	; 0x22
   16ed4:	bne	17584 <close@plt+0x66b8>
   16ed8:	add	r2, r4, #1
   16edc:	mov	r0, r2
   16ee0:	str	r2, [sp]
   16ee4:	bl	10de8 <strlen@plt>
   16ee8:	add	r0, r0, #1
   16eec:	bl	10da0 <malloc@plt>
   16ef0:	ldrb	r3, [r4, #1]
   16ef4:	cmp	r3, #0
   16ef8:	cmpne	r3, #34	; 0x22
   16efc:	beq	1719c <close@plt+0x62d0>
   16f00:	ldr	r2, [sp]
   16f04:	mov	r1, r0
   16f08:	strb	r3, [r1], #1
   16f0c:	ldrb	r3, [r2, #1]!
   16f10:	cmp	r3, #0
   16f14:	cmpne	r3, #34	; 0x22
   16f18:	bne	16f08 <close@plt+0x603c>
   16f1c:	cmp	r3, #0
   16f20:	beq	17584 <close@plt+0x66b8>
   16f24:	mov	r3, #0
   16f28:	strb	r3, [r1]
   16f2c:	ldrb	r4, [r0]
   16f30:	cmp	r4, r3
   16f34:	strne	r0, [r9]
   16f38:	beq	16fac <close@plt+0x60e0>
   16f3c:	sub	fp, fp, #1
   16f40:	str	fp, [r8]
   16f44:	b	16dd8 <close@plt+0x5f0c>
   16f48:	add	r3, r4, #1
   16f4c:	str	r3, [r5]
   16f50:	ldrb	r2, [r4, #1]
   16f54:	cmp	r2, #0
   16f58:	beq	16dd0 <close@plt+0x5f04>
   16f5c:	ldrb	r1, [r4]
   16f60:	cmp	r1, #42	; 0x2a
   16f64:	cmpeq	r2, #47	; 0x2f
   16f68:	bne	16f80 <close@plt+0x60b4>
   16f6c:	b	16fb8 <close@plt+0x60ec>
   16f70:	ldrb	r1, [r3, #-1]
   16f74:	cmp	r1, #42	; 0x2a
   16f78:	cmpeq	r2, #47	; 0x2f
   16f7c:	beq	16fb8 <close@plt+0x60ec>
   16f80:	add	r3, r3, #1
   16f84:	str	r3, [r5]
   16f88:	ldrb	r2, [r3]
   16f8c:	cmp	r2, #0
   16f90:	bne	16f70 <close@plt+0x60a4>
   16f94:	b	16dd0 <close@plt+0x5f04>
   16f98:	ldr	r3, [pc, #1716]	; 17654 <close@plt+0x6788>
   16f9c:	mov	r0, sl
   16fa0:	ldr	r1, [r3]
   16fa4:	bl	10ea8 <fputs@plt>
   16fa8:	b	16dd8 <close@plt+0x5f0c>
   16fac:	bl	10ce0 <free@plt>
   16fb0:	str	r4, [r9]
   16fb4:	b	16f3c <close@plt+0x6070>
   16fb8:	add	r4, r3, #1
   16fbc:	str	r4, [r5]
   16fc0:	ldrb	r3, [r3, #1]
   16fc4:	mov	r6, #0
   16fc8:	mov	fp, r3
   16fcc:	b	16d74 <close@plt+0x5ea8>
   16fd0:	sub	r1, fp, #34	; 0x22
   16fd4:	mov	sl, r0
   16fd8:	cmp	r1, #91	; 0x5b
   16fdc:	ldrls	pc, [pc, r1, lsl #2]
   16fe0:	b	17598 <close@plt+0x66cc>
   16fe4:	andeq	r7, r1, r0, asr #5
   16fe8:	muleq	r1, r8, r5
   16fec:	muleq	r1, r8, r5
   16ff0:	muleq	r1, r8, r5
   16ff4:	muleq	r1, r8, r5
   16ff8:	andeq	r7, r1, r0, lsr r3
   16ffc:	andeq	r7, r1, r8, lsr #7
   17000:	andeq	r7, r1, r0, asr #7
   17004:	ldrdeq	r7, [r1], -r8
   17008:	muleq	r1, r8, r5
   1700c:	strdeq	r7, [r1], -r0
   17010:	andeq	r7, r1, r8, lsl #8
   17014:	muleq	r1, r8, r5
   17018:	muleq	r1, r8, r5
   1701c:	andeq	r7, r1, r8, lsl #8
   17020:	andeq	r7, r1, r8, lsl #8
   17024:	andeq	r7, r1, r8, lsl #8
   17028:	andeq	r7, r1, r8, lsl #8
   1702c:	andeq	r7, r1, r8, lsl #8
   17030:	andeq	r7, r1, r8, lsl #8
   17034:	andeq	r7, r1, r8, lsl #8
   17038:	andeq	r7, r1, r8, lsl #8
   1703c:	andeq	r7, r1, r8, lsl #8
   17040:	andeq	r7, r1, r8, lsl #8
   17044:	andeq	r7, r1, r4, ror r4
   17048:	andeq	r7, r1, ip, lsl #9
   1704c:	andeq	r7, r1, ip, lsl r5
   17050:	andeq	r7, r1, r4, lsr r5
   17054:	andeq	r7, r1, r4, lsr #9
   17058:	muleq	r1, r8, r5
   1705c:	muleq	r1, r8, r5
   17060:	muleq	r1, r8, r5
   17064:	muleq	r1, r8, r5
   17068:	muleq	r1, r8, r5
   1706c:	muleq	r1, r8, r5
   17070:	muleq	r1, r8, r5
   17074:	muleq	r1, r8, r5
   17078:	muleq	r1, r8, r5
   1707c:	muleq	r1, r8, r5
   17080:	muleq	r1, r8, r5
   17084:	muleq	r1, r8, r5
   17088:	muleq	r1, r8, r5
   1708c:	muleq	r1, r8, r5
   17090:	muleq	r1, r8, r5
   17094:	muleq	r1, r8, r5
   17098:	muleq	r1, r8, r5
   1709c:	muleq	r1, r8, r5
   170a0:	muleq	r1, r8, r5
   170a4:	muleq	r1, r8, r5
   170a8:	muleq	r1, r8, r5
   170ac:	muleq	r1, r8, r5
   170b0:	muleq	r1, r8, r5
   170b4:	muleq	r1, r8, r5
   170b8:	muleq	r1, r8, r5
   170bc:	muleq	r1, r8, r5
   170c0:	muleq	r1, r8, r5
   170c4:	muleq	r1, r8, r5
   170c8:			; <UNDEFINED> instruction: 0x000174bc
   170cc:	muleq	r1, r8, r5
   170d0:	ldrdeq	r7, [r1], -r4
   170d4:	muleq	r1, r8, r5
   170d8:	muleq	r1, r8, r5
   170dc:	muleq	r1, r8, r5
   170e0:	muleq	r1, r8, r5
   170e4:	muleq	r1, r8, r5
   170e8:	muleq	r1, r8, r5
   170ec:	muleq	r1, r8, r5
   170f0:	muleq	r1, r8, r5
   170f4:	muleq	r1, r8, r5
   170f8:	muleq	r1, r8, r5
   170fc:	muleq	r1, r8, r5
   17100:	muleq	r1, r8, r5
   17104:	muleq	r1, r8, r5
   17108:	muleq	r1, r8, r5
   1710c:	muleq	r1, r8, r5
   17110:	muleq	r1, r8, r5
   17114:	muleq	r1, r8, r5
   17118:	muleq	r1, r8, r5
   1711c:	muleq	r1, r8, r5
   17120:	muleq	r1, r8, r5
   17124:	muleq	r1, r8, r5
   17128:	muleq	r1, r8, r5
   1712c:	muleq	r1, r8, r5
   17130:	muleq	r1, r8, r5
   17134:	muleq	r1, r8, r5
   17138:	muleq	r1, r8, r5
   1713c:	muleq	r1, r8, r5
   17140:	muleq	r1, r8, r5
   17144:	muleq	r1, r8, r5
   17148:	andeq	r7, r1, ip, ror #9
   1714c:	muleq	r1, r8, r5
   17150:	andeq	r7, r1, r4, lsl #10
   17154:	mov	r2, #0
   17158:	str	r2, [r3], #4
   1715c:	ldm	r3, {r0, r1}
   17160:	ldr	r3, [sp, #4]
   17164:	stm	r3, {r0, r1}
   17168:	ldr	r3, [pc, #1224]	; 17638 <close@plt+0x676c>
   1716c:	ldr	r2, [sp, #108]	; 0x6c
   17170:	ldr	r3, [r3]
   17174:	cmp	r2, r3
   17178:	bne	175a4 <close@plt+0x66d8>
   1717c:	add	sp, sp, #116	; 0x74
   17180:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17184:	ldr	r2, [sp, #4]
   17188:	mov	r3, #38	; 0x26
   1718c:	str	r3, [r2]
   17190:	strb	r0, [r7]
   17194:	str	r7, [r5]
   17198:	b	17168 <close@plt+0x629c>
   1719c:	mov	r1, r0
   171a0:	b	16f1c <close@plt+0x6050>
   171a4:	mov	sl, r0
   171a8:	mov	r3, #1
   171ac:	eor	r2, r2, #1024	; 0x400
   171b0:	ands	r3, r3, r2, lsr #10
   171b4:	bne	175b4 <close@plt+0x66e8>
   171b8:	ldr	r8, [pc, #1176]	; 17658 <close@plt+0x678c>
   171bc:	mov	fp, #5
   171c0:	ldr	r7, [pc, #1172]	; 1765c <close@plt+0x6790>
   171c4:	mov	sl, #16
   171c8:	b	171dc <close@plt+0x6310>
   171cc:	ldr	r7, [r8, #4]
   171d0:	mov	r0, r7
   171d4:	bl	10de8 <strlen@plt>
   171d8:	mov	fp, r0
   171dc:	mov	r2, fp
   171e0:	mov	r1, r7
   171e4:	mov	r0, r4
   171e8:	bl	10eb4 <strncmp@plt>
   171ec:	cmp	r0, #0
   171f0:	bne	17220 <close@plt+0x6354>
   171f4:	ldrb	r2, [r4, fp]
   171f8:	add	fp, r4, fp
   171fc:	lsl	r3, r2, #1
   17200:	ldrh	r3, [r9, r3]
   17204:	lsr	r3, r3, #3
   17208:	eor	r3, r3, #1
   1720c:	cmp	r2, #95	; 0x5f
   17210:	moveq	r3, #0
   17214:	andne	r3, r3, #1
   17218:	cmp	r3, #0
   1721c:	bne	17570 <close@plt+0x66a4>
   17220:	ldr	sl, [r8, #8]!
   17224:	cmp	sl, #38	; 0x26
   17228:	bne	171cc <close@plt+0x6300>
   1722c:	ldr	r2, [sp, #4]
   17230:	mov	r3, #0
   17234:	str	r3, [r2]
   17238:	ldrb	r3, [r4]
   1723c:	lsl	r2, r3, #1
   17240:	ldrh	r7, [r9, r2]
   17244:	lsr	r7, r7, #3
   17248:	and	r7, r7, #1
   1724c:	cmp	r3, #95	; 0x5f
   17250:	orreq	r7, r7, #1
   17254:	cmp	r7, #0
   17258:	beq	175a8 <close@plt+0x66dc>
   1725c:	add	r2, r4, #1
   17260:	b	17268 <close@plt+0x639c>
   17264:	mov	r6, r7
   17268:	ldrb	r1, [r2]
   1726c:	mov	r8, r2
   17270:	add	r7, r6, #1
   17274:	add	r2, r2, #1
   17278:	lsl	r3, r1, #1
   1727c:	ldrh	r3, [r9, r3]
   17280:	lsr	r3, r3, #3
   17284:	cmp	r1, #95	; 0x5f
   17288:	orreq	r3, r3, #1
   1728c:	tst	r3, #1
   17290:	bne	17264 <close@plt+0x6398>
   17294:	add	r0, r6, #2
   17298:	bl	10da0 <malloc@plt>
   1729c:	mov	r2, r7
   172a0:	mov	r1, r4
   172a4:	bl	10e18 <strncpy@plt>
   172a8:	ldr	r1, [sp, #4]
   172ac:	mov	r2, #0
   172b0:	str	r8, [r5]
   172b4:	str	r0, [r1, #4]
   172b8:	strb	r2, [r0, r7]
   172bc:	b	17168 <close@plt+0x629c>
   172c0:	ldr	r2, [sp, #4]
   172c4:	mov	r3, #2
   172c8:	str	r3, [r2]
   172cc:	mov	r3, r4
   172d0:	b	172d8 <close@plt+0x640c>
   172d4:	mov	r3, r1
   172d8:	ldrb	r2, [r3, #1]
   172dc:	add	r1, r3, #1
   172e0:	subs	r7, r2, #34	; 0x22
   172e4:	movne	r7, #1
   172e8:	cmp	r2, #0
   172ec:	moveq	r7, #0
   172f0:	cmp	r7, #0
   172f4:	bne	172d4 <close@plt+0x6408>
   172f8:	cmp	r2, #0
   172fc:	beq	1760c <close@plt+0x6740>
   17300:	add	r6, r3, #2
   17304:	sub	r8, r6, r4
   17308:	add	r0, r8, #1
   1730c:	bl	10da0 <malloc@plt>
   17310:	mov	r2, r8
   17314:	mov	r1, r4
   17318:	bl	10e18 <strncpy@plt>
   1731c:	ldr	r2, [sp, #4]
   17320:	str	r6, [r5]
   17324:	strb	r7, [r0, r8]
   17328:	str	r0, [r2, #4]
   1732c:	b	17168 <close@plt+0x629c>
   17330:	ldr	r2, [sp, #4]
   17334:	mov	r3, #1
   17338:	str	r3, [r2]
   1733c:	mov	r3, r4
   17340:	b	17348 <close@plt+0x647c>
   17344:	mov	r3, r1
   17348:	ldrb	r2, [r3, #1]
   1734c:	add	r1, r3, #1
   17350:	subs	r6, r2, #39	; 0x27
   17354:	movne	r6, #1
   17358:	cmp	r2, #0
   1735c:	moveq	r6, #0
   17360:	cmp	r6, #0
   17364:	bne	17344 <close@plt+0x6478>
   17368:	cmp	r2, #0
   1736c:	beq	1760c <close@plt+0x6740>
   17370:	add	r7, r3, #2
   17374:	sub	r8, r7, r4
   17378:	cmp	r8, #3
   1737c:	bne	17620 <close@plt+0x6754>
   17380:	mov	r0, #4
   17384:	bl	10da0 <malloc@plt>
   17388:	mov	r2, r8
   1738c:	mov	r1, r4
   17390:	bl	10e18 <strncpy@plt>
   17394:	ldr	r2, [sp, #4]
   17398:	str	r7, [r5]
   1739c:	strb	r6, [r0, #3]
   173a0:	str	r0, [r2, #4]
   173a4:	b	17168 <close@plt+0x629c>
   173a8:	ldr	r2, [sp, #4]
   173ac:	add	r4, r4, #1
   173b0:	mov	r3, #3
   173b4:	str	r3, [r2]
   173b8:	str	r4, [r5]
   173bc:	b	17168 <close@plt+0x629c>
   173c0:	ldr	r2, [sp, #4]
   173c4:	add	r4, r4, #1
   173c8:	mov	r3, #4
   173cc:	str	r3, [r2]
   173d0:	str	r4, [r5]
   173d4:	b	17168 <close@plt+0x629c>
   173d8:	ldr	r2, [sp, #4]
   173dc:	add	r4, r4, #1
   173e0:	mov	r3, #11
   173e4:	str	r3, [r2]
   173e8:	str	r4, [r5]
   173ec:	b	17168 <close@plt+0x629c>
   173f0:	ldr	r2, [sp, #4]
   173f4:	add	r4, r4, #1
   173f8:	mov	r3, #12
   173fc:	str	r3, [r2]
   17400:	str	r4, [r5]
   17404:	b	17168 <close@plt+0x629c>
   17408:	ldr	r2, [sp, #4]
   1740c:	mov	r3, #0
   17410:	str	r3, [r2]
   17414:	ldrb	r3, [r4]
   17418:	cmp	r3, #48	; 0x30
   1741c:	ldrb	r3, [r4, #1]
   17420:	beq	1754c <close@plt+0x6680>
   17424:	add	r2, r4, #1
   17428:	b	17430 <close@plt+0x6564>
   1742c:	ldrb	r3, [r2, #1]!
   17430:	lsl	r3, r3, #1
   17434:	mov	r6, r2
   17438:	ldrh	r3, [r9, r3]
   1743c:	tst	r3, #2048	; 0x800
   17440:	bne	1742c <close@plt+0x6560>
   17444:	sub	r7, r6, r4
   17448:	add	r0, r7, #1
   1744c:	bl	10da0 <malloc@plt>
   17450:	mov	r2, r7
   17454:	mov	r1, r4
   17458:	bl	10e18 <strncpy@plt>
   1745c:	ldr	r1, [sp, #4]
   17460:	mov	r2, #0
   17464:	str	r6, [r5]
   17468:	str	r0, [r1, #4]
   1746c:	strb	r2, [r0, r7]
   17470:	b	17168 <close@plt+0x629c>
   17474:	ldr	r2, [sp, #4]
   17478:	add	r4, r4, #1
   1747c:	mov	r3, #14
   17480:	str	r3, [r2]
   17484:	str	r4, [r5]
   17488:	b	17168 <close@plt+0x629c>
   1748c:	ldr	r2, [sp, #4]
   17490:	add	r4, r4, #1
   17494:	mov	r3, #15
   17498:	str	r3, [r2]
   1749c:	str	r4, [r5]
   174a0:	b	17168 <close@plt+0x629c>
   174a4:	ldr	r2, [sp, #4]
   174a8:	add	r4, r4, #1
   174ac:	mov	r3, #10
   174b0:	str	r3, [r2]
   174b4:	str	r4, [r5]
   174b8:	b	17168 <close@plt+0x629c>
   174bc:	ldr	r2, [sp, #4]
   174c0:	add	r4, r4, #1
   174c4:	mov	r3, #7
   174c8:	str	r3, [r2]
   174cc:	str	r4, [r5]
   174d0:	b	17168 <close@plt+0x629c>
   174d4:	ldr	r2, [sp, #4]
   174d8:	add	r4, r4, #1
   174dc:	mov	r3, #8
   174e0:	str	r3, [r2]
   174e4:	str	r4, [r5]
   174e8:	b	17168 <close@plt+0x629c>
   174ec:	ldr	r2, [sp, #4]
   174f0:	add	r4, r4, #1
   174f4:	mov	r3, #5
   174f8:	str	r3, [r2]
   174fc:	str	r4, [r5]
   17500:	b	17168 <close@plt+0x629c>
   17504:	ldr	r2, [sp, #4]
   17508:	add	r4, r4, #1
   1750c:	mov	r3, #6
   17510:	str	r3, [r2]
   17514:	str	r4, [r5]
   17518:	b	17168 <close@plt+0x629c>
   1751c:	ldr	r2, [sp, #4]
   17520:	add	r4, r4, #1
   17524:	mov	r3, #9
   17528:	str	r3, [r2]
   1752c:	str	r4, [r5]
   17530:	b	17168 <close@plt+0x629c>
   17534:	ldr	r2, [sp, #4]
   17538:	add	r4, r4, #1
   1753c:	mov	r3, #13
   17540:	str	r3, [r2]
   17544:	str	r4, [r5]
   17548:	b	17168 <close@plt+0x629c>
   1754c:	cmp	r3, #120	; 0x78
   17550:	bne	17424 <close@plt+0x6558>
   17554:	add	r6, r4, #1
   17558:	ldrb	r3, [r6, #1]!
   1755c:	lsl	r3, r3, #1
   17560:	ldrh	r3, [r9, r3]
   17564:	tst	r3, #4096	; 0x1000
   17568:	bne	17558 <close@plt+0x668c>
   1756c:	b	17444 <close@plt+0x6578>
   17570:	ldr	r3, [sp, #4]
   17574:	str	sl, [r3]
   17578:	str	r7, [r3, #4]
   1757c:	str	fp, [r5]
   17580:	b	17168 <close@plt+0x629c>
   17584:	mov	r2, #5
   17588:	ldr	r1, [pc, #208]	; 17660 <close@plt+0x6794>
   1758c:	ldr	r0, [pc, #208]	; 17664 <close@plt+0x6798>
   17590:	bl	10cd4 <__dcgettext@plt>
   17594:	bl	17c94 <error@@Base>
   17598:	subs	r3, fp, #95	; 0x5f
   1759c:	movne	r3, #1
   175a0:	b	171ac <close@plt+0x62e0>
   175a4:	bl	10d28 <__stack_chk_fail@plt>
   175a8:	mov	r8, r4
   175ac:	mov	r0, #1
   175b0:	b	17298 <close@plt+0x63cc>
   175b4:	mov	r2, #5
   175b8:	ldr	r1, [pc, #168]	; 17668 <close@plt+0x679c>
   175bc:	ldr	r0, [pc, #160]	; 17664 <close@plt+0x6798>
   175c0:	bl	10cd4 <__dcgettext@plt>
   175c4:	mov	r1, r0
   175c8:	add	r0, sp, #8
   175cc:	bl	10e84 <sprintf@plt>
   175d0:	add	r0, sp, #8
   175d4:	bl	10de8 <strlen@plt>
   175d8:	ldr	r3, [r5]
   175dc:	ldr	r1, [sl]
   175e0:	ldrb	r2, [r3]
   175e4:	lsl	r3, r2, #1
   175e8:	ldrh	r3, [r1, r3]
   175ec:	tst	r3, #16384	; 0x4000
   175f0:	add	r3, sp, #8
   175f4:	ldrne	r1, [pc, #112]	; 1766c <close@plt+0x67a0>
   175f8:	ldreq	r1, [pc, #112]	; 17670 <close@plt+0x67a4>
   175fc:	add	r0, r3, r0
   17600:	bl	10e84 <sprintf@plt>
   17604:	add	r0, sp, #8
   17608:	bl	17c94 <error@@Base>
   1760c:	mov	r2, #5
   17610:	ldr	r1, [pc, #92]	; 17674 <close@plt+0x67a8>
   17614:	ldr	r0, [pc, #72]	; 17664 <close@plt+0x6798>
   17618:	bl	10cd4 <__dcgettext@plt>
   1761c:	bl	17c94 <error@@Base>
   17620:	mov	r2, #5
   17624:	ldr	r1, [pc, #76]	; 17678 <close@plt+0x67ac>
   17628:	ldr	r0, [pc, #52]	; 17664 <close@plt+0x6798>
   1762c:	bl	10cd4 <__dcgettext@plt>
   17630:	bl	17c94 <error@@Base>
   17634:	andeq	r1, r3, r4, lsr r2
   17638:	strdeq	r0, [r3], -r8
   1763c:			; <UNDEFINED> instruction: 0x000311bc
   17640:	andeq	r1, r3, r4, asr #6
   17644:	andeq	r1, r3, r0, asr #4
   17648:	andeq	r1, r3, r5, asr #6
   1764c:	andeq	r1, r3, r4, asr #14
   17650:	andeq	r1, r3, ip, ror #14
   17654:	andeq	r1, r3, r8, ror #14
   17658:	andeq	lr, r1, ip, asr #10
   1765c:	andeq	lr, r1, r4, lsl #12
   17660:	andeq	lr, r1, ip, lsl #12
   17664:	andeq	r0, r3, r0, lsl #30
   17668:	andeq	lr, r1, r4, asr r6
   1766c:	andeq	lr, r1, r0, ror r6
   17670:	andeq	sp, r1, r4, lsr #26
   17674:	andeq	lr, r1, r0, lsr #12
   17678:	andeq	lr, r1, r0, asr #12
   1767c:	push	{r4, r5, r6, lr}
   17680:	mov	r4, r1
   17684:	mov	r5, r0
   17688:	mov	r0, r1
   1768c:	bl	16d38 <close@plt+0x5e6c>
   17690:	ldr	r3, [r4]
   17694:	cmp	r3, r5
   17698:	popeq	{r4, r5, r6, pc}
   1769c:	mov	r0, r5
   176a0:	bl	17e30 <error@@Base+0x19c>
   176a4:	push	{r4, r5, r6, lr}
   176a8:	mov	r4, r2
   176ac:	mov	r5, r0
   176b0:	mov	r0, r2
   176b4:	mov	r6, r1
   176b8:	bl	16d38 <close@plt+0x5e6c>
   176bc:	ldr	r3, [r4]
   176c0:	cmp	r3, r5
   176c4:	cmpne	r3, r6
   176c8:	popeq	{r4, r5, r6, pc}
   176cc:	mov	r1, r6
   176d0:	mov	r0, r5
   176d4:	bl	17e80 <error@@Base+0x1ec>
   176d8:	push	{r4, r5, r6, r7, r8, lr}
   176dc:	mov	r5, r0
   176e0:	mov	r0, r3
   176e4:	mov	r4, r3
   176e8:	mov	r6, r1
   176ec:	mov	r7, r2
   176f0:	bl	16d38 <close@plt+0x5e6c>
   176f4:	ldr	r0, [r4]
   176f8:	cmp	r0, r5
   176fc:	cmpne	r0, r6
   17700:	movne	r3, #1
   17704:	moveq	r3, #0
   17708:	cmp	r0, r7
   1770c:	moveq	r3, #0
   17710:	andne	r3, r3, #1
   17714:	cmp	r3, #0
   17718:	popeq	{r4, r5, r6, r7, r8, pc}
   1771c:	mov	r2, r7
   17720:	mov	r1, r6
   17724:	mov	r0, r5
   17728:	bl	17efc <error@@Base+0x268>
   1772c:	push	{r4, lr}
   17730:	mov	r4, r0
   17734:	bl	16d38 <close@plt+0x5e6c>
   17738:	ldr	r3, [r4]
   1773c:	cmp	r3, #0
   17740:	popeq	{r4, pc}
   17744:	mov	r2, #5
   17748:	ldr	r1, [pc, #8]	; 17758 <close@plt+0x688c>
   1774c:	ldr	r0, [pc, #8]	; 1775c <close@plt+0x6890>
   17750:	bl	10cd4 <__dcgettext@plt>
   17754:	bl	17c94 <error@@Base>
   17758:	andeq	lr, r1, r4, ror r6
   1775c:	andeq	r0, r3, r0, lsl #30
   17760:	push	{r4, lr}
   17764:	mov	r4, r0
   17768:	bl	16d38 <close@plt+0x5e6c>
   1776c:	ldr	r3, [pc, #16]	; 17784 <close@plt+0x68b8>
   17770:	ldm	r4, {r0, r1}
   17774:	mov	r2, #1
   17778:	str	r2, [r3]
   1777c:	stmib	r3, {r0, r1}
   17780:	pop	{r4, pc}
   17784:	andeq	r1, r3, r4, lsr r2
   17788:	push	{r4, r5, r6, lr}
   1778c:	mov	r4, r1
   17790:	mov	r6, r0
   17794:	mov	r0, r1
   17798:	bl	16d38 <close@plt+0x5e6c>
   1779c:	ldm	r4, {r0, r1}
   177a0:	ldr	r3, [pc, #40]	; 177d0 <close@plt+0x6904>
   177a4:	mov	r5, #1
   177a8:	cmp	r0, r6
   177ac:	stmib	r3, {r0, r1}
   177b0:	str	r5, [r3]
   177b4:	beq	177c0 <close@plt+0x68f4>
   177b8:	mov	r0, #0
   177bc:	pop	{r4, r5, r6, pc}
   177c0:	mov	r0, r4
   177c4:	bl	16d38 <close@plt+0x5e6c>
   177c8:	mov	r0, r5
   177cc:	pop	{r4, r5, r6, pc}
   177d0:	andeq	r1, r3, r4, lsr r2
   177d4:	ldr	r3, [pc, #140]	; 17868 <close@plt+0x699c>
   177d8:	push	{r4, r5, r6, r7, r8, lr}
   177dc:	mov	r6, r0
   177e0:	ldr	r7, [r3]
   177e4:	mov	r8, r1
   177e8:	cmp	r7, #0
   177ec:	beq	17860 <close@plt+0x6994>
   177f0:	mov	r4, r7
   177f4:	b	17804 <close@plt+0x6938>
   177f8:	ldr	r4, [r4, #4]
   177fc:	cmp	r4, #0
   17800:	beq	17860 <close@plt+0x6994>
   17804:	ldr	r5, [r4]
   17808:	mov	r1, r6
   1780c:	ldr	r0, [r5]
   17810:	bl	10ca4 <strcmp@plt>
   17814:	cmp	r0, #0
   17818:	bne	177f8 <close@plt+0x692c>
   1781c:	ldr	r3, [r5, #4]
   17820:	cmp	r3, #4
   17824:	bne	17860 <close@plt+0x6994>
   17828:	ldr	r3, [r5, #16]
   1782c:	cmp	r3, #0
   17830:	beq	17844 <close@plt+0x6978>
   17834:	cmp	r3, #3
   17838:	bne	17860 <close@plt+0x6994>
   1783c:	ldr	r6, [r5, #12]
   17840:	b	177e8 <close@plt+0x691c>
   17844:	ldr	r8, [r5, #12]
   17848:	ldr	r1, [pc, #28]	; 1786c <close@plt+0x69a0>
   1784c:	mov	r0, r8
   17850:	bl	10ca4 <strcmp@plt>
   17854:	ldr	r3, [pc, #20]	; 17870 <close@plt+0x69a4>
   17858:	cmp	r0, #0
   1785c:	moveq	r8, r3
   17860:	mov	r0, r8
   17864:	pop	{r4, r5, r6, r7, r8, pc}
   17868:	andeq	r1, r3, r8, ror r7
   1786c:	muleq	r1, r4, fp
   17870:	andeq	sp, r1, r8, ror fp
   17874:	push	{r4, lr}
   17878:	mov	r2, #1024	; 0x400
   1787c:	ldr	r4, [pc, #40]	; 178ac <close@plt+0x69e0>
   17880:	mov	r1, #0
   17884:	mov	r0, r4
   17888:	bl	10e0c <memset@plt>
   1788c:	ldr	r0, [pc, #28]	; 178b0 <close@plt+0x69e4>
   17890:	ldr	r1, [pc, #28]	; 178b4 <close@plt+0x69e8>
   17894:	ldr	r2, [pc, #28]	; 178b8 <close@plt+0x69ec>
   17898:	mov	r3, #0
   1789c:	str	r4, [r0]
   178a0:	str	r3, [r1]
   178a4:	str	r3, [r2]
   178a8:	pop	{r4, pc}
   178ac:	andeq	r1, r3, r4, asr #6
   178b0:			; <UNDEFINED> instruction: 0x000311bc
   178b4:	andeq	r1, r3, r0, asr #4
   178b8:	andeq	r1, r3, r8, ror r7
   178bc:	push	{r4, lr}
   178c0:	bl	10ca4 <strcmp@plt>
   178c4:	clz	r0, r0
   178c8:	lsr	r0, r0, #5
   178cc:	pop	{r4, pc}
   178d0:	push	{r4, r5, r6, lr}
   178d4:	subs	r4, r0, #0
   178d8:	beq	17910 <close@plt+0x6a44>
   178dc:	mov	r6, r1
   178e0:	mov	r5, r2
   178e4:	b	178f4 <close@plt+0x6a28>
   178e8:	ldr	r4, [r4, #4]
   178ec:	cmp	r4, #0
   178f0:	beq	17910 <close@plt+0x6a44>
   178f4:	mov	r1, r6
   178f8:	ldr	r0, [r4]
   178fc:	blx	r5
   17900:	cmp	r0, #0
   17904:	beq	178e8 <close@plt+0x6a1c>
   17908:	ldr	r0, [r4]
   1790c:	pop	{r4, r5, r6, pc}
   17910:	mov	r0, #0
   17914:	pop	{r4, r5, r6, pc}
   17918:	ldr	r2, [r0]
   1791c:	push	{r4, r5, r6, lr}
   17920:	cmp	r2, #0
   17924:	mov	r5, r1
   17928:	moveq	r4, r0
   1792c:	bne	17938 <close@plt+0x6a6c>
   17930:	b	17948 <close@plt+0x6a7c>
   17934:	mov	r2, r3
   17938:	ldr	r3, [r2, #4]
   1793c:	cmp	r3, #0
   17940:	bne	17934 <close@plt+0x6a68>
   17944:	add	r4, r2, #4
   17948:	mov	r0, #8
   1794c:	bl	10da0 <malloc@plt>
   17950:	mov	r3, #0
   17954:	str	r5, [r0]
   17958:	str	r3, [r0, #4]
   1795c:	str	r0, [r4]
   17960:	pop	{r4, r5, r6, pc}
   17964:	mov	r1, r0
   17968:	b	177d4 <close@plt+0x6908>
   1796c:	push	{r4, lr}
   17970:	mov	r4, r0
   17974:	ldr	r1, [pc, #20]	; 17990 <close@plt+0x6ac4>
   17978:	bl	10ca4 <strcmp@plt>
   1797c:	ldr	r3, [pc, #16]	; 17994 <close@plt+0x6ac8>
   17980:	cmp	r0, #0
   17984:	movne	r0, r4
   17988:	moveq	r0, r3
   1798c:	pop	{r4, pc}
   17990:	andeq	lr, r1, r4, lsl #16
   17994:	andeq	lr, r1, r0, lsl #16
   17998:	push	{r4, r5, r6, r7, r8, lr}
   1799c:	cmp	r0, #0
   179a0:	ldr	r6, [pc, #196]	; 17a6c <close@plt+0x6ba0>
   179a4:	mov	r4, r1
   179a8:	mov	r7, r2
   179ac:	ldr	r5, [r6]
   179b0:	beq	179e4 <close@plt+0x6b18>
   179b4:	ldr	r1, [pc, #180]	; 17a70 <close@plt+0x6ba4>
   179b8:	bl	10ca4 <strcmp@plt>
   179bc:	mov	r3, r5
   179c0:	cmp	r0, #0
   179c4:	moveq	r2, #5
   179c8:	moveq	r1, #1
   179cc:	ldreq	r0, [pc, #160]	; 17a74 <close@plt+0x6ba8>
   179d0:	movne	r2, #7
   179d4:	movne	r1, #1
   179d8:	ldrne	r0, [pc, #152]	; 17a78 <close@plt+0x6bac>
   179dc:	bl	10d70 <fwrite@plt>
   179e0:	ldr	r5, [r6]
   179e4:	ldr	r1, [pc, #144]	; 17a7c <close@plt+0x6bb0>
   179e8:	mov	r0, r4
   179ec:	bl	10ca4 <strcmp@plt>
   179f0:	cmp	r0, #0
   179f4:	beq	17a40 <close@plt+0x6b74>
   179f8:	ldr	r1, [pc, #128]	; 17a80 <close@plt+0x6bb4>
   179fc:	mov	r0, r4
   17a00:	bl	10ca4 <strcmp@plt>
   17a04:	cmp	r0, #0
   17a08:	beq	17a28 <close@plt+0x6b5c>
   17a0c:	cmp	r7, #0
   17a10:	bne	17a58 <close@plt+0x6b8c>
   17a14:	mov	r2, r4
   17a18:	mov	r0, r5
   17a1c:	ldr	r1, [pc, #96]	; 17a84 <close@plt+0x6bb8>
   17a20:	pop	{r4, r5, r6, r7, r8, lr}
   17a24:	b	10df4 <fprintf@plt>
   17a28:	mov	r3, r5
   17a2c:	mov	r2, #6
   17a30:	mov	r1, #1
   17a34:	ldr	r0, [pc, #76]	; 17a88 <close@plt+0x6bbc>
   17a38:	pop	{r4, r5, r6, r7, r8, lr}
   17a3c:	b	10d70 <fwrite@plt>
   17a40:	mov	r3, r5
   17a44:	mov	r2, #7
   17a48:	mov	r1, #1
   17a4c:	ldr	r0, [pc, #56]	; 17a8c <close@plt+0x6bc0>
   17a50:	pop	{r4, r5, r6, r7, r8, lr}
   17a54:	b	10d70 <fwrite@plt>
   17a58:	mov	r1, r4
   17a5c:	mov	r0, r4
   17a60:	bl	177d4 <close@plt+0x6908>
   17a64:	mov	r4, r0
   17a68:	b	17a14 <close@plt+0x6b48>
   17a6c:	andeq	r1, r3, r8, ror #14
   17a70:	andeq	lr, r1, ip, lsr #32
   17a74:	andeq	lr, r1, ip, lsl #16
   17a78:	andeq	sp, r1, r0, lsl #23
   17a7c:	muleq	r1, r8, r4
   17a80:	andeq	lr, r1, r4, lsl #16
   17a84:	muleq	r1, ip, fp
   17a88:	andeq	lr, r1, r4, lsl r8
   17a8c:	andeq	sp, r1, r8, asr #22
   17a90:	ldr	r3, [pc, #156]	; 17b34 <close@plt+0x6c68>
   17a94:	push	{r4, r5, r6, r7, r8, lr}
   17a98:	mov	r6, r0
   17a9c:	ldr	r7, [r3]
   17aa0:	cmp	r1, #3
   17aa4:	ldrls	pc, [pc, r1, lsl #2]
   17aa8:	b	17aa0 <close@plt+0x6bd4>
   17aac:	andeq	r7, r1, ip, lsl fp
   17ab0:			; <UNDEFINED> instruction: 0x00017abc
   17ab4:			; <UNDEFINED> instruction: 0x00017abc
   17ab8:	andeq	r7, r1, r4, asr #21
   17abc:	mov	r0, #0
   17ac0:	pop	{r4, r5, r6, r7, r8, pc}
   17ac4:	cmp	r7, #0
   17ac8:	beq	17abc <close@plt+0x6bf0>
   17acc:	mov	r4, r7
   17ad0:	b	17ae0 <close@plt+0x6c14>
   17ad4:	ldr	r4, [r4, #4]
   17ad8:	cmp	r4, #0
   17adc:	beq	17abc <close@plt+0x6bf0>
   17ae0:	ldr	r5, [r4]
   17ae4:	ldr	r3, [r5, #4]
   17ae8:	cmp	r3, #4
   17aec:	bne	17ad4 <close@plt+0x6c08>
   17af0:	ldr	r3, [r5, #8]
   17af4:	cmp	r3, #0
   17af8:	bne	17ad4 <close@plt+0x6c08>
   17afc:	mov	r1, r6
   17b00:	ldr	r0, [r5]
   17b04:	bl	10ca4 <strcmp@plt>
   17b08:	cmp	r0, #0
   17b0c:	bne	17ad4 <close@plt+0x6c08>
   17b10:	ldr	r6, [r5, #12]
   17b14:	ldr	r1, [r5, #16]
   17b18:	b	17aa0 <close@plt+0x6bd4>
   17b1c:	mov	r0, r6
   17b20:	ldr	r1, [pc, #16]	; 17b38 <close@plt+0x6c6c>
   17b24:	bl	10ca4 <strcmp@plt>
   17b28:	adds	r0, r0, #0
   17b2c:	movne	r0, #1
   17b30:	pop	{r4, r5, r6, r7, r8, pc}
   17b34:	andeq	r1, r3, r8, ror r7
   17b38:	andeq	lr, r1, r4, lsl #16
   17b3c:	ldrb	r3, [r0], #1
   17b40:	ldr	r2, [pc, #52]	; 17b7c <close@plt+0x6cb0>
   17b44:	cmp	r3, #0
   17b48:	beq	17b6c <close@plt+0x6ca0>
   17b4c:	sub	r1, r3, #65	; 0x41
   17b50:	add	ip, r3, #32
   17b54:	cmp	r1, #25
   17b58:	uxtbls	r3, ip
   17b5c:	strb	r3, [r2], #1
   17b60:	ldrb	r3, [r0], #1
   17b64:	cmp	r3, #0
   17b68:	bne	17b4c <close@plt+0x6c80>
   17b6c:	mov	r3, #0
   17b70:	strb	r3, [r2]
   17b74:	ldr	r0, [pc]	; 17b7c <close@plt+0x6cb0>
   17b78:	bx	lr
   17b7c:	andeq	r1, r3, r4, asr #4
   17b80:	push	{r4, r5, lr}
   17b84:	mov	r3, r1
   17b88:	ldrb	r2, [r0], #1
   17b8c:	ldr	ip, [pc, #72]	; 17bdc <close@plt+0x6d10>
   17b90:	cmp	r2, #0
   17b94:	ldr	r5, [ip]
   17b98:	ldr	ip, [pc, #64]	; 17be0 <close@plt+0x6d14>
   17b9c:	beq	17bc0 <close@plt+0x6cf4>
   17ba0:	sub	lr, r2, #65	; 0x41
   17ba4:	add	r4, r2, #32
   17ba8:	cmp	lr, #25
   17bac:	uxtbls	r2, r4
   17bb0:	strb	r2, [ip], #1
   17bb4:	ldrb	r2, [r0], #1
   17bb8:	cmp	r2, #0
   17bbc:	bne	17ba0 <close@plt+0x6cd4>
   17bc0:	mov	lr, #0
   17bc4:	mov	r0, r5
   17bc8:	strb	lr, [ip]
   17bcc:	ldr	r2, [pc, #12]	; 17be0 <close@plt+0x6d14>
   17bd0:	ldr	r1, [pc, #12]	; 17be4 <close@plt+0x6d18>
   17bd4:	pop	{r4, r5, lr}
   17bd8:	b	10df4 <fprintf@plt>
   17bdc:	andeq	r1, r3, r8, ror #14
   17be0:	andeq	r1, r3, r4, asr #4
   17be4:	andeq	lr, r1, ip, lsl r8
   17be8:	push	{r4, r5, lr}
   17bec:	mov	r3, r1
   17bf0:	ldrb	r2, [r0], #1
   17bf4:	ldr	ip, [pc, #72]	; 17c44 <close@plt+0x6d78>
   17bf8:	cmp	r2, #0
   17bfc:	ldr	r5, [ip]
   17c00:	ldr	ip, [pc, #64]	; 17c48 <close@plt+0x6d7c>
   17c04:	beq	17c28 <close@plt+0x6d5c>
   17c08:	sub	lr, r2, #65	; 0x41
   17c0c:	add	r4, r2, #32
   17c10:	cmp	lr, #25
   17c14:	uxtbls	r2, r4
   17c18:	strb	r2, [ip], #1
   17c1c:	ldrb	r2, [r0], #1
   17c20:	cmp	r2, #0
   17c24:	bne	17c08 <close@plt+0x6d3c>
   17c28:	mov	lr, #0
   17c2c:	mov	r0, r5
   17c30:	strb	lr, [ip]
   17c34:	ldr	r2, [pc, #12]	; 17c48 <close@plt+0x6d7c>
   17c38:	ldr	r1, [pc, #12]	; 17c4c <close@plt+0x6d80>
   17c3c:	pop	{r4, r5, lr}
   17c40:	b	10df4 <fprintf@plt>
   17c44:	andeq	r1, r3, r8, ror #14
   17c48:	andeq	r1, r3, r4, asr #4
   17c4c:	andeq	lr, r1, r8, lsr #16
   17c50:	ldr	r6, [pc, #52]	; 17c8c <close@plt+0x6dc0>
   17c54:	push	{r4, lr}
   17c58:	ldr	r3, [r6]
   17c5c:	cmp	r3, #0
   17c60:	ble	17c84 <close@plt+0x6db8>
   17c64:	ldr	r5, [pc, #36]	; 17c90 <close@plt+0x6dc4>
   17c68:	mov	r4, #0
   17c6c:	ldr	r0, [r5], #4
   17c70:	bl	10d34 <unlink@plt>
   17c74:	ldr	r3, [r6]
   17c78:	add	r4, r4, #1
   17c7c:	cmp	r3, r4
   17c80:	bgt	17c6c <close@plt+0x6da0>
   17c84:	mov	r0, #1
   17c88:	bl	10ddc <exit@plt>
   17c8c:	andeq	r1, r3, r4, ror r7
   17c90:	andeq	r1, r3, r8, asr #14

00017c94 <error@@Base>:
   17c94:	ldr	r6, [pc, #288]	; 17dbc <error@@Base+0x128>
   17c98:	mov	r8, r0
   17c9c:	push	{r7, lr}
   17ca0:	ldrb	r0, [r6]
   17ca4:	ldr	r4, [pc, #276]	; 17dc0 <error@@Base+0x12c>
   17ca8:	cmp	r0, #0
   17cac:	addne	r7, r6, #1
   17cb0:	mvnne	r9, r6
   17cb4:	bne	17ccc <error@@Base+0x38>
   17cb8:	b	17d0c <error@@Base+0x78>
   17cbc:	bl	10e78 <fputc@plt>
   17cc0:	ldrb	r0, [r7], #1
   17cc4:	cmp	r0, #0
   17cc8:	beq	17d0c <error@@Base+0x78>
   17ccc:	cmp	r0, #9
   17cd0:	add	r5, r9, r7
   17cd4:	ldr	r1, [r4]
   17cd8:	bne	17cbc <error@@Base+0x28>
   17cdc:	and	r5, r5, #3
   17ce0:	rsb	r5, r5, #7
   17ce4:	b	17cec <error@@Base+0x58>
   17ce8:	ldr	r1, [r4]
   17cec:	sub	r5, r5, #1
   17cf0:	mov	r0, #32
   17cf4:	bl	10e78 <fputc@plt>
   17cf8:	cmn	r5, #1
   17cfc:	bne	17ce8 <error@@Base+0x54>
   17d00:	ldrb	r0, [r7], #1
   17d04:	cmp	r0, #0
   17d08:	bne	17ccc <error@@Base+0x38>
   17d0c:	ldr	r9, [pc, #176]	; 17dc4 <error@@Base+0x130>
   17d10:	ldr	r3, [r9]
   17d14:	sub	r3, r3, r6
   17d18:	cmp	r3, #0
   17d1c:	movgt	r7, #0
   17d20:	ldrgt	sl, [pc, #160]	; 17dc8 <error@@Base+0x134>
   17d24:	bgt	17d48 <error@@Base+0xb4>
   17d28:	b	17d80 <error@@Base+0xec>
   17d2c:	mov	r0, #94	; 0x5e
   17d30:	bl	10e78 <fputc@plt>
   17d34:	ldr	r3, [r9]
   17d38:	add	r7, r7, #1
   17d3c:	sub	r3, r3, r6
   17d40:	cmp	r7, r3
   17d44:	bge	17d80 <error@@Base+0xec>
   17d48:	ldrb	r3, [sl, #1]!
   17d4c:	ldr	r1, [r4]
   17d50:	cmp	r3, #9
   17d54:	bne	17d2c <error@@Base+0x98>
   17d58:	and	r5, r7, #3
   17d5c:	rsb	r5, r5, #7
   17d60:	b	17d68 <error@@Base+0xd4>
   17d64:	ldr	r1, [r4]
   17d68:	sub	r5, r5, #1
   17d6c:	mov	r0, #94	; 0x5e
   17d70:	bl	10e78 <fputc@plt>
   17d74:	cmn	r5, #1
   17d78:	bne	17d64 <error@@Base+0xd0>
   17d7c:	b	17d34 <error@@Base+0xa0>
   17d80:	ldr	r1, [r4]
   17d84:	mov	r0, #10
   17d88:	bl	10e78 <fputc@plt>
   17d8c:	ldr	r3, [pc, #56]	; 17dcc <error@@Base+0x138>
   17d90:	ldr	r2, [pc, #56]	; 17dd0 <error@@Base+0x13c>
   17d94:	ldr	r1, [pc, #56]	; 17dd4 <error@@Base+0x140>
   17d98:	ldr	r3, [r3]
   17d9c:	ldr	r2, [r2]
   17da0:	ldr	r0, [r4]
   17da4:	bl	10df4 <fprintf@plt>
   17da8:	mov	r2, r8
   17dac:	ldr	r1, [pc, #36]	; 17dd8 <error@@Base+0x144>
   17db0:	ldr	r0, [r4]
   17db4:	bl	10df4 <fprintf@plt>
   17db8:	bl	17c50 <close@plt+0x6d84>
   17dbc:	andeq	r1, r3, r4, asr #6
   17dc0:	andeq	r1, r3, r8, asr #3
   17dc4:			; <UNDEFINED> instruction: 0x000311bc
   17dc8:	andeq	r1, r3, r3, asr #6
   17dcc:	andeq	r1, r3, r0, asr #4
   17dd0:	andeq	r1, r3, r4, asr #14
   17dd4:	andeq	lr, r1, r0, lsr r8
   17dd8:	andeq	ip, r1, ip, lsr pc
   17ddc:	ldr	r2, [pc, #60]	; 17e20 <error@@Base+0x18c>
   17de0:	ldr	r3, [r2]
   17de4:	cmp	r3, #6
   17de8:	bgt	17e00 <error@@Base+0x16c>
   17dec:	ldr	r1, [pc, #48]	; 17e24 <error@@Base+0x190>
   17df0:	add	ip, r3, #1
   17df4:	str	ip, [r2]
   17df8:	str	r0, [r1, r3, lsl #2]
   17dfc:	bx	lr
   17e00:	ldr	r3, [pc, #32]	; 17e28 <error@@Base+0x194>
   17e04:	push	{r4, lr}
   17e08:	mov	r2, #16
   17e0c:	mov	r1, #1
   17e10:	ldr	r3, [r3]
   17e14:	ldr	r0, [pc, #16]	; 17e2c <error@@Base+0x198>
   17e18:	bl	10d70 <fwrite@plt>
   17e1c:	bl	17c50 <close@plt+0x6d84>
   17e20:	andeq	r1, r3, r4, ror r7
   17e24:	andeq	r1, r3, r8, asr #14
   17e28:	andeq	r1, r3, r8, asr #3
   17e2c:	andeq	lr, r1, r0, asr #16
   17e30:	cmp	r0, #0
   17e34:	push	{r4, lr}
   17e38:	ldr	r3, [pc, #52]	; 17e74 <error@@Base+0x1e0>
   17e3c:	beq	17e5c <error@@Base+0x1c8>
   17e40:	mov	r2, #16
   17e44:	b	17e4c <error@@Base+0x1b8>
   17e48:	ldr	r2, [r3, #8]
   17e4c:	cmp	r0, r2
   17e50:	cmpne	r2, #38	; 0x26
   17e54:	add	r3, r3, #8
   17e58:	bne	17e48 <error@@Base+0x1b4>
   17e5c:	ldr	r2, [r3, #4]
   17e60:	ldr	r1, [pc, #16]	; 17e78 <error@@Base+0x1e4>
   17e64:	ldr	r0, [pc, #16]	; 17e7c <error@@Base+0x1e8>
   17e68:	bl	10e84 <sprintf@plt>
   17e6c:	ldr	r0, [pc, #8]	; 17e7c <error@@Base+0x1e8>
   17e70:	bl	17c94 <error@@Base>
   17e74:	strdeq	lr, [r1], -r0
   17e78:	andeq	lr, r1, r4, asr r8
   17e7c:	andeq	r1, r3, r8, lsr #5
   17e80:	cmp	r0, #0
   17e84:	push	{r4, lr}
   17e88:	ldr	r3, [pc, #96]	; 17ef0 <error@@Base+0x25c>
   17e8c:	beq	17eac <error@@Base+0x218>
   17e90:	mov	r2, #16
   17e94:	b	17e9c <error@@Base+0x208>
   17e98:	ldr	r2, [r3, #8]
   17e9c:	cmp	r0, r2
   17ea0:	cmpne	r2, #38	; 0x26
   17ea4:	add	r3, r3, #8
   17ea8:	bne	17e98 <error@@Base+0x204>
   17eac:	cmp	r1, #0
   17eb0:	ldr	r2, [r3, #4]
   17eb4:	ldr	r3, [pc, #52]	; 17ef0 <error@@Base+0x25c>
   17eb8:	beq	17ed8 <error@@Base+0x244>
   17ebc:	mov	r0, #16
   17ec0:	b	17ec8 <error@@Base+0x234>
   17ec4:	ldr	r0, [r3, #8]
   17ec8:	cmp	r1, r0
   17ecc:	cmpne	r0, #38	; 0x26
   17ed0:	add	r3, r3, #8
   17ed4:	bne	17ec4 <error@@Base+0x230>
   17ed8:	ldr	r3, [r3, #4]
   17edc:	ldr	r1, [pc, #16]	; 17ef4 <error@@Base+0x260>
   17ee0:	ldr	r0, [pc, #16]	; 17ef8 <error@@Base+0x264>
   17ee4:	bl	10e84 <sprintf@plt>
   17ee8:	ldr	r0, [pc, #8]	; 17ef8 <error@@Base+0x264>
   17eec:	bl	17c94 <error@@Base>
   17ef0:	strdeq	lr, [r1], -r0
   17ef4:	andeq	lr, r1, r4, ror #16
   17ef8:	andeq	r1, r3, r8, lsr #5
   17efc:	cmp	r0, #0
   17f00:	push	{lr}		; (str lr, [sp, #-4]!)
   17f04:	sub	sp, sp, #12
   17f08:	ldr	r3, [pc, #148]	; 17fa4 <error@@Base+0x310>
   17f0c:	beq	17f2c <error@@Base+0x298>
   17f10:	mov	ip, #16
   17f14:	b	17f1c <error@@Base+0x288>
   17f18:	ldr	ip, [r3, #8]
   17f1c:	cmp	r0, ip
   17f20:	cmpne	ip, #38	; 0x26
   17f24:	add	r3, r3, #8
   17f28:	bne	17f18 <error@@Base+0x284>
   17f2c:	cmp	r1, #0
   17f30:	ldr	ip, [r3, #4]
   17f34:	ldr	r3, [pc, #104]	; 17fa4 <error@@Base+0x310>
   17f38:	beq	17f58 <error@@Base+0x2c4>
   17f3c:	mov	r0, #16
   17f40:	b	17f48 <error@@Base+0x2b4>
   17f44:	ldr	r0, [r3, #8]
   17f48:	cmp	r1, r0
   17f4c:	cmpne	r0, #38	; 0x26
   17f50:	add	r3, r3, #8
   17f54:	bne	17f44 <error@@Base+0x2b0>
   17f58:	cmp	r2, #0
   17f5c:	ldr	r1, [pc, #64]	; 17fa4 <error@@Base+0x310>
   17f60:	ldr	r3, [r3, #4]
   17f64:	beq	17f84 <error@@Base+0x2f0>
   17f68:	mov	r0, #16
   17f6c:	b	17f74 <error@@Base+0x2e0>
   17f70:	ldr	r0, [r1, #8]
   17f74:	cmp	r2, r0
   17f78:	cmpne	r0, #38	; 0x26
   17f7c:	add	r1, r1, #8
   17f80:	bne	17f70 <error@@Base+0x2dc>
   17f84:	ldr	r2, [r1, #4]
   17f88:	ldr	r0, [pc, #24]	; 17fa8 <error@@Base+0x314>
   17f8c:	str	r2, [sp]
   17f90:	ldr	r1, [pc, #20]	; 17fac <error@@Base+0x318>
   17f94:	mov	r2, ip
   17f98:	bl	10e84 <sprintf@plt>
   17f9c:	ldr	r0, [pc, #4]	; 17fa8 <error@@Base+0x314>
   17fa0:	bl	17c94 <error@@Base>
   17fa4:	strdeq	lr, [r1], -r0
   17fa8:	andeq	r1, r3, r8, lsr #5
   17fac:	andeq	lr, r1, ip, ror r8
   17fb0:	cmp	r1, #0
   17fb4:	bxeq	lr
   17fb8:	push	{r4, r5, r6, lr}
   17fbc:	sub	r4, r1, #1
   17fc0:	mov	r5, r0
   17fc4:	sub	r4, r4, #1
   17fc8:	mov	r1, r5
   17fcc:	mov	r0, #9
   17fd0:	bl	10e78 <fputc@plt>
   17fd4:	cmn	r4, #1
   17fd8:	bne	17fc4 <error@@Base+0x330>
   17fdc:	pop	{r4, r5, r6, pc}
   17fe0:	push	{r4, r5, r6, lr}
   17fe4:	sub	sp, sp, #8
   17fe8:	mov	r6, r1
   17fec:	mov	r4, r0
   17ff0:	bl	10de8 <strlen@plt>
   17ff4:	mov	r5, r0
   17ff8:	mov	r0, r6
   17ffc:	bl	10de8 <strlen@plt>
   18000:	add	r0, r5, r0
   18004:	add	r0, r0, #11
   18008:	bl	10da0 <malloc@plt>
   1800c:	subs	r5, r0, #0
   18010:	beq	18078 <error@@Base+0x3e4>
   18014:	mov	r0, r4
   18018:	ldr	ip, [pc, #120]	; 18098 <error@@Base+0x404>
   1801c:	ldrb	r3, [r0], #1
   18020:	cmp	r3, #0
   18024:	beq	18048 <error@@Base+0x3b4>
   18028:	sub	r2, r3, #65	; 0x41
   1802c:	cmp	r2, #25
   18030:	addls	r3, r3, #32
   18034:	uxtbls	r3, r3
   18038:	strb	r3, [ip], #1
   1803c:	ldrb	r3, [r0], #1
   18040:	cmp	r3, #0
   18044:	bne	18028 <error@@Base+0x394>
   18048:	ldr	r2, [pc, #76]	; 1809c <error@@Base+0x408>
   1804c:	mov	r0, #0
   18050:	str	r2, [sp]
   18054:	strb	r0, [ip]
   18058:	mov	r3, r6
   1805c:	ldr	r2, [pc, #52]	; 18098 <error@@Base+0x404>
   18060:	ldr	r1, [pc, #56]	; 180a0 <error@@Base+0x40c>
   18064:	mov	r0, r5
   18068:	bl	10e84 <sprintf@plt>
   1806c:	mov	r0, r5
   18070:	add	sp, sp, #8
   18074:	pop	{r4, r5, r6, pc}
   18078:	ldr	r3, [pc, #36]	; 180a4 <error@@Base+0x410>
   1807c:	mov	r2, #16
   18080:	mov	r1, #1
   18084:	ldr	r3, [r3]
   18088:	ldr	r0, [pc, #24]	; 180a8 <error@@Base+0x414>
   1808c:	bl	10d70 <fwrite@plt>
   18090:	mov	r0, #1
   18094:	bl	10ddc <exit@plt>
   18098:	andeq	r1, r3, r4, asr #4
   1809c:			; <UNDEFINED> instruction: 0x0001e8b8
   180a0:	andeq	lr, r1, ip, lsr #17
   180a4:	andeq	r1, r3, r8, asr #3
   180a8:	muleq	r1, r8, r8
   180ac:	push	{r4, r5, r6, lr}
   180b0:	mov	r4, r0
   180b4:	mov	r0, #12
   180b8:	mov	r5, r1
   180bc:	bl	10da0 <malloc@plt>
   180c0:	cmp	r0, #0
   180c4:	beq	180fc <error@@Base+0x468>
   180c8:	ldr	r3, [pc, #76]	; 1811c <error@@Base+0x488>
   180cc:	mov	r1, #0
   180d0:	str	r5, [r0]
   180d4:	ldr	r2, [r3]
   180d8:	str	r4, [r0, #4]
   180dc:	cmp	r2, r1
   180e0:	str	r1, [r0, #8]
   180e4:	ldreq	r2, [pc, #52]	; 18120 <error@@Base+0x48c>
   180e8:	streq	r0, [r3]
   180ec:	strne	r0, [r2, #8]
   180f0:	streq	r0, [r2]
   180f4:	strne	r0, [r3]
   180f8:	pop	{r4, r5, r6, pc}
   180fc:	ldr	r3, [pc, #32]	; 18124 <error@@Base+0x490>
   18100:	mov	r2, #16
   18104:	mov	r1, #1
   18108:	ldr	r3, [r3]
   1810c:	ldr	r0, [pc, #20]	; 18128 <error@@Base+0x494>
   18110:	bl	10d70 <fwrite@plt>
   18114:	mov	r0, #1
   18118:	bl	10ddc <exit@plt>
   1811c:	andeq	r1, r3, r0, ror r7
   18120:	andeq	r1, r3, r4, ror #14
   18124:	andeq	r1, r3, r8, asr #3
   18128:	muleq	r1, r8, r8
   1812c:	ldr	r3, [pc, #60]	; 18170 <error@@Base+0x4dc>
   18130:	push	{r4, r5, r6, lr}
   18134:	ldr	r4, [r3]
   18138:	cmp	r4, #0
   1813c:	beq	18168 <error@@Base+0x4d4>
   18140:	mov	r5, r0
   18144:	b	18154 <error@@Base+0x4c0>
   18148:	ldr	r4, [r4, #8]
   1814c:	cmp	r4, #0
   18150:	beq	18168 <error@@Base+0x4d4>
   18154:	mov	r1, r5
   18158:	ldr	r0, [r4]
   1815c:	bl	10ca4 <strcmp@plt>
   18160:	cmp	r0, #0
   18164:	bne	18148 <error@@Base+0x4b4>
   18168:	mov	r0, r4
   1816c:	pop	{r4, r5, r6, pc}
   18170:	andeq	r1, r3, r4, ror #14
   18174:	ldr	r3, [pc, #132]	; 18200 <error@@Base+0x56c>
   18178:	push	{r4, r5, r6, r7, r8, r9, lr}
   1817c:	sub	sp, sp, #12
   18180:	ldr	r5, [r3]
   18184:	cmp	r5, #0
   18188:	beq	181f8 <error@@Base+0x564>
   1818c:	mov	r7, r0
   18190:	ldr	r9, [pc, #108]	; 18204 <error@@Base+0x570>
   18194:	ldr	r8, [pc, #108]	; 18208 <error@@Base+0x574>
   18198:	b	181a8 <error@@Base+0x514>
   1819c:	ldr	r5, [r5, #4]
   181a0:	cmp	r5, #0
   181a4:	beq	181f8 <error@@Base+0x564>
   181a8:	ldr	r6, [r5]
   181ac:	ldr	r3, [r6, #4]
   181b0:	cmp	r3, #5
   181b4:	bne	1819c <error@@Base+0x508>
   181b8:	ldr	r4, [r6, #12]
   181bc:	cmp	r4, #0
   181c0:	beq	1819c <error@@Base+0x508>
   181c4:	ldr	r2, [r4]
   181c8:	ldr	r3, [r6]
   181cc:	mov	r1, r8
   181d0:	str	r2, [sp]
   181d4:	ldr	r0, [r9]
   181d8:	mov	r2, r7
   181dc:	bl	10df4 <fprintf@plt>
   181e0:	ldr	r4, [r4, #12]
   181e4:	cmp	r4, #0
   181e8:	bne	181c4 <error@@Base+0x530>
   181ec:	ldr	r5, [r5, #4]
   181f0:	cmp	r5, #0
   181f4:	bne	181a8 <error@@Base+0x514>
   181f8:	add	sp, sp, #12
   181fc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   18200:	andeq	r1, r3, r8, ror r7
   18204:	andeq	r1, r3, r8, ror #14
   18208:	andeq	lr, r1, r8, ror #17
   1820c:	push	{r4, r5, r6, lr}
   18210:	mov	r5, r1
   18214:	mov	r1, #46	; 0x2e
   18218:	mov	r6, r0
   1821c:	bl	10e6c <strrchr@plt>
   18220:	subs	r4, r0, #0
   18224:	beq	18254 <error@@Base+0x5c0>
   18228:	ldr	r0, [pc, #64]	; 18270 <error@@Base+0x5dc>
   1822c:	mov	r1, #0
   18230:	strb	r1, [r4]
   18234:	mov	r3, r6
   18238:	mov	r2, r5
   1823c:	ldr	r1, [pc, #48]	; 18274 <error@@Base+0x5e0>
   18240:	ldr	r0, [r0]
   18244:	bl	10df4 <fprintf@plt>
   18248:	mov	r3, #46	; 0x2e
   1824c:	strb	r3, [r4]
   18250:	pop	{r4, r5, r6, pc}
   18254:	ldr	r1, [pc, #20]	; 18270 <error@@Base+0x5dc>
   18258:	mov	r3, r6
   1825c:	mov	r2, r5
   18260:	ldr	r0, [r1]
   18264:	pop	{r4, r5, r6, lr}
   18268:	ldr	r1, [pc, #4]	; 18274 <error@@Base+0x5e0>
   1826c:	b	10df4 <fprintf@plt>
   18270:	andeq	r1, r3, r8, ror #14
   18274:	andeq	lr, r1, r0, lsl #18
   18278:	ldr	r3, [pc, #88]	; 182d8 <error@@Base+0x644>
   1827c:	ldr	r1, [pc, #88]	; 182dc <error@@Base+0x648>
   18280:	ldr	r3, [r3]
   18284:	ldr	r1, [r1]
   18288:	cmp	r3, #0
   1828c:	bne	182bc <error@@Base+0x628>
   18290:	ldr	r2, [pc, #72]	; 182e0 <error@@Base+0x64c>
   18294:	ldr	r3, [pc, #72]	; 182e4 <error@@Base+0x650>
   18298:	ldr	r2, [r2]
   1829c:	ldr	r3, [r3]
   182a0:	orrs	r3, r2, r3
   182a4:	mov	r2, r0
   182a8:	ldr	r3, [pc, #56]	; 182e8 <error@@Base+0x654>
   182ac:	mov	r0, r1
   182b0:	beq	182d0 <error@@Base+0x63c>
   182b4:	ldr	r1, [pc, #48]	; 182ec <error@@Base+0x658>
   182b8:	b	10df4 <fprintf@plt>
   182bc:	mov	r2, r0
   182c0:	ldr	r3, [pc, #32]	; 182e8 <error@@Base+0x654>
   182c4:	mov	r0, r1
   182c8:	ldr	r1, [pc, #32]	; 182f0 <error@@Base+0x65c>
   182cc:	b	10df4 <fprintf@plt>
   182d0:	ldr	r1, [pc, #28]	; 182f4 <error@@Base+0x660>
   182d4:	b	10df4 <fprintf@plt>
   182d8:	andeq	r1, r3, r0, asr #6
   182dc:	andeq	r1, r3, r8, ror #14
   182e0:	andeq	r1, r3, ip, lsr r3
   182e4:	andeq	r1, r3, r8, lsr #6
   182e8:	andeq	r1, r3, ip, ror r7
   182ec:	andeq	lr, r1, ip, asr #18
   182f0:	andeq	lr, r1, r8, lsr #18
   182f4:	andeq	lr, r1, r0, ror #18
   182f8:	ldr	r3, [pc, #156]	; 1839c <error@@Base+0x708>
   182fc:	push	{r4, r5, r6, lr}
   18300:	mov	r4, r0
   18304:	ldr	r5, [pc, #148]	; 183a0 <error@@Base+0x70c>
   18308:	ldr	r3, [r3]
   1830c:	cmp	r3, #0
   18310:	ldr	r0, [r5]
   18314:	bne	18364 <error@@Base+0x6d0>
   18318:	ldr	r3, [pc, #132]	; 183a4 <error@@Base+0x710>
   1831c:	ldr	r3, [r3]
   18320:	cmp	r3, #0
   18324:	beq	18354 <error@@Base+0x6c0>
   18328:	ldr	r6, [pc, #120]	; 183a8 <error@@Base+0x714>
   1832c:	ldr	r3, [r6]
   18330:	cmp	r3, #0
   18334:	bne	18374 <error@@Base+0x6e0>
   18338:	mov	r2, r4
   1833c:	ldr	r1, [pc, #104]	; 183ac <error@@Base+0x718>
   18340:	bl	10df4 <fprintf@plt>
   18344:	ldr	r3, [r6]
   18348:	cmp	r3, #0
   1834c:	bne	18388 <error@@Base+0x6f4>
   18350:	ldr	r0, [r5]
   18354:	mov	r2, r4
   18358:	ldr	r1, [pc, #80]	; 183b0 <error@@Base+0x71c>
   1835c:	pop	{r4, r5, r6, lr}
   18360:	b	10df4 <fprintf@plt>
   18364:	mov	r2, r4
   18368:	ldr	r1, [pc, #68]	; 183b4 <error@@Base+0x720>
   1836c:	pop	{r4, r5, r6, lr}
   18370:	b	10df4 <fprintf@plt>
   18374:	mov	r2, r4
   18378:	ldr	r1, [pc, #56]	; 183b8 <error@@Base+0x724>
   1837c:	bl	10df4 <fprintf@plt>
   18380:	ldr	r0, [r5]
   18384:	b	18338 <error@@Base+0x6a4>
   18388:	mov	r2, r4
   1838c:	ldr	r1, [pc, #40]	; 183bc <error@@Base+0x728>
   18390:	ldr	r0, [r5]
   18394:	bl	10df4 <fprintf@plt>
   18398:	b	18350 <error@@Base+0x6bc>
   1839c:	andeq	r1, r3, r4, lsl r3
   183a0:	andeq	r1, r3, r8, ror #14
   183a4:	andeq	r1, r3, ip, lsl r3
   183a8:	andeq	r1, r3, r8, lsr r3
   183ac:			; <UNDEFINED> instruction: 0x0001e9b4
   183b0:	strdeq	lr, [r1], -r4
   183b4:	andeq	lr, r1, r4, lsl #19
   183b8:	muleq	r1, r4, r9
   183bc:	ldrdeq	lr, [r1], -r0
   183c0:	ldr	r2, [pc, #84]	; 1841c <error@@Base+0x788>
   183c4:	ldr	r3, [pc, #84]	; 18420 <error@@Base+0x78c>
   183c8:	push	{r4, r5, r6, lr}
   183cc:	mov	r5, r0
   183d0:	ldr	r2, [r2]
   183d4:	mov	r0, r1
   183d8:	cmp	r2, #0
   183dc:	ldr	r4, [r3]
   183e0:	beq	18400 <error@@Base+0x76c>
   183e4:	bl	1796c <close@plt+0x6aa0>
   183e8:	mov	r2, r5
   183ec:	ldr	r1, [pc, #48]	; 18424 <error@@Base+0x790>
   183f0:	mov	r3, r0
   183f4:	mov	r0, r4
   183f8:	pop	{r4, r5, r6, lr}
   183fc:	b	10df4 <fprintf@plt>
   18400:	bl	1796c <close@plt+0x6aa0>
   18404:	mov	r2, r5
   18408:	ldr	r1, [pc, #24]	; 18428 <error@@Base+0x794>
   1840c:	mov	r3, r0
   18410:	mov	r0, r4
   18414:	pop	{r4, r5, r6, lr}
   18418:	b	10df4 <fprintf@plt>
   1841c:	andeq	r1, r3, r0, ror #1
   18420:	andeq	r1, r3, r8, ror #14
   18424:	andeq	lr, r1, r0, lsl #20
   18428:	andeq	lr, r1, r4, lsr #20
   1842c:	push	{r4, r5, r6, lr}
   18430:	mov	r2, #19
   18434:	ldr	r4, [pc, #588]	; 18688 <error@@Base+0x9f4>
   18438:	ldr	r5, [pc, #588]	; 1868c <error@@Base+0x9f8>
   1843c:	mov	r1, #1
   18440:	ldr	r3, [r4]
   18444:	mov	r6, r0
   18448:	ldr	r0, [pc, #576]	; 18690 <error@@Base+0x9fc>
   1844c:	bl	10d70 <fwrite@plt>
   18450:	ldr	r0, [r4]
   18454:	ldr	r2, [pc, #568]	; 18694 <error@@Base+0xa00>
   18458:	ldr	r1, [pc, #568]	; 18698 <error@@Base+0xa04>
   1845c:	bl	10df4 <fprintf@plt>
   18460:	ldr	r3, [r5]
   18464:	cmp	r3, #0
   18468:	bne	18674 <error@@Base+0x9e0>
   1846c:	ldr	r3, [pc, #552]	; 1869c <error@@Base+0xa08>
   18470:	ldr	r0, [r4]
   18474:	ldr	r3, [r3]
   18478:	cmp	r3, #0
   1847c:	bne	18660 <error@@Base+0x9cc>
   18480:	ldr	r2, [pc, #524]	; 18694 <error@@Base+0xa00>
   18484:	ldr	r1, [pc, #532]	; 186a0 <error@@Base+0xa0c>
   18488:	bl	10df4 <fprintf@plt>
   1848c:	ldr	r2, [pc, #512]	; 18694 <error@@Base+0xa00>
   18490:	ldr	r1, [pc, #524]	; 186a4 <error@@Base+0xa10>
   18494:	ldr	r0, [r4]
   18498:	bl	10df4 <fprintf@plt>
   1849c:	ldr	r2, [pc, #496]	; 18694 <error@@Base+0xa00>
   184a0:	ldr	r1, [pc, #512]	; 186a8 <error@@Base+0xa14>
   184a4:	ldr	r0, [r4]
   184a8:	bl	10df4 <fprintf@plt>
   184ac:	ldr	r2, [pc, #480]	; 18694 <error@@Base+0xa00>
   184b0:	ldr	r1, [pc, #500]	; 186ac <error@@Base+0xa18>
   184b4:	ldr	r0, [r4]
   184b8:	bl	10df4 <fprintf@plt>
   184bc:	ldr	r2, [pc, #464]	; 18694 <error@@Base+0xa00>
   184c0:	ldr	r1, [pc, #488]	; 186b0 <error@@Base+0xa1c>
   184c4:	ldr	r0, [r4]
   184c8:	bl	10df4 <fprintf@plt>
   184cc:	ldr	r2, [pc, #448]	; 18694 <error@@Base+0xa00>
   184d0:	ldr	r1, [pc, #476]	; 186b4 <error@@Base+0xa20>
   184d4:	ldr	r0, [r4]
   184d8:	bl	10df4 <fprintf@plt>
   184dc:	ldr	r2, [pc, #432]	; 18694 <error@@Base+0xa00>
   184e0:	ldr	r1, [pc, #464]	; 186b8 <error@@Base+0xa24>
   184e4:	ldr	r0, [r4]
   184e8:	bl	10df4 <fprintf@plt>
   184ec:	ldr	r3, [r5]
   184f0:	ldr	r2, [pc, #412]	; 18694 <error@@Base+0xa00>
   184f4:	cmp	r3, #0
   184f8:	beq	18650 <error@@Base+0x9bc>
   184fc:	ldr	r1, [pc, #440]	; 186bc <error@@Base+0xa28>
   18500:	ldr	r0, [r4]
   18504:	bl	10df4 <fprintf@plt>
   18508:	ldr	r2, [pc, #388]	; 18694 <error@@Base+0xa00>
   1850c:	ldr	r1, [pc, #428]	; 186c0 <error@@Base+0xa2c>
   18510:	ldr	r0, [r4]
   18514:	bl	10df4 <fprintf@plt>
   18518:	ldr	r2, [pc, #372]	; 18694 <error@@Base+0xa00>
   1851c:	ldr	r1, [pc, #416]	; 186c4 <error@@Base+0xa30>
   18520:	ldr	r0, [r4]
   18524:	bl	10df4 <fprintf@plt>
   18528:	ldr	r2, [pc, #356]	; 18694 <error@@Base+0xa00>
   1852c:	ldr	r1, [pc, #376]	; 186ac <error@@Base+0xa18>
   18530:	ldr	r0, [r4]
   18534:	bl	10df4 <fprintf@plt>
   18538:	ldr	r2, [pc, #340]	; 18694 <error@@Base+0xa00>
   1853c:	ldr	r1, [pc, #388]	; 186c8 <error@@Base+0xa34>
   18540:	ldr	r0, [r4]
   18544:	bl	10df4 <fprintf@plt>
   18548:	ldr	r2, [pc, #324]	; 18694 <error@@Base+0xa00>
   1854c:	ldr	r1, [pc, #376]	; 186cc <error@@Base+0xa38>
   18550:	ldr	r0, [r4]
   18554:	bl	10df4 <fprintf@plt>
   18558:	ldr	r2, [pc, #308]	; 18694 <error@@Base+0xa00>
   1855c:	ldr	r1, [pc, #364]	; 186d0 <error@@Base+0xa3c>
   18560:	ldr	r0, [r4]
   18564:	bl	10df4 <fprintf@plt>
   18568:	ldr	r2, [pc, #292]	; 18694 <error@@Base+0xa00>
   1856c:	ldr	r1, [pc, #352]	; 186d4 <error@@Base+0xa40>
   18570:	ldr	r0, [r4]
   18574:	bl	10df4 <fprintf@plt>
   18578:	ldr	r2, [pc, #276]	; 18694 <error@@Base+0xa00>
   1857c:	ldr	r1, [pc, #340]	; 186d8 <error@@Base+0xa44>
   18580:	ldr	r0, [r4]
   18584:	bl	10df4 <fprintf@plt>
   18588:	ldr	r3, [r5]
   1858c:	ldr	r2, [pc, #256]	; 18694 <error@@Base+0xa00>
   18590:	cmp	r3, #0
   18594:	beq	185e4 <error@@Base+0x950>
   18598:	ldr	r5, [pc, #316]	; 186dc <error@@Base+0xa48>
   1859c:	ldr	r1, [pc, #316]	; 186e0 <error@@Base+0xa4c>
   185a0:	ldr	r0, [r4]
   185a4:	bl	10df4 <fprintf@plt>
   185a8:	ldr	r3, [r5]
   185ac:	cmp	r3, #0
   185b0:	beq	18640 <error@@Base+0x9ac>
   185b4:	ldr	r3, [r4]
   185b8:	mov	r2, #7
   185bc:	mov	r1, #1
   185c0:	ldr	r0, [pc, #284]	; 186e4 <error@@Base+0xa50>
   185c4:	bl	10d70 <fwrite@plt>
   185c8:	ldr	r3, [r5]
   185cc:	cmp	r3, #0
   185d0:	popeq	{r4, r5, r6, pc}
   185d4:	mov	r0, r6
   185d8:	ldr	r1, [pc, #180]	; 18694 <error@@Base+0xa00>
   185dc:	pop	{r4, r5, r6, lr}
   185e0:	b	1820c <error@@Base+0x578>
   185e4:	ldr	r1, [pc, #252]	; 186e8 <error@@Base+0xa54>
   185e8:	ldr	r0, [r4]
   185ec:	bl	10df4 <fprintf@plt>
   185f0:	ldr	r2, [pc, #156]	; 18694 <error@@Base+0xa00>
   185f4:	ldr	r1, [pc, #240]	; 186ec <error@@Base+0xa58>
   185f8:	ldr	r0, [r4]
   185fc:	bl	10df4 <fprintf@plt>
   18600:	ldr	r5, [pc, #212]	; 186dc <error@@Base+0xa48>
   18604:	ldr	r2, [pc, #136]	; 18694 <error@@Base+0xa00>
   18608:	ldr	r1, [pc, #224]	; 186f0 <error@@Base+0xa5c>
   1860c:	ldr	r0, [r4]
   18610:	bl	10df4 <fprintf@plt>
   18614:	ldr	r2, [pc, #120]	; 18694 <error@@Base+0xa00>
   18618:	ldr	r1, [pc, #172]	; 186cc <error@@Base+0xa38>
   1861c:	ldr	r0, [r4]
   18620:	bl	10df4 <fprintf@plt>
   18624:	ldr	r2, [pc, #104]	; 18694 <error@@Base+0xa00>
   18628:	ldr	r1, [pc, #128]	; 186b0 <error@@Base+0xa1c>
   1862c:	ldr	r0, [r4]
   18630:	bl	10df4 <fprintf@plt>
   18634:	ldr	r3, [r5]
   18638:	cmp	r3, #0
   1863c:	bne	185b4 <error@@Base+0x920>
   18640:	ldr	r1, [pc, #76]	; 18694 <error@@Base+0xa00>
   18644:	mov	r0, r6
   18648:	bl	1820c <error@@Base+0x578>
   1864c:	b	185b4 <error@@Base+0x920>
   18650:	ldr	r1, [pc, #156]	; 186f4 <error@@Base+0xa60>
   18654:	ldr	r0, [r4]
   18658:	bl	10df4 <fprintf@plt>
   1865c:	b	18538 <error@@Base+0x8a4>
   18660:	ldr	r2, [pc, #44]	; 18694 <error@@Base+0xa00>
   18664:	ldr	r1, [pc, #140]	; 186f8 <error@@Base+0xa64>
   18668:	bl	10df4 <fprintf@plt>
   1866c:	ldr	r0, [r4]
   18670:	b	18480 <error@@Base+0x7ec>
   18674:	ldr	r2, [pc, #24]	; 18694 <error@@Base+0xa00>
   18678:	ldr	r1, [pc, #124]	; 186fc <error@@Base+0xa68>
   1867c:	ldr	r0, [r4]
   18680:	bl	10df4 <fprintf@plt>
   18684:	b	1846c <error@@Base+0x7d8>
   18688:	andeq	r1, r3, r8, ror #14
   1868c:	andeq	r1, r3, ip, lsr #6
   18690:	andeq	lr, r1, ip, lsr sl
   18694:	andeq	lr, r1, r0, asr sl
   18698:	andeq	lr, r1, r4, asr sl
   1869c:	andeq	r1, r3, ip, lsr r3
   186a0:	andeq	lr, r1, ip, lsl #21
   186a4:	andeq	lr, r1, r0, lsr #21
   186a8:			; <UNDEFINED> instruction: 0x0001eab4
   186ac:	ldrdeq	lr, [r1], -r0
   186b0:	andeq	lr, r1, r0, ror #21
   186b4:	andeq	lr, r1, r8, ror #21
   186b8:	strdeq	lr, [r1], -r4
   186bc:	andeq	lr, r1, r4, lsl #22
   186c0:	andeq	lr, r1, r8, lsl fp
   186c4:	andeq	lr, r1, ip, lsr fp
   186c8:	andeq	lr, r1, ip, ror fp
   186cc:	muleq	r1, ip, fp
   186d0:			; <UNDEFINED> instruction: 0x0001ebb4
   186d4:	ldrdeq	lr, [r1], -r4
   186d8:	andeq	lr, r1, ip, ror #23
   186dc:	andeq	r1, r3, r0, asr #6
   186e0:	andeq	lr, r1, r4, lsl #24
   186e4:	andeq	sp, r1, r8, lsl #17
   186e8:	andeq	lr, r1, r4, lsl ip
   186ec:	andeq	lr, r1, r0, lsr ip
   186f0:	andeq	lr, r1, r4, asr #24
   186f4:	andeq	lr, r1, r0, ror #22
   186f8:	andeq	lr, r1, ip, ror sl
   186fc:	andeq	lr, r1, r4, ror #20
   18700:	ldr	r3, [pc, #540]	; 18924 <error@@Base+0xc90>
   18704:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18708:	sub	sp, sp, #52	; 0x34
   1870c:	ldr	r5, [pc, #532]	; 18928 <error@@Base+0xc94>
   18710:	ldr	r3, [r3]
   18714:	mov	r9, r0
   18718:	ldr	r1, [r5]
   1871c:	mov	r0, #10
   18720:	str	r3, [sp, #44]	; 0x2c
   18724:	bl	10e78 <fputc@plt>
   18728:	mov	r3, r9
   1872c:	ldr	r2, [pc, #504]	; 1892c <error@@Base+0xc98>
   18730:	ldr	r1, [pc, #504]	; 18930 <error@@Base+0xc9c>
   18734:	ldr	r0, [r5]
   18738:	bl	10df4 <fprintf@plt>
   1873c:	ldr	r2, [pc, #488]	; 1892c <error@@Base+0xc98>
   18740:	ldr	r1, [pc, #492]	; 18934 <error@@Base+0xca0>
   18744:	ldr	r0, [r5]
   18748:	bl	10df4 <fprintf@plt>
   1874c:	mov	r2, r9
   18750:	ldr	r1, [pc, #480]	; 18938 <error@@Base+0xca4>
   18754:	ldr	r0, [pc, #480]	; 1893c <error@@Base+0xca8>
   18758:	bl	10e84 <sprintf@plt>
   1875c:	ldr	r2, [pc, #456]	; 1892c <error@@Base+0xc98>
   18760:	ldr	r1, [pc, #472]	; 18940 <error@@Base+0xcac>
   18764:	add	r0, sp, #12
   18768:	bl	10e84 <sprintf@plt>
   1876c:	add	r0, sp, #12
   18770:	bl	18278 <error@@Base+0x5e4>
   18774:	ldr	r2, [pc, #432]	; 1892c <error@@Base+0xc98>
   18778:	ldr	r1, [pc, #452]	; 18944 <error@@Base+0xcb0>
   1877c:	ldr	r0, [r5]
   18780:	bl	10df4 <fprintf@plt>
   18784:	ldr	r2, [pc, #416]	; 1892c <error@@Base+0xc98>
   18788:	ldr	r1, [pc, #440]	; 18948 <error@@Base+0xcb4>
   1878c:	ldr	r0, [r5]
   18790:	bl	10df4 <fprintf@plt>
   18794:	ldr	r3, [pc, #432]	; 1894c <error@@Base+0xcb8>
   18798:	ldr	r2, [pc, #396]	; 1892c <error@@Base+0xc98>
   1879c:	ldr	r1, [pc, #428]	; 18950 <error@@Base+0xcbc>
   187a0:	ldr	r0, [r5]
   187a4:	bl	10df4 <fprintf@plt>
   187a8:	ldr	r3, [pc, #412]	; 1894c <error@@Base+0xcb8>
   187ac:	ldr	r2, [pc, #376]	; 1892c <error@@Base+0xc98>
   187b0:	ldr	r1, [pc, #412]	; 18954 <error@@Base+0xcc0>
   187b4:	ldr	r0, [r5]
   187b8:	bl	10df4 <fprintf@plt>
   187bc:	mov	r2, r9
   187c0:	ldr	r1, [pc, #400]	; 18958 <error@@Base+0xcc4>
   187c4:	ldr	r0, [pc, #368]	; 1893c <error@@Base+0xca8>
   187c8:	bl	10e84 <sprintf@plt>
   187cc:	add	r0, sp, #12
   187d0:	bl	18278 <error@@Base+0x5e4>
   187d4:	ldr	r2, [pc, #336]	; 1892c <error@@Base+0xc98>
   187d8:	ldr	r1, [pc, #356]	; 18944 <error@@Base+0xcb0>
   187dc:	ldr	r0, [r5]
   187e0:	bl	10df4 <fprintf@plt>
   187e4:	ldr	r0, [r5]
   187e8:	ldr	r2, [pc, #316]	; 1892c <error@@Base+0xc98>
   187ec:	ldr	r1, [pc, #340]	; 18948 <error@@Base+0xcb4>
   187f0:	bl	10df4 <fprintf@plt>
   187f4:	ldr	r3, [pc, #352]	; 1895c <error@@Base+0xcc8>
   187f8:	ldr	r8, [r3]
   187fc:	cmp	r8, #0
   18800:	beq	188f4 <error@@Base+0xc60>
   18804:	ldr	r7, [pc, #288]	; 1892c <error@@Base+0xc98>
   18808:	ldr	fp, [pc, #336]	; 18960 <error@@Base+0xccc>
   1880c:	ldr	sl, [pc, #312]	; 1894c <error@@Base+0xcb8>
   18810:	b	18820 <error@@Base+0xb8c>
   18814:	ldr	r8, [r8, #4]
   18818:	cmp	r8, #0
   1881c:	beq	188f4 <error@@Base+0xc60>
   18820:	ldr	r6, [r8]
   18824:	ldr	r3, [r6, #4]
   18828:	cmp	r3, #5
   1882c:	bne	18814 <error@@Base+0xb80>
   18830:	ldr	r4, [r6, #12]
   18834:	cmp	r4, #0
   18838:	beq	18814 <error@@Base+0xb80>
   1883c:	ldr	r2, [r4]
   18840:	ldr	r3, [r6]
   18844:	mov	r1, fp
   18848:	str	r2, [sp]
   1884c:	ldr	r0, [r5]
   18850:	mov	r2, r7
   18854:	bl	10df4 <fprintf@plt>
   18858:	ldr	r2, [r4]
   1885c:	mov	r3, sl
   18860:	str	r2, [sp, #4]
   18864:	ldr	r1, [r6]
   18868:	mov	r2, r7
   1886c:	str	r1, [sp]
   18870:	ldr	r0, [r5]
   18874:	ldr	r1, [pc, #232]	; 18964 <error@@Base+0xcd0>
   18878:	bl	10df4 <fprintf@plt>
   1887c:	ldr	r1, [r4, #4]
   18880:	ldr	r0, [r6]
   18884:	bl	17be8 <close@plt+0x6d1c>
   18888:	ldr	r3, [r5]
   1888c:	mov	r2, #12
   18890:	mov	r1, #1
   18894:	ldr	r0, [pc, #204]	; 18968 <error@@Base+0xcd4>
   18898:	bl	10d70 <fwrite@plt>
   1889c:	ldr	r3, [r4]
   188a0:	ldr	r2, [r6]
   188a4:	ldr	r1, [pc, #192]	; 1896c <error@@Base+0xcd8>
   188a8:	str	r9, [sp]
   188ac:	ldr	r0, [pc, #136]	; 1893c <error@@Base+0xca8>
   188b0:	bl	10e84 <sprintf@plt>
   188b4:	add	r0, sp, #12
   188b8:	bl	18278 <error@@Base+0x5e4>
   188bc:	mov	r2, r7
   188c0:	ldr	r1, [pc, #124]	; 18944 <error@@Base+0xcb0>
   188c4:	ldr	r0, [r5]
   188c8:	bl	10df4 <fprintf@plt>
   188cc:	mov	r2, r7
   188d0:	ldr	r1, [pc, #112]	; 18948 <error@@Base+0xcb4>
   188d4:	ldr	r0, [r5]
   188d8:	bl	10df4 <fprintf@plt>
   188dc:	ldr	r4, [r4, #12]
   188e0:	cmp	r4, #0
   188e4:	bne	1883c <error@@Base+0xba8>
   188e8:	ldr	r8, [r8, #4]
   188ec:	cmp	r8, #0
   188f0:	bne	18820 <error@@Base+0xb8c>
   188f4:	ldr	r2, [pc, #48]	; 1892c <error@@Base+0xc98>
   188f8:	ldr	r0, [r5]
   188fc:	ldr	r1, [pc, #108]	; 18970 <error@@Base+0xcdc>
   18900:	bl	10df4 <fprintf@plt>
   18904:	ldr	r3, [pc, #24]	; 18924 <error@@Base+0xc90>
   18908:	ldr	r2, [sp, #44]	; 0x2c
   1890c:	ldr	r3, [r3]
   18910:	cmp	r2, r3
   18914:	bne	18920 <error@@Base+0xc8c>
   18918:	add	sp, sp, #52	; 0x34
   1891c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18920:	bl	10d28 <__stack_chk_fail@plt>
   18924:	strdeq	r0, [r3], -r8
   18928:	andeq	r1, r3, r8, ror #14
   1892c:	andeq	pc, r1, ip, lsr pc	; <UNPREDICTABLE>
   18930:	andeq	lr, r1, r4, ror ip
   18934:	muleq	r1, r8, ip
   18938:			; <UNDEFINED> instruction: 0x0001ecb4
   1893c:	andeq	r1, r3, ip, ror r7
   18940:	andeq	lr, r1, ip, asr #25
   18944:	ldrdeq	lr, [r1], -r4
   18948:	andeq	lr, r1, r4, ror #25
   1894c:	andeq	r0, r2, r4, lsr r2
   18950:	andeq	lr, r1, ip, ror #25
   18954:	andeq	lr, r1, r4, lsr #26
   18958:	andeq	lr, r1, ip, lsr sp
   1895c:	andeq	r1, r3, r8, ror r7
   18960:	andeq	lr, r1, r8, asr sp
   18964:	andeq	lr, r1, r0, lsl #27
   18968:	andeq	lr, r1, r0, lsr #27
   1896c:			; <UNDEFINED> instruction: 0x0001edb0
   18970:	ldrdeq	lr, [r1], -r4
   18974:	ldr	r3, [pc, #240]	; 18a6c <error@@Base+0xdd8>
   18978:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1897c:	sub	sp, sp, #12
   18980:	ldr	r8, [r3]
   18984:	cmp	r8, #0
   18988:	beq	18a64 <error@@Base+0xdd0>
   1898c:	mov	r7, r0
   18990:	ldr	r5, [pc, #216]	; 18a70 <error@@Base+0xddc>
   18994:	ldr	fp, [pc, #216]	; 18a74 <error@@Base+0xde0>
   18998:	ldr	sl, [pc, #216]	; 18a78 <error@@Base+0xde4>
   1899c:	ldr	r9, [pc, #216]	; 18a7c <error@@Base+0xde8>
   189a0:	b	189b0 <error@@Base+0xd1c>
   189a4:	ldr	r8, [r8, #4]
   189a8:	cmp	r8, #0
   189ac:	beq	18a64 <error@@Base+0xdd0>
   189b0:	ldr	r6, [r8]
   189b4:	ldr	r3, [r6, #4]
   189b8:	cmp	r3, #5
   189bc:	bne	189a4 <error@@Base+0xd10>
   189c0:	ldr	r4, [r6, #12]
   189c4:	cmp	r4, #0
   189c8:	beq	189a4 <error@@Base+0xd10>
   189cc:	ldr	r3, [r5]
   189d0:	mov	r2, #18
   189d4:	mov	r1, #1
   189d8:	mov	r0, fp
   189dc:	bl	10d70 <fwrite@plt>
   189e0:	ldr	r1, [r4, #4]
   189e4:	ldr	r0, [r6]
   189e8:	bl	17be8 <close@plt+0x6d1c>
   189ec:	ldr	r3, [r4]
   189f0:	ldr	r2, [r6]
   189f4:	mov	r1, sl
   189f8:	str	r7, [sp]
   189fc:	ldr	r0, [r5]
   18a00:	bl	10df4 <fprintf@plt>
   18a04:	ldr	r3, [r4]
   18a08:	ldr	r2, [r6]
   18a0c:	mov	r1, r9
   18a10:	str	r7, [sp]
   18a14:	ldr	r0, [pc, #100]	; 18a80 <error@@Base+0xdec>
   18a18:	bl	10e84 <sprintf@plt>
   18a1c:	ldr	r0, [pc, #96]	; 18a84 <error@@Base+0xdf0>
   18a20:	bl	18278 <error@@Base+0x5e4>
   18a24:	ldr	r3, [r5]
   18a28:	mov	r2, #12
   18a2c:	mov	r1, #1
   18a30:	ldr	r0, [pc, #80]	; 18a88 <error@@Base+0xdf4>
   18a34:	bl	10d70 <fwrite@plt>
   18a38:	ldr	r3, [r5]
   18a3c:	mov	r2, #3
   18a40:	mov	r1, #1
   18a44:	ldr	r0, [pc, #64]	; 18a8c <error@@Base+0xdf8>
   18a48:	bl	10d70 <fwrite@plt>
   18a4c:	ldr	r4, [r4, #12]
   18a50:	cmp	r4, #0
   18a54:	bne	189cc <error@@Base+0xd38>
   18a58:	ldr	r8, [r8, #4]
   18a5c:	cmp	r8, #0
   18a60:	bne	189b0 <error@@Base+0xd1c>
   18a64:	add	sp, sp, #12
   18a68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18a6c:	andeq	r1, r3, r8, ror r7
   18a70:	andeq	r1, r3, r8, ror #14
   18a74:	strdeq	lr, [r1], -r4
   18a78:	andeq	lr, r1, r8, lsl #28
   18a7c:	andeq	lr, r1, r0, lsr #28
   18a80:	andeq	r1, r3, ip, ror r7
   18a84:	andeq	lr, r1, r0, asr sl
   18a88:	andeq	lr, r1, r4, asr #28
   18a8c:	andeq	r0, r2, r4, ror #19
   18a90:	push	{r4, r5, r6, lr}
   18a94:	mov	r0, #10
   18a98:	ldr	r5, [pc, #376]	; 18c18 <error@@Base+0xf84>
   18a9c:	ldr	r1, [r5]
   18aa0:	bl	10e78 <fputc@plt>
   18aa4:	ldr	r3, [pc, #368]	; 18c1c <error@@Base+0xf88>
   18aa8:	ldr	r3, [r3]
   18aac:	cmp	r3, #0
   18ab0:	bne	18b34 <error@@Base+0xea0>
   18ab4:	ldr	r4, [pc, #356]	; 18c20 <error@@Base+0xf8c>
   18ab8:	ldr	r3, [r5]
   18abc:	mov	r2, #13
   18ac0:	mov	r1, #1
   18ac4:	ldr	r0, [pc, #344]	; 18c24 <error@@Base+0xf90>
   18ac8:	bl	10d70 <fwrite@plt>
   18acc:	ldr	ip, [pc, #340]	; 18c28 <error@@Base+0xf94>
   18ad0:	ldm	ip!, {r0, r1, r2, r3}
   18ad4:	ldrb	ip, [ip]
   18ad8:	str	r0, [r4]
   18adc:	ldr	r0, [pc, #328]	; 18c2c <error@@Base+0xf98>
   18ae0:	strb	ip, [r4, #16]
   18ae4:	str	r1, [r4, #4]
   18ae8:	str	r2, [r4, #8]
   18aec:	str	r3, [r4, #12]
   18af0:	bl	18278 <error@@Base+0x5e4>
   18af4:	ldr	r3, [r5]
   18af8:	mov	r2, #11
   18afc:	mov	r1, #1
   18b00:	ldr	r0, [pc, #296]	; 18c30 <error@@Base+0xf9c>
   18b04:	bl	10d70 <fwrite@plt>
   18b08:	ldr	r3, [r5]
   18b0c:	mov	r2, #18
   18b10:	mov	r1, #1
   18b14:	ldr	r0, [pc, #280]	; 18c34 <error@@Base+0xfa0>
   18b18:	bl	10d70 <fwrite@plt>
   18b1c:	ldr	r3, [r5]
   18b20:	mov	r2, #2
   18b24:	mov	r1, #1
   18b28:	ldr	r0, [pc, #264]	; 18c38 <error@@Base+0xfa4>
   18b2c:	pop	{r4, r5, r6, lr}
   18b30:	b	10d70 <fwrite@plt>
   18b34:	ldr	r2, [pc, #256]	; 18c3c <error@@Base+0xfa8>
   18b38:	ldr	r1, [pc, #256]	; 18c40 <error@@Base+0xfac>
   18b3c:	ldr	r0, [r5]
   18b40:	bl	10df4 <fprintf@plt>
   18b44:	ldr	ip, [pc, #248]	; 18c44 <error@@Base+0xfb0>
   18b48:	ldr	r4, [pc, #208]	; 18c20 <error@@Base+0xf8c>
   18b4c:	ldm	ip!, {r0, r1, r2, r3}
   18b50:	str	r0, [r4]
   18b54:	str	r1, [r4, #4]
   18b58:	ldm	ip!, {r0, r1}
   18b5c:	str	r3, [r4, #12]
   18b60:	str	r2, [r4, #8]
   18b64:	ldrh	r3, [ip]
   18b68:	str	r0, [r4, #16]
   18b6c:	ldr	r0, [pc, #212]	; 18c48 <error@@Base+0xfb4>
   18b70:	strh	r3, [r4, #24]
   18b74:	str	r1, [r4, #20]
   18b78:	bl	18278 <error@@Base+0x5e4>
   18b7c:	ldr	r3, [r5]
   18b80:	mov	r2, #12
   18b84:	mov	r1, #1
   18b88:	ldr	r0, [pc, #188]	; 18c4c <error@@Base+0xfb8>
   18b8c:	bl	10d70 <fwrite@plt>
   18b90:	ldr	r3, [r5]
   18b94:	mov	r2, #3
   18b98:	mov	r1, #1
   18b9c:	ldr	r0, [pc, #172]	; 18c50 <error@@Base+0xfbc>
   18ba0:	bl	10d70 <fwrite@plt>
   18ba4:	ldr	r3, [pc, #168]	; 18c54 <error@@Base+0xfc0>
   18ba8:	ldr	r3, [r3]
   18bac:	cmp	r3, #0
   18bb0:	beq	18ab8 <error@@Base+0xe24>
   18bb4:	ldr	r3, [r5]
   18bb8:	mov	r2, #20
   18bbc:	mov	r1, #1
   18bc0:	ldr	r0, [pc, #144]	; 18c58 <error@@Base+0xfc4>
   18bc4:	bl	10d70 <fwrite@plt>
   18bc8:	ldr	r1, [pc, #140]	; 18c5c <error@@Base+0xfc8>
   18bcc:	ldr	r3, [pc, #140]	; 18c60 <error@@Base+0xfcc>
   18bd0:	ldr	r2, [pc, #140]	; 18c64 <error@@Base+0xfd0>
   18bd4:	ldr	r0, [r1]
   18bd8:	ldr	r1, [pc, #136]	; 18c68 <error@@Base+0xfd4>
   18bdc:	cmp	r0, #0
   18be0:	moveq	r2, r3
   18be4:	ldr	r0, [r5]
   18be8:	bl	10df4 <fprintf@plt>
   18bec:	ldr	r3, [r5]
   18bf0:	mov	r2, #36	; 0x24
   18bf4:	mov	r1, #1
   18bf8:	ldr	r0, [pc, #108]	; 18c6c <error@@Base+0xfd8>
   18bfc:	bl	10d70 <fwrite@plt>
   18c00:	ldr	r3, [r5]
   18c04:	mov	r2, #3
   18c08:	mov	r1, #1
   18c0c:	ldr	r0, [pc, #60]	; 18c50 <error@@Base+0xfbc>
   18c10:	bl	10d70 <fwrite@plt>
   18c14:	b	18ab8 <error@@Base+0xe24>
   18c18:	andeq	r1, r3, r8, ror #14
   18c1c:	andeq	r1, r3, ip, lsr r3
   18c20:	andeq	r1, r3, ip, ror r7
   18c24:	andeq	lr, r1, r4, lsl pc
   18c28:	andeq	lr, r1, r4, lsr #30
   18c2c:	andeq	r0, r2, r4, lsr #14
   18c30:	andeq	lr, r1, r8, lsr pc
   18c34:	andeq	lr, r1, r4, asr #30
   18c38:	ldrdeq	r0, [r2], -r8
   18c3c:	andeq	r0, r2, r4, lsr r2
   18c40:	andeq	lr, r1, ip, ror #28
   18c44:	andeq	lr, r1, ip, lsl #29
   18c48:	andeq	lr, r1, r0, asr sl
   18c4c:	andeq	lr, r1, r4, asr #28
   18c50:	andeq	r0, r2, r4, ror #19
   18c54:	andeq	r1, r3, ip, lsl r3
   18c58:	andeq	lr, r1, r8, lsr #29
   18c5c:	andeq	r1, r3, r0, ror #1
   18c60:	andeq	lr, r1, r0, ror #28
   18c64:	andeq	lr, r1, r4, asr lr
   18c68:	andeq	lr, r1, r0, asr #29
   18c6c:	andeq	lr, r1, ip, ror #29
   18c70:	ldr	r3, [pc, #2964]	; 1980c <error@@Base+0x1b78>
   18c74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18c78:	sub	sp, sp, #36	; 0x24
   18c7c:	ldr	r8, [r3]
   18c80:	cmp	r8, #0
   18c84:	beq	193b8 <error@@Base+0x1724>
   18c88:	str	r0, [sp, #28]
   18c8c:	ldr	fp, [pc, #2940]	; 19810 <error@@Base+0x1b7c>
   18c90:	ldr	sl, [pc, #2940]	; 19814 <error@@Base+0x1b80>
   18c94:	ldr	r9, [pc, #2940]	; 19818 <error@@Base+0x1b84>
   18c98:	b	18ca8 <error@@Base+0x1014>
   18c9c:	ldr	r8, [r8, #4]
   18ca0:	cmp	r8, #0
   18ca4:	beq	18fa0 <error@@Base+0x130c>
   18ca8:	ldr	r3, [r8]
   18cac:	ldr	r2, [r3, #4]
   18cb0:	cmp	r2, #5
   18cb4:	bne	18c9c <error@@Base+0x1008>
   18cb8:	ldr	r2, [pc, #2908]	; 1981c <error@@Base+0x1b88>
   18cbc:	ldr	r2, [r2]
   18cc0:	cmp	r2, #0
   18cc4:	beq	18c9c <error@@Base+0x1008>
   18cc8:	ldr	r5, [r3, #12]
   18ccc:	cmp	r5, #0
   18cd0:	beq	18c9c <error@@Base+0x1008>
   18cd4:	str	r8, [sp, #16]
   18cd8:	ldr	r4, [r5, #8]
   18cdc:	cmp	r4, #0
   18ce0:	beq	18f84 <error@@Base+0x12f0>
   18ce4:	ldr	r6, [pc, #2868]	; 19820 <error@@Base+0x1b8c>
   18ce8:	b	18d2c <error@@Base+0x1098>
   18cec:	ldr	r3, [r4, #12]
   18cf0:	ldr	r1, [pc, #2860]	; 19824 <error@@Base+0x1b90>
   18cf4:	ldr	r0, [r3, #4]
   18cf8:	bl	178bc <close@plt+0x69f0>
   18cfc:	cmp	r0, #0
   18d00:	beq	18f6c <error@@Base+0x12d8>
   18d04:	ldr	r3, [sl]
   18d08:	ldr	r0, [fp]
   18d0c:	cmp	r3, #0
   18d10:	bne	18e88 <error@@Base+0x11f4>
   18d14:	mov	r2, r6
   18d18:	ldr	r1, [pc, #2824]	; 19828 <error@@Base+0x1b94>
   18d1c:	bl	10df4 <fprintf@plt>
   18d20:	ldr	r4, [r4, #28]
   18d24:	cmp	r4, #0
   18d28:	beq	18f84 <error@@Base+0x12f0>
   18d2c:	ldr	r1, [fp]
   18d30:	mov	r0, #10
   18d34:	bl	10e78 <fputc@plt>
   18d38:	ldr	r3, [sl]
   18d3c:	cmp	r3, #0
   18d40:	ldr	r3, [fp]
   18d44:	bne	18f34 <error@@Base+0x12a0>
   18d48:	mov	r2, #7
   18d4c:	mov	r1, #1
   18d50:	ldr	r0, [pc, #2772]	; 1982c <error@@Base+0x1b98>
   18d54:	bl	10d70 <fwrite@plt>
   18d58:	ldr	r1, [r4, #20]
   18d5c:	ldr	r0, [r4, #24]
   18d60:	mov	r2, #1
   18d64:	bl	17998 <close@plt+0x6acc>
   18d68:	ldr	r1, [fp]
   18d6c:	mov	r0, #42	; 0x2a
   18d70:	bl	10e78 <fputc@plt>
   18d74:	ldr	r3, [fp]
   18d78:	mov	r2, #2
   18d7c:	mov	r1, #1
   18d80:	ldr	r0, [pc, #2728]	; 19830 <error@@Base+0x1b9c>
   18d84:	bl	10d70 <fwrite@plt>
   18d88:	ldr	r1, [r5, #4]
   18d8c:	ldr	r0, [r4]
   18d90:	bl	17be8 <close@plt+0x6d1c>
   18d94:	ldr	r3, [r9]
   18d98:	cmp	r3, #0
   18d9c:	bne	18ee4 <error@@Base+0x1250>
   18da0:	ldr	r3, [sl]
   18da4:	ldr	r0, [fp]
   18da8:	cmp	r3, #0
   18dac:	beq	18ed4 <error@@Base+0x1240>
   18db0:	mov	r3, r6
   18db4:	ldr	r2, [pc, #2680]	; 19834 <error@@Base+0x1ba0>
   18db8:	ldr	r1, [pc, #2680]	; 19838 <error@@Base+0x1ba4>
   18dbc:	bl	10df4 <fprintf@plt>
   18dc0:	ldr	r3, [r4, #16]
   18dc4:	ldr	r1, [fp]
   18dc8:	cmp	r3, #1
   18dcc:	ble	18ea4 <error@@Base+0x1210>
   18dd0:	mov	r0, r1
   18dd4:	ldr	r2, [r4, #8]
   18dd8:	ldr	r1, [pc, #2652]	; 1983c <error@@Base+0x1ba8>
   18ddc:	bl	10df4 <fprintf@plt>
   18de0:	mov	r2, r6
   18de4:	ldr	r1, [pc, #2644]	; 19840 <error@@Base+0x1bac>
   18de8:	ldr	r0, [fp]
   18dec:	bl	10df4 <fprintf@plt>
   18df0:	ldr	r3, [fp]
   18df4:	mov	r2, #2
   18df8:	mov	r1, #1
   18dfc:	ldr	r0, [pc, #2624]	; 19844 <error@@Base+0x1bb0>
   18e00:	bl	10d70 <fwrite@plt>
   18e04:	ldr	r3, [fp]
   18e08:	mov	r2, #9
   18e0c:	mov	r1, #1
   18e10:	ldr	r0, [pc, #2608]	; 19848 <error@@Base+0x1bb4>
   18e14:	bl	10d70 <fwrite@plt>
   18e18:	ldr	r2, [r9]
   18e1c:	ldr	r3, [sl]
   18e20:	ldr	r1, [r5, #4]
   18e24:	orrs	r3, r2, r3
   18e28:	ldr	r0, [r4]
   18e2c:	beq	18e9c <error@@Base+0x1208>
   18e30:	bl	17b80 <close@plt+0x6cb4>
   18e34:	ldr	r1, [fp]
   18e38:	mov	r0, #40	; 0x28
   18e3c:	bl	10e78 <fputc@plt>
   18e40:	ldr	r3, [r4, #16]
   18e44:	cmp	r3, #1
   18e48:	ble	18cec <error@@Base+0x1058>
   18e4c:	ldr	r7, [r4, #12]
   18e50:	cmp	r7, #0
   18e54:	beq	18d04 <error@@Base+0x1070>
   18e58:	ldr	r8, [pc, #2540]	; 1984c <error@@Base+0x1bb8>
   18e5c:	ldr	r2, [r7, #8]
   18e60:	mov	r1, r8
   18e64:	ldr	r0, [fp]
   18e68:	bl	10df4 <fprintf@plt>
   18e6c:	ldr	r7, [r7, #20]
   18e70:	cmp	r7, #0
   18e74:	bne	18e5c <error@@Base+0x11c8>
   18e78:	ldr	r3, [sl]
   18e7c:	ldr	r0, [fp]
   18e80:	cmp	r3, #0
   18e84:	beq	18d14 <error@@Base+0x1080>
   18e88:	ldr	r2, [pc, #2468]	; 19834 <error@@Base+0x1ba0>
   18e8c:	ldr	r1, [pc, #2492]	; 19850 <error@@Base+0x1bbc>
   18e90:	bl	10df4 <fprintf@plt>
   18e94:	ldr	r0, [fp]
   18e98:	b	18d14 <error@@Base+0x1080>
   18e9c:	bl	17be8 <close@plt+0x6d1c>
   18ea0:	b	18e34 <error@@Base+0x11a0>
   18ea4:	mov	r0, #9
   18ea8:	bl	10e78 <fputc@plt>
   18eac:	ldr	r3, [r4, #12]
   18eb0:	mov	r2, #0
   18eb4:	ldrd	r0, [r3]
   18eb8:	bl	17998 <close@plt+0x6acc>
   18ebc:	ldr	r3, [fp]
   18ec0:	mov	r2, #8
   18ec4:	mov	r1, #1
   18ec8:	ldr	r0, [pc, #2436]	; 19854 <error@@Base+0x1bc0>
   18ecc:	bl	10d70 <fwrite@plt>
   18ed0:	b	18de0 <error@@Base+0x114c>
   18ed4:	mov	r2, r6
   18ed8:	ldr	r1, [pc, #2424]	; 19858 <error@@Base+0x1bc4>
   18edc:	bl	10df4 <fprintf@plt>
   18ee0:	b	18dc0 <error@@Base+0x112c>
   18ee4:	ldr	r3, [fp]
   18ee8:	mov	r2, #2
   18eec:	mov	r1, #1
   18ef0:	ldr	r0, [pc, #2404]	; 1985c <error@@Base+0x1bc8>
   18ef4:	bl	10d70 <fwrite@plt>
   18ef8:	ldr	r3, [r4, #16]
   18efc:	cmp	r3, #1
   18f00:	ble	18f58 <error@@Base+0x12c4>
   18f04:	ldr	r1, [fp]
   18f08:	ldr	r0, [r4, #8]
   18f0c:	bl	10ea8 <fputs@plt>
   18f10:	ldr	r3, [sl]
   18f14:	ldr	r0, [fp]
   18f18:	cmp	r3, #0
   18f1c:	beq	18f48 <error@@Base+0x12b4>
   18f20:	mov	r3, r6
   18f24:	ldr	r2, [pc, #2312]	; 19834 <error@@Base+0x1ba0>
   18f28:	ldr	r1, [pc, #2352]	; 19860 <error@@Base+0x1bcc>
   18f2c:	bl	10df4 <fprintf@plt>
   18f30:	b	18df0 <error@@Base+0x115c>
   18f34:	mov	r2, #3
   18f38:	mov	r1, #1
   18f3c:	ldr	r0, [pc, #2336]	; 19864 <error@@Base+0x1bd0>
   18f40:	bl	10d70 <fwrite@plt>
   18f44:	b	18d74 <error@@Base+0x10e0>
   18f48:	mov	r2, r6
   18f4c:	ldr	r1, [pc, #2324]	; 19868 <error@@Base+0x1bd4>
   18f50:	bl	10df4 <fprintf@plt>
   18f54:	b	18df0 <error@@Base+0x115c>
   18f58:	ldr	r3, [r4, #12]
   18f5c:	mov	r2, #0
   18f60:	ldrd	r0, [r3]
   18f64:	bl	17998 <close@plt+0x6acc>
   18f68:	b	18f10 <error@@Base+0x127c>
   18f6c:	ldr	r3, [fp]
   18f70:	mov	r2, #7
   18f74:	mov	r1, #1
   18f78:	ldr	r0, [pc, #2284]	; 1986c <error@@Base+0x1bd8>
   18f7c:	bl	10d70 <fwrite@plt>
   18f80:	b	18d04 <error@@Base+0x1070>
   18f84:	ldr	r5, [r5, #12]
   18f88:	cmp	r5, #0
   18f8c:	bne	18cd8 <error@@Base+0x1044>
   18f90:	ldr	r8, [sp, #16]
   18f94:	ldr	r8, [r8, #4]
   18f98:	cmp	r8, #0
   18f9c:	bne	18ca8 <error@@Base+0x1014>
   18fa0:	ldr	r3, [pc, #2148]	; 1980c <error@@Base+0x1b78>
   18fa4:	ldr	r3, [r3]
   18fa8:	cmp	r3, #0
   18fac:	str	r3, [sp, #16]
   18fb0:	beq	193b8 <error@@Base+0x1724>
   18fb4:	ldr	fp, [pc, #2132]	; 19810 <error@@Base+0x1b7c>
   18fb8:	ldr	r7, [pc, #2132]	; 19814 <error@@Base+0x1b80>
   18fbc:	ldr	r8, [pc, #2132]	; 19818 <error@@Base+0x1b84>
   18fc0:	ldr	sl, [pc, #2216]	; 19870 <error@@Base+0x1bdc>
   18fc4:	b	18fdc <error@@Base+0x1348>
   18fc8:	ldr	r3, [sp, #16]
   18fcc:	ldr	r3, [r3, #4]
   18fd0:	cmp	r3, #0
   18fd4:	str	r3, [sp, #16]
   18fd8:	beq	193b8 <error@@Base+0x1724>
   18fdc:	ldr	r3, [sp, #16]
   18fe0:	ldr	r3, [r3]
   18fe4:	str	r3, [sp, #20]
   18fe8:	ldr	r3, [r3, #4]
   18fec:	cmp	r3, #5
   18ff0:	bne	18fc8 <error@@Base+0x1334>
   18ff4:	ldr	r3, [sp, #20]
   18ff8:	ldr	r9, [r3, #12]
   18ffc:	cmp	r9, #0
   19000:	beq	18fc8 <error@@Base+0x1334>
   19004:	ldr	r6, [pc, #2152]	; 19874 <error@@Base+0x1be0>
   19008:	ldr	r1, [fp]
   1900c:	mov	r0, #10
   19010:	bl	10e78 <fputc@plt>
   19014:	ldr	r3, [sp, #28]
   19018:	cmp	r3, #0
   1901c:	beq	19030 <error@@Base+0x139c>
   19020:	mov	r2, r3
   19024:	ldr	r1, [pc, #2124]	; 19878 <error@@Base+0x1be4>
   19028:	ldr	r0, [fp]
   1902c:	bl	10df4 <fprintf@plt>
   19030:	ldr	r3, [fp]
   19034:	mov	r2, #5
   19038:	mov	r1, #1
   1903c:	ldr	r0, [pc, #2104]	; 1987c <error@@Base+0x1be8>
   19040:	bl	10d70 <fwrite@plt>
   19044:	ldr	r3, [sp, #20]
   19048:	ldr	r1, [r9, #4]
   1904c:	ldr	r0, [r3]
   19050:	bl	17be8 <close@plt+0x6d1c>
   19054:	ldr	r3, [r8]
   19058:	cmp	r3, #0
   1905c:	beq	195f0 <error@@Base+0x195c>
   19060:	ldr	r2, [pc, #1976]	; 19820 <error@@Base+0x1b8c>
   19064:	ldr	r1, [pc, #2068]	; 19880 <error@@Base+0x1bec>
   19068:	ldr	r0, [fp]
   1906c:	bl	10df4 <fprintf@plt>
   19070:	ldr	r2, [pc, #2060]	; 19884 <error@@Base+0x1bf0>
   19074:	ldr	r1, [pc, #2060]	; 19888 <error@@Base+0x1bf4>
   19078:	ldr	r0, [fp]
   1907c:	bl	10df4 <fprintf@plt>
   19080:	ldr	r3, [fp]
   19084:	mov	r2, #2
   19088:	mov	r1, #1
   1908c:	ldr	r0, [pc, #1968]	; 19844 <error@@Base+0x1bb0>
   19090:	bl	10d70 <fwrite@plt>
   19094:	ldr	r3, [fp]
   19098:	mov	r2, #9
   1909c:	mov	r1, #1
   190a0:	ldr	r0, [pc, #2020]	; 1988c <error@@Base+0x1bf8>
   190a4:	bl	10d70 <fwrite@plt>
   190a8:	ldr	r4, [r9, #8]
   190ac:	cmp	r4, #0
   190b0:	movne	r5, #0
   190b4:	bne	19104 <error@@Base+0x1470>
   190b8:	b	1970c <error@@Base+0x1a78>
   190bc:	ldr	r2, [r4, #8]
   190c0:	ldr	r0, [fp]
   190c4:	bl	10df4 <fprintf@plt>
   190c8:	ldr	r1, [fp]
   190cc:	mov	r0, #32
   190d0:	bl	10e78 <fputc@plt>
   190d4:	ldr	r1, [r9, #4]
   190d8:	ldr	r0, [r4]
   190dc:	bl	17be8 <close@plt+0x6d1c>
   190e0:	ldr	r3, [fp]
   190e4:	mov	r2, #6
   190e8:	mov	r1, #1
   190ec:	ldr	r0, [pc, #1948]	; 19890 <error@@Base+0x1bfc>
   190f0:	bl	10d70 <fwrite@plt>
   190f4:	mov	r5, #1
   190f8:	ldr	r4, [r4, #28]
   190fc:	cmp	r4, #0
   19100:	beq	19184 <error@@Base+0x14f0>
   19104:	ldr	r3, [r4, #16]
   19108:	ldr	r1, [pc, #1924]	; 19894 <error@@Base+0x1c00>
   1910c:	cmp	r3, #1
   19110:	bgt	190bc <error@@Base+0x1428>
   19114:	ldr	r3, [r4, #12]
   19118:	ldr	r1, [pc, #1796]	; 19824 <error@@Base+0x1b90>
   1911c:	ldr	r0, [r3, #4]
   19120:	bl	178bc <close@plt+0x69f0>
   19124:	mov	r2, #2
   19128:	mov	r1, #1
   1912c:	subs	r3, r0, #0
   19130:	str	r3, [sp, #24]
   19134:	ldr	r0, [pc, #1884]	; 19898 <error@@Base+0x1c04>
   19138:	bne	190f8 <error@@Base+0x1464>
   1913c:	ldr	r3, [fp]
   19140:	bl	10d70 <fwrite@plt>
   19144:	ldr	r3, [r4, #12]
   19148:	ldr	r2, [sp, #24]
   1914c:	mov	r5, #1
   19150:	ldrd	r0, [r3]
   19154:	bl	17998 <close@plt+0x6acc>
   19158:	ldr	r0, [r4]
   1915c:	ldr	r1, [r9, #4]
   19160:	bl	17be8 <close@plt+0x6d1c>
   19164:	ldr	r3, [fp]
   19168:	mov	r2, #6
   1916c:	mov	r1, r5
   19170:	ldr	r0, [pc, #1816]	; 19890 <error@@Base+0x1bfc>
   19174:	bl	10d70 <fwrite@plt>
   19178:	ldr	r4, [r4, #28]
   1917c:	cmp	r4, #0
   19180:	bne	19104 <error@@Base+0x1470>
   19184:	cmp	r5, #0
   19188:	beq	1970c <error@@Base+0x1a78>
   1918c:	mov	r2, sl
   19190:	ldr	r1, [pc, #1796]	; 1989c <error@@Base+0x1c08>
   19194:	ldr	r0, [fp]
   19198:	bl	10df4 <fprintf@plt>
   1919c:	ldr	r3, [r7]
   191a0:	cmp	r3, #0
   191a4:	bne	19724 <error@@Base+0x1a90>
   191a8:	ldr	r2, [pc, #1668]	; 19834 <error@@Base+0x1ba0>
   191ac:	ldr	r1, [pc, #1772]	; 198a0 <error@@Base+0x1c0c>
   191b0:	ldr	r0, [fp]
   191b4:	bl	10df4 <fprintf@plt>
   191b8:	ldr	r3, [r8]
   191bc:	ldr	r0, [fp]
   191c0:	cmp	r3, #0
   191c4:	mov	r2, sl
   191c8:	ldr	r3, [pc, #1636]	; 19834 <error@@Base+0x1ba0>
   191cc:	beq	19628 <error@@Base+0x1994>
   191d0:	ldr	r1, [pc, #1740]	; 198a4 <error@@Base+0x1c10>
   191d4:	bl	10df4 <fprintf@plt>
   191d8:	ldr	r3, [r7]
   191dc:	ldr	r2, [pc, #1732]	; 198a8 <error@@Base+0x1c14>
   191e0:	cmp	r3, #0
   191e4:	ldr	r0, [fp]
   191e8:	ldrne	r1, [pc, #1724]	; 198ac <error@@Base+0x1c18>
   191ec:	ldreq	r1, [pc, #1724]	; 198b0 <error@@Base+0x1c1c>
   191f0:	bl	10df4 <fprintf@plt>
   191f4:	ldr	r1, [fp]
   191f8:	mov	r0, #10
   191fc:	bl	10e78 <fputc@plt>
   19200:	ldr	r3, [pc, #1708]	; 198b4 <error@@Base+0x1c20>
   19204:	ldr	r3, [r3]
   19208:	cmp	r3, #0
   1920c:	beq	1923c <error@@Base+0x15a8>
   19210:	ldr	r2, [r7]
   19214:	ldr	r3, [fp]
   19218:	cmp	r2, #0
   1921c:	bne	197f4 <error@@Base+0x1b60>
   19220:	mov	r2, #26
   19224:	mov	r1, #1
   19228:	ldr	r0, [pc, #1672]	; 198b8 <error@@Base+0x1c24>
   1922c:	bl	10d70 <fwrite@plt>
   19230:	ldr	r3, [r7]
   19234:	cmp	r3, #0
   19238:	bne	197dc <error@@Base+0x1b48>
   1923c:	ldr	r2, [pc, #1500]	; 19820 <error@@Base+0x1b8c>
   19240:	ldr	r1, [pc, #1652]	; 198bc <error@@Base+0x1c28>
   19244:	ldr	r0, [fp]
   19248:	bl	10df4 <fprintf@plt>
   1924c:	ldr	r4, [r9, #8]
   19250:	cmp	r4, #0
   19254:	beq	195b4 <error@@Base+0x1920>
   19258:	ldr	r5, [pc, #1632]	; 198c0 <error@@Base+0x1c2c>
   1925c:	b	1926c <error@@Base+0x15d8>
   19260:	ldr	r4, [r4, #28]
   19264:	cmp	r4, #0
   19268:	beq	195b4 <error@@Base+0x1920>
   1926c:	mov	r1, r5
   19270:	ldr	r0, [r4, #4]
   19274:	bl	178bc <close@plt+0x69f0>
   19278:	cmp	r0, #0
   1927c:	beq	19260 <error@@Base+0x15cc>
   19280:	ldr	r4, [r9, #8]
   19284:	cmp	r4, #0
   19288:	beq	193c0 <error@@Base+0x172c>
   1928c:	ldr	r5, [pc, #1556]	; 198a8 <error@@Base+0x1c14>
   19290:	b	1930c <error@@Base+0x1678>
   19294:	cmp	r3, #0
   19298:	ldrne	r1, [pc, #1572]	; 198c4 <error@@Base+0x1c30>
   1929c:	ldreq	r1, [pc, #1572]	; 198c8 <error@@Base+0x1c34>
   192a0:	bl	10df4 <fprintf@plt>
   192a4:	ldr	r3, [pc, #1392]	; 1981c <error@@Base+0x1b88>
   192a8:	ldr	r3, [r3]
   192ac:	cmp	r3, #0
   192b0:	bne	19380 <error@@Base+0x16ec>
   192b4:	ldr	r3, [r8]
   192b8:	cmp	r3, #0
   192bc:	bne	193a8 <error@@Base+0x1714>
   192c0:	ldr	r3, [r7]
   192c4:	cmp	r3, #0
   192c8:	bne	193a8 <error@@Base+0x1714>
   192cc:	ldr	r1, [r9, #4]
   192d0:	ldr	r0, [r4]
   192d4:	bl	17be8 <close@plt+0x6d1c>
   192d8:	ldr	r3, [fp]
   192dc:	mov	r2, #2
   192e0:	mov	r1, #1
   192e4:	ldr	r0, [pc, #1504]	; 198cc <error@@Base+0x1c38>
   192e8:	bl	10d70 <fwrite@plt>
   192ec:	ldr	r3, [fp]
   192f0:	mov	r2, #10
   192f4:	mov	r1, #1
   192f8:	ldr	r0, [pc, #1488]	; 198d0 <error@@Base+0x1c3c>
   192fc:	bl	10d70 <fwrite@plt>
   19300:	ldr	r4, [r4, #28]
   19304:	cmp	r4, #0
   19308:	beq	193c0 <error@@Base+0x172c>
   1930c:	ldr	r1, [pc, #1472]	; 198d4 <error@@Base+0x1c40>
   19310:	ldr	r2, [r4]
   19314:	ldr	r0, [fp]
   19318:	bl	10df4 <fprintf@plt>
   1931c:	ldr	r3, [r4, #16]
   19320:	cmp	r3, #1
   19324:	movle	r0, sl
   19328:	ldrle	r3, [r4, #12]
   1932c:	ldrgt	r1, [r4, #8]
   19330:	movgt	r0, sl
   19334:	ldrle	r1, [r3, #4]
   19338:	bl	183c0 <error@@Base+0x72c>
   1933c:	ldr	r0, [pc, #1264]	; 19834 <error@@Base+0x1ba0>
   19340:	ldr	r1, [r4, #20]
   19344:	bl	183c0 <error@@Base+0x72c>
   19348:	ldr	r3, [r8]
   1934c:	mov	r2, r5
   19350:	cmp	r3, #0
   19354:	ldr	r0, [fp]
   19358:	ldr	r3, [r7]
   1935c:	bne	19294 <error@@Base+0x1600>
   19360:	cmp	r3, #0
   19364:	ldrne	r1, [pc, #1388]	; 198d8 <error@@Base+0x1c44>
   19368:	ldreq	r1, [pc, #1388]	; 198dc <error@@Base+0x1c48>
   1936c:	bl	10df4 <fprintf@plt>
   19370:	ldr	r3, [pc, #1188]	; 1981c <error@@Base+0x1b88>
   19374:	ldr	r3, [r3]
   19378:	cmp	r3, #0
   1937c:	beq	192b4 <error@@Base+0x1620>
   19380:	ldr	r1, [fp]
   19384:	mov	r0, #95	; 0x5f
   19388:	bl	10e78 <fputc@plt>
   1938c:	ldr	r3, [r8]
   19390:	cmp	r3, #0
   19394:	beq	195a4 <error@@Base+0x1910>
   19398:	ldr	r3, [pc, #1148]	; 1981c <error@@Base+0x1b88>
   1939c:	ldr	r3, [r3]
   193a0:	cmp	r3, #0
   193a4:	bne	192cc <error@@Base+0x1638>
   193a8:	ldr	r1, [r9, #4]
   193ac:	ldr	r0, [r4]
   193b0:	bl	17b80 <close@plt+0x6cb4>
   193b4:	b	192d8 <error@@Base+0x1644>
   193b8:	add	sp, sp, #36	; 0x24
   193bc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   193c0:	ldr	r3, [fp]
   193c4:	mov	r2, #10
   193c8:	mov	r1, #1
   193cc:	ldr	r0, [pc, #1292]	; 198e0 <error@@Base+0x1c4c>
   193d0:	bl	10d70 <fwrite@plt>
   193d4:	ldr	r3, [pc, #1192]	; 19884 <error@@Base+0x1bf0>
   193d8:	ldr	r2, [pc, #1284]	; 198e4 <error@@Base+0x1c50>
   193dc:	ldr	r1, [pc, #1284]	; 198e8 <error@@Base+0x1c54>
   193e0:	ldr	r0, [fp]
   193e4:	bl	10df4 <fprintf@plt>
   193e8:	ldr	r0, [pc, #1192]	; 19898 <error@@Base+0x1c04>
   193ec:	bl	182f8 <error@@Base+0x664>
   193f0:	ldr	r3, [fp]
   193f4:	mov	r2, #3
   193f8:	mov	r1, #1
   193fc:	ldr	r0, [pc, #1256]	; 198ec <error@@Base+0x1c58>
   19400:	bl	10d70 <fwrite@plt>
   19404:	mov	r3, sl
   19408:	ldr	r2, [pc, #1120]	; 19870 <error@@Base+0x1bdc>
   1940c:	ldr	r1, [pc, #1244]	; 198f0 <error@@Base+0x1c5c>
   19410:	ldr	r0, [fp]
   19414:	bl	10df4 <fprintf@plt>
   19418:	ldr	r3, [pc, #1124]	; 19884 <error@@Base+0x1bf0>
   1941c:	ldr	r2, [pc, #1232]	; 198f4 <error@@Base+0x1c60>
   19420:	ldr	r1, [pc, #1232]	; 198f8 <error@@Base+0x1c64>
   19424:	str	sl, [sp, #4]
   19428:	str	sl, [sp]
   1942c:	ldr	r0, [fp]
   19430:	bl	10df4 <fprintf@plt>
   19434:	ldr	r3, [pc, #1096]	; 19884 <error@@Base+0x1bf0>
   19438:	ldr	r2, [pc, #1212]	; 198fc <error@@Base+0x1c68>
   1943c:	ldr	r1, [pc, #1188]	; 198e8 <error@@Base+0x1c54>
   19440:	ldr	r0, [fp]
   19444:	bl	10df4 <fprintf@plt>
   19448:	ldr	r0, [pc, #1096]	; 19898 <error@@Base+0x1c04>
   1944c:	bl	182f8 <error@@Base+0x664>
   19450:	ldr	r3, [fp]
   19454:	mov	r2, #3
   19458:	mov	r1, #1
   1945c:	ldr	r0, [pc, #1160]	; 198ec <error@@Base+0x1c58>
   19460:	bl	10d70 <fwrite@plt>
   19464:	ldr	r3, [r7]
   19468:	cmp	r3, #0
   1946c:	bne	19650 <error@@Base+0x19bc>
   19470:	ldr	r3, [r8]
   19474:	ldr	r0, [fp]
   19478:	cmp	r3, #0
   1947c:	ldr	r3, [pc, #924]	; 19820 <error@@Base+0x1b8c>
   19480:	str	sl, [sp]
   19484:	str	r3, [sp, #4]
   19488:	ldr	r2, [pc, #932]	; 19834 <error@@Base+0x1ba0>
   1948c:	ldr	r3, [pc, #1044]	; 198a8 <error@@Base+0x1c14>
   19490:	ldrne	r1, [pc, #1128]	; 19900 <error@@Base+0x1c6c>
   19494:	ldreq	r1, [pc, #1128]	; 19904 <error@@Base+0x1c70>
   19498:	bl	10df4 <fprintf@plt>
   1949c:	ldr	r3, [r7]
   194a0:	ldr	r0, [fp]
   194a4:	cmp	r3, #0
   194a8:	ldr	r3, [pc, #900]	; 19834 <error@@Base+0x1ba0>
   194ac:	ldrne	r2, [pc, #1108]	; 19908 <error@@Base+0x1c74>
   194b0:	ldrne	r1, [pc, #1108]	; 1990c <error@@Base+0x1c78>
   194b4:	ldreq	r2, [pc, #888]	; 19834 <error@@Base+0x1ba0>
   194b8:	ldreq	r1, [pc, #1104]	; 19910 <error@@Base+0x1c7c>
   194bc:	str	r3, [sp, #4]
   194c0:	str	r3, [sp]
   194c4:	ldr	r3, [pc, #952]	; 19884 <error@@Base+0x1bf0>
   194c8:	bl	10df4 <fprintf@plt>
   194cc:	ldr	r3, [pc, #944]	; 19884 <error@@Base+0x1bf0>
   194d0:	ldr	r2, [pc, #1084]	; 19914 <error@@Base+0x1c80>
   194d4:	ldr	r1, [pc, #1036]	; 198e8 <error@@Base+0x1c54>
   194d8:	ldr	r0, [fp]
   194dc:	bl	10df4 <fprintf@plt>
   194e0:	ldr	r3, [fp]
   194e4:	mov	r2, #3
   194e8:	mov	r1, #1
   194ec:	ldr	r0, [pc, #1016]	; 198ec <error@@Base+0x1c58>
   194f0:	bl	10d70 <fwrite@plt>
   194f4:	ldr	r3, [pc, #904]	; 19884 <error@@Base+0x1bf0>
   194f8:	ldr	r2, [pc, #1048]	; 19918 <error@@Base+0x1c84>
   194fc:	ldr	r1, [pc, #1012]	; 198f8 <error@@Base+0x1c64>
   19500:	str	sl, [sp, #4]
   19504:	str	sl, [sp]
   19508:	ldr	r0, [fp]
   1950c:	bl	10df4 <fprintf@plt>
   19510:	ldr	ip, [pc, #1028]	; 1991c <error@@Base+0x1c88>
   19514:	ldm	ip!, {r0, r1, r2, r3}
   19518:	str	r0, [r6]
   1951c:	str	r1, [r6, #4]
   19520:	ldm	ip!, {r0, r1}
   19524:	str	r3, [r6, #12]
   19528:	str	r2, [r6, #8]
   1952c:	ldrb	r3, [ip]
   19530:	str	r0, [r6, #16]
   19534:	str	r1, [r6, #20]
   19538:	ldr	r0, [pc, #856]	; 19898 <error@@Base+0x1c04>
   1953c:	strb	r3, [r6, #24]
   19540:	bl	18278 <error@@Base+0x5e4>
   19544:	ldr	r3, [fp]
   19548:	mov	r2, #12
   1954c:	mov	r1, #1
   19550:	ldr	r0, [pc, #968]	; 19920 <error@@Base+0x1c8c>
   19554:	bl	10d70 <fwrite@plt>
   19558:	ldr	r3, [fp]
   1955c:	mov	r2, #3
   19560:	mov	r1, #1
   19564:	ldr	r0, [pc, #896]	; 198ec <error@@Base+0x1c58>
   19568:	bl	10d70 <fwrite@plt>
   1956c:	ldr	r3, [r7]
   19570:	cmp	r3, #0
   19574:	bne	19688 <error@@Base+0x19f4>
   19578:	ldr	r0, [pc, #932]	; 19924 <error@@Base+0x1c90>
   1957c:	bl	182f8 <error@@Base+0x664>
   19580:	ldr	r3, [fp]
   19584:	mov	r2, #2
   19588:	mov	r1, #1
   1958c:	ldr	r0, [pc, #916]	; 19928 <error@@Base+0x1c94>
   19590:	bl	10d70 <fwrite@plt>
   19594:	ldr	r9, [r9, #12]
   19598:	cmp	r9, #0
   1959c:	bne	19008 <error@@Base+0x1374>
   195a0:	b	18fc8 <error@@Base+0x1334>
   195a4:	ldr	r3, [r7]
   195a8:	cmp	r3, #0
   195ac:	bne	19398 <error@@Base+0x1704>
   195b0:	b	192cc <error@@Base+0x1638>
   195b4:	ldr	r3, [fp]
   195b8:	mov	r2, #16
   195bc:	mov	r1, #1
   195c0:	ldr	r0, [pc, #868]	; 1992c <error@@Base+0x1c98>
   195c4:	bl	10d70 <fwrite@plt>
   195c8:	ldr	r2, [pc, #692]	; 19884 <error@@Base+0x1bf0>
   195cc:	ldr	r1, [pc, #860]	; 19930 <error@@Base+0x1c9c>
   195d0:	ldr	r0, [fp]
   195d4:	bl	10df4 <fprintf@plt>
   195d8:	ldr	r0, [pc, #696]	; 19898 <error@@Base+0x1c04>
   195dc:	bl	182f8 <error@@Base+0x664>
   195e0:	ldr	r1, [fp]
   195e4:	mov	r0, #10
   195e8:	bl	10e78 <fputc@plt>
   195ec:	b	19280 <error@@Base+0x15ec>
   195f0:	ldr	r3, [pc, #652]	; 19884 <error@@Base+0x1bf0>
   195f4:	ldr	r2, [pc, #548]	; 19820 <error@@Base+0x1b8c>
   195f8:	ldr	r1, [pc, #820]	; 19934 <error@@Base+0x1ca0>
   195fc:	ldr	r0, [fp]
   19600:	bl	10df4 <fprintf@plt>
   19604:	ldr	r2, [pc, #532]	; 19820 <error@@Base+0x1b8c>
   19608:	ldr	r1, [pc, #560]	; 19840 <error@@Base+0x1bac>
   1960c:	ldr	r0, [fp]
   19610:	bl	10df4 <fprintf@plt>
   19614:	ldr	r2, [pc, #616]	; 19884 <error@@Base+0x1bf0>
   19618:	ldr	r1, [pc, #792]	; 19938 <error@@Base+0x1ca4>
   1961c:	ldr	r0, [fp]
   19620:	bl	10df4 <fprintf@plt>
   19624:	b	19080 <error@@Base+0x13ec>
   19628:	ldr	r1, [pc, #780]	; 1993c <error@@Base+0x1ca8>
   1962c:	bl	10df4 <fprintf@plt>
   19630:	ldr	r3, [r7]
   19634:	ldr	r2, [pc, #620]	; 198a8 <error@@Base+0x1c14>
   19638:	cmp	r3, #0
   1963c:	ldr	r0, [fp]
   19640:	ldrne	r1, [pc, #760]	; 19940 <error@@Base+0x1cac>
   19644:	ldreq	r1, [pc, #760]	; 19944 <error@@Base+0x1cb0>
   19648:	bl	10df4 <fprintf@plt>
   1964c:	b	191f4 <error@@Base+0x1560>
   19650:	ldr	r3, [r8]
   19654:	ldr	r0, [fp]
   19658:	cmp	r3, #0
   1965c:	ldr	r3, [pc, #444]	; 19820 <error@@Base+0x1b8c>
   19660:	str	sl, [sp]
   19664:	str	r3, [sp, #8]
   19668:	ldr	r3, [pc, #452]	; 19834 <error@@Base+0x1ba0>
   1966c:	ldr	r2, [pc, #660]	; 19908 <error@@Base+0x1c74>
   19670:	str	r3, [sp, #4]
   19674:	ldrne	r1, [pc, #716]	; 19948 <error@@Base+0x1cb4>
   19678:	ldr	r3, [pc, #552]	; 198a8 <error@@Base+0x1c14>
   1967c:	ldreq	r1, [pc, #712]	; 1994c <error@@Base+0x1cb8>
   19680:	bl	10df4 <fprintf@plt>
   19684:	b	1949c <error@@Base+0x1808>
   19688:	ldr	r3, [fp]
   1968c:	mov	r2, #6
   19690:	mov	r1, #1
   19694:	ldr	r0, [pc, #692]	; 19950 <error@@Base+0x1cbc>
   19698:	bl	10d70 <fwrite@plt>
   1969c:	ldr	r3, [sp, #20]
   196a0:	ldr	r1, [r9, #4]
   196a4:	ldr	r0, [r3]
   196a8:	bl	17be8 <close@plt+0x6d1c>
   196ac:	ldr	r3, [pc, #384]	; 19834 <error@@Base+0x1ba0>
   196b0:	ldr	r2, [pc, #460]	; 19884 <error@@Base+0x1bf0>
   196b4:	str	r3, [sp]
   196b8:	ldr	r1, [pc, #660]	; 19954 <error@@Base+0x1cc0>
   196bc:	ldr	r0, [fp]
   196c0:	bl	10df4 <fprintf@plt>
   196c4:	ldr	ip, [pc, #652]	; 19958 <error@@Base+0x1cc4>
   196c8:	ldm	ip!, {r0, r1, r2, r3}
   196cc:	ldrh	lr, [ip, #4]
   196d0:	str	r0, [r6]
   196d4:	ldr	r0, [ip]
   196d8:	ldrb	ip, [ip, #6]
   196dc:	str	r0, [r6, #16]
   196e0:	str	r1, [r6, #4]
   196e4:	ldr	r0, [pc, #428]	; 19898 <error@@Base+0x1c04>
   196e8:	str	r2, [r6, #8]
   196ec:	str	r3, [r6, #12]
   196f0:	strh	lr, [r6, #20]
   196f4:	strb	ip, [r6, #22]
   196f8:	bl	18278 <error@@Base+0x5e4>
   196fc:	ldr	r1, [fp]
   19700:	mov	r0, #10
   19704:	bl	10e78 <fputc@plt>
   19708:	b	19578 <error@@Base+0x18e4>
   1970c:	ldr	r3, [fp]
   19710:	mov	r2, #12
   19714:	mov	r1, #1
   19718:	ldr	r0, [pc, #572]	; 1995c <error@@Base+0x1cc8>
   1971c:	bl	10d70 <fwrite@plt>
   19720:	b	1918c <error@@Base+0x14f8>
   19724:	ldr	r3, [fp]
   19728:	mov	r2, #9
   1972c:	mov	r1, #1
   19730:	ldr	r0, [pc, #340]	; 1988c <error@@Base+0x1bf8>
   19734:	bl	10d70 <fwrite@plt>
   19738:	ldr	r4, [r9, #8]
   1973c:	cmp	r4, #0
   19740:	bne	19754 <error@@Base+0x1ac0>
   19744:	b	197b8 <error@@Base+0x1b24>
   19748:	ldr	r4, [r4, #28]
   1974c:	cmp	r4, #0
   19750:	beq	197b8 <error@@Base+0x1b24>
   19754:	ldr	r1, [pc, #200]	; 19824 <error@@Base+0x1b90>
   19758:	ldr	r0, [r4, #20]
   1975c:	bl	178bc <close@plt+0x69f0>
   19760:	subs	r5, r0, #0
   19764:	bne	19748 <error@@Base+0x1ab4>
   19768:	ldr	r3, [fp]
   1976c:	mov	r2, #2
   19770:	mov	r1, #1
   19774:	ldr	r0, [pc, #284]	; 19898 <error@@Base+0x1c04>
   19778:	bl	10d70 <fwrite@plt>
   1977c:	mov	r2, r5
   19780:	ldr	r1, [r4, #20]
   19784:	ldr	r0, [r4, #24]
   19788:	bl	17998 <close@plt+0x6acc>
   1978c:	ldr	r0, [r4]
   19790:	ldr	r1, [r9, #4]
   19794:	bl	17be8 <close@plt+0x6d1c>
   19798:	ldr	r3, [fp]
   1979c:	mov	r2, #6
   197a0:	mov	r1, #1
   197a4:	ldr	r0, [pc, #436]	; 19960 <error@@Base+0x1ccc>
   197a8:	bl	10d70 <fwrite@plt>
   197ac:	ldr	r4, [r4, #28]
   197b0:	cmp	r4, #0
   197b4:	bne	19754 <error@@Base+0x1ac0>
   197b8:	ldr	r2, [pc, #116]	; 19834 <error@@Base+0x1ba0>
   197bc:	ldr	r1, [pc, #216]	; 1989c <error@@Base+0x1c08>
   197c0:	ldr	r0, [fp]
   197c4:	bl	10df4 <fprintf@plt>
   197c8:	ldr	r2, [pc, #312]	; 19908 <error@@Base+0x1c74>
   197cc:	ldr	r1, [pc, #400]	; 19964 <error@@Base+0x1cd0>
   197d0:	ldr	r0, [fp]
   197d4:	bl	10df4 <fprintf@plt>
   197d8:	b	191b8 <error@@Base+0x1524>
   197dc:	ldr	r3, [fp]
   197e0:	mov	r2, #32
   197e4:	mov	r1, #1
   197e8:	ldr	r0, [pc, #376]	; 19968 <error@@Base+0x1cd4>
   197ec:	bl	10d70 <fwrite@plt>
   197f0:	b	1923c <error@@Base+0x15a8>
   197f4:	mov	r2, #30
   197f8:	mov	r1, #1
   197fc:	ldr	r0, [pc, #360]	; 1996c <error@@Base+0x1cd8>
   19800:	bl	10d70 <fwrite@plt>
   19804:	ldr	r3, [fp]
   19808:	b	19220 <error@@Base+0x158c>
   1980c:	andeq	r1, r3, r8, ror r7
   19810:	andeq	r1, r3, r8, ror #14
   19814:	andeq	r1, r3, r8, lsr r3
   19818:	andeq	r1, r3, r0, ror #1
   1981c:	andeq	r1, r3, r4, lsr r3
   19820:	andeq	r0, r2, ip, lsr r2
   19824:	andeq	sp, r1, r4, ror #22
   19828:	andeq	pc, r1, r8, lsr #32
   1982c:	andeq	lr, r1, r8, asr pc
   19830:	andeq	lr, r1, r0, ror #30
   19834:	andeq	r0, r2, ip, lsr #4
   19838:	andeq	lr, r1, ip, lsr #31
   1983c:	ldrdeq	lr, [r1], -r0
   19840:	andeq	lr, r1, r8, ror #31
   19844:	andeq	pc, r1, r4, lsl pc	; <UNPREDICTABLE>
   19848:	andeq	pc, r1, r0
   1984c:	andeq	pc, r1, r4, lsl r0	; <UNPREDICTABLE>
   19850:	andeq	pc, r1, r0, lsr #32
   19854:	ldrdeq	lr, [r1], -ip
   19858:	andeq	lr, r1, r0, asr #31
   1985c:	andeq	lr, r1, r4, lsl #28
   19860:	andeq	lr, r1, r4, ror #30
   19864:	andeq	sp, r1, r4, lsl #9
   19868:	andeq	lr, r1, ip, lsl #31
   1986c:	andeq	pc, r1, ip
   19870:			; <UNDEFINED> instruction: 0x0001e8b8
   19874:	andeq	r1, r3, ip, ror r7
   19878:	muleq	r1, ip, fp
   1987c:	andeq	pc, r1, r4, lsr r0	; <UNPREDICTABLE>
   19880:	andeq	pc, r1, ip, lsr r0	; <UNPREDICTABLE>
   19884:	andeq	r0, r2, r4, lsr r2
   19888:	andeq	pc, r1, r4, asr r0	; <UNPREDICTABLE>
   1988c:	andeq	sp, r1, ip, asr #25
   19890:	andeq	pc, r1, r0, lsr #1
   19894:	andeq	pc, r1, r8, lsr #1
   19898:	andeq	lr, r1, r0, asr sl
   1989c:	strheq	pc, [r1], -r0	; <UNPREDICTABLE>
   198a0:	andeq	pc, r1, r0, asr #1
   198a4:	andeq	pc, r1, ip, asr #1
   198a8:	andeq	r0, r2, r4, lsr #4
   198ac:	andeq	pc, r1, ip, ror #1
   198b0:	andeq	pc, r1, r0, lsr #2
   198b4:	andeq	r1, r3, ip, lsl r3
   198b8:			; <UNDEFINED> instruction: 0x0001f1bc
   198bc:	strdeq	pc, [r1], -ip
   198c0:			; <UNDEFINED> instruction: 0x0001d6bc
   198c4:	andeq	pc, r1, r8, lsr #5
   198c8:	andeq	pc, r1, r0, ror #5
   198cc:	andeq	lr, r1, ip, asr #21
   198d0:	andeq	pc, r1, r0, asr #6
   198d4:	ldrdeq	sp, [r1], -r4
   198d8:	andeq	pc, r1, r0, lsl r3	; <UNPREDICTABLE>
   198dc:	andeq	pc, r1, r8, lsr #6
   198e0:	andeq	lr, r1, ip
   198e4:	andeq	pc, r1, r8, lsl r2	; <UNPREDICTABLE>
   198e8:	andeq	pc, r1, r0, lsr #4
   198ec:	andeq	r0, r2, r4, ror #19
   198f0:	andeq	pc, r1, r4, lsr r2	; <UNPREDICTABLE>
   198f4:	andeq	pc, r1, ip, asr r2	; <UNPREDICTABLE>
   198f8:	andeq	pc, r1, r4, ror #4
   198fc:	andeq	pc, r1, r0, lsr #5
   19900:	andeq	pc, r1, ip, asr #6
   19904:	andeq	pc, r1, ip, ror #6
   19908:	andeq	r1, r3, r0, asr #3
   1990c:	andeq	pc, r1, r4, ror #7
   19910:	andeq	pc, r1, ip, lsr #8
   19914:	andeq	pc, r1, r0, ror r4	; <UNPREDICTABLE>
   19918:	andeq	pc, r1, ip, ror r4	; <UNPREDICTABLE>
   1991c:	andeq	pc, r1, r8, lsl #9
   19920:	andeq	lr, r1, r4, asr #28
   19924:	andeq	r0, r2, r4, lsr #14
   19928:	ldrdeq	r0, [r2], -r8
   1992c:	strdeq	pc, [r1], -r0
   19930:	andeq	pc, r1, r4, lsl #10
   19934:	andeq	pc, r1, ip, rrx
   19938:	andeq	pc, r1, r8, ror r0	; <UNPREDICTABLE>
   1993c:	andeq	pc, r1, ip, asr #2
   19940:	andeq	pc, r1, r4, ror r1	; <UNPREDICTABLE>
   19944:	andeq	pc, r1, r8, lsl #3
   19948:	andeq	pc, r1, r4, lsl #7
   1994c:			; <UNDEFINED> instruction: 0x0001f3bc
   19950:	andeq	pc, r1, r4, lsr #9
   19954:	andeq	pc, r1, ip, lsr #9
   19958:	ldrdeq	pc, [r1], -r8
   1995c:	muleq	r1, r0, r0
   19960:	strheq	pc, [r1], -r8	; <UNPREDICTABLE>
   19964:			; <UNDEFINED> instruction: 0x0001dcb0
   19968:	ldrdeq	pc, [r1], -r8
   1996c:	muleq	r1, ip, r1
   19970:	push	{r4, r5, r6, lr}
   19974:	subs	r4, r0, #0
   19978:	beq	199ac <error@@Base+0x1d18>
   1997c:	ldr	r5, [pc, #48]	; 199b4 <error@@Base+0x1d20>
   19980:	b	19990 <error@@Base+0x1cfc>
   19984:	ldr	r4, [r4, #28]
   19988:	cmp	r4, #0
   1998c:	beq	199ac <error@@Base+0x1d18>
   19990:	mov	r1, r5
   19994:	ldr	r0, [r4, #4]
   19998:	bl	178bc <close@plt+0x69f0>
   1999c:	cmp	r0, #0
   199a0:	beq	19984 <error@@Base+0x1cf0>
   199a4:	mov	r0, #1
   199a8:	pop	{r4, r5, r6, pc}
   199ac:	mov	r0, #0
   199b0:	pop	{r4, r5, r6, pc}
   199b4:			; <UNDEFINED> instruction: 0x0001d6bc
   199b8:	push	{r4, lr}
   199bc:	mov	r0, #10
   199c0:	ldr	r4, [pc, #304]	; 19af8 <error@@Base+0x1e64>
   199c4:	ldr	r1, [r4]
   199c8:	bl	10e78 <fputc@plt>
   199cc:	ldr	r3, [r4]
   199d0:	mov	r2, #7
   199d4:	mov	r1, #1
   199d8:	ldr	r0, [pc, #284]	; 19afc <error@@Base+0x1e68>
   199dc:	bl	10d70 <fwrite@plt>
   199e0:	ldr	r3, [pc, #280]	; 19b00 <error@@Base+0x1e6c>
   199e4:	ldr	r3, [r3]
   199e8:	cmp	r3, #0
   199ec:	ldr	r3, [r4]
   199f0:	bne	19ae4 <error@@Base+0x1e50>
   199f4:	mov	r2, #19
   199f8:	mov	r1, #1
   199fc:	ldr	r0, [pc, #256]	; 19b04 <error@@Base+0x1e70>
   19a00:	bl	10d70 <fwrite@plt>
   19a04:	ldr	r3, [r4]
   19a08:	mov	r2, #12
   19a0c:	mov	r1, #1
   19a10:	ldr	r0, [pc, #240]	; 19b08 <error@@Base+0x1e74>
   19a14:	bl	10d70 <fwrite@plt>
   19a18:	ldr	r3, [r4]
   19a1c:	mov	r2, #2
   19a20:	mov	r1, #1
   19a24:	ldr	r0, [pc, #224]	; 19b0c <error@@Base+0x1e78>
   19a28:	bl	10d70 <fwrite@plt>
   19a2c:	ldr	r3, [r4]
   19a30:	mov	r2, #18
   19a34:	mov	r1, #1
   19a38:	ldr	r0, [pc, #208]	; 19b10 <error@@Base+0x1e7c>
   19a3c:	bl	10d70 <fwrite@plt>
   19a40:	ldr	r2, [pc, #204]	; 19b14 <error@@Base+0x1e80>
   19a44:	ldr	r3, [pc, #204]	; 19b18 <error@@Base+0x1e84>
   19a48:	ldr	r2, [r2]
   19a4c:	ldr	r3, [r3]
   19a50:	orrs	r3, r2, r3
   19a54:	beq	19a6c <error@@Base+0x1dd8>
   19a58:	ldr	r3, [r4]
   19a5c:	mov	r2, #18
   19a60:	mov	r1, #1
   19a64:	ldr	r0, [pc, #176]	; 19b1c <error@@Base+0x1e88>
   19a68:	bl	10d70 <fwrite@plt>
   19a6c:	ldr	r1, [pc, #172]	; 19b20 <error@@Base+0x1e8c>
   19a70:	ldr	r0, [r4]
   19a74:	bl	10df4 <fprintf@plt>
   19a78:	ldr	r3, [r4]
   19a7c:	mov	r2, #6
   19a80:	mov	r1, #1
   19a84:	ldr	r0, [pc, #152]	; 19b24 <error@@Base+0x1e90>
   19a88:	bl	10d70 <fwrite@plt>
   19a8c:	ldr	r1, [pc, #148]	; 19b28 <error@@Base+0x1e94>
   19a90:	ldr	r0, [r4]
   19a94:	bl	10df4 <fprintf@plt>
   19a98:	ldr	r3, [r4]
   19a9c:	mov	r2, #6
   19aa0:	mov	r1, #1
   19aa4:	ldr	r0, [pc, #128]	; 19b2c <error@@Base+0x1e98>
   19aa8:	bl	10d70 <fwrite@plt>
   19aac:	ldr	r1, [pc, #124]	; 19b30 <error@@Base+0x1e9c>
   19ab0:	ldr	r0, [r4]
   19ab4:	bl	10df4 <fprintf@plt>
   19ab8:	ldr	r3, [r4]
   19abc:	mov	r2, #7
   19ac0:	mov	r1, #1
   19ac4:	ldr	r0, [pc, #104]	; 19b34 <error@@Base+0x1ea0>
   19ac8:	bl	10d70 <fwrite@plt>
   19acc:	ldr	r3, [r4]
   19ad0:	mov	r2, #2
   19ad4:	mov	r1, #1
   19ad8:	ldr	r0, [pc, #88]	; 19b38 <error@@Base+0x1ea4>
   19adc:	pop	{r4, lr}
   19ae0:	b	10d70 <fwrite@plt>
   19ae4:	mov	r2, #25
   19ae8:	mov	r1, #1
   19aec:	ldr	r0, [pc, #72]	; 19b3c <error@@Base+0x1ea8>
   19af0:	bl	10d70 <fwrite@plt>
   19af4:	b	19a18 <error@@Base+0x1d84>
   19af8:	andeq	r1, r3, r8, ror #14
   19afc:	andeq	pc, r1, r8, asr #10
   19b00:	andeq	r1, r3, r0, ror #1
   19b04:	andeq	pc, r1, r0, asr r5	; <UNPREDICTABLE>
   19b08:	andeq	pc, r1, r4, ror #10
   19b0c:	andeq	pc, r1, r4, lsl pc	; <UNPREDICTABLE>
   19b10:	muleq	r1, r0, r5
   19b14:	andeq	r1, r3, ip, lsr r3
   19b18:	andeq	r1, r3, r8, lsr #6
   19b1c:	andeq	pc, r1, r4, lsr #11
   19b20:			; <UNDEFINED> instruction: 0x0001f5b8
   19b24:	ldrdeq	pc, [r1], -ip
   19b28:	andeq	pc, r1, r4, ror #11
   19b2c:	andeq	pc, r1, r8, lsl #12
   19b30:	andeq	pc, r1, r0, lsl r6	; <UNPREDICTABLE>
   19b34:	andeq	sp, r1, r8, lsl #17
   19b38:	ldrdeq	r0, [r2], -r8
   19b3c:	andeq	pc, r1, r4, ror r5	; <UNPREDICTABLE>
   19b40:	ldr	r3, [pc, #876]	; 19eb4 <error@@Base+0x2220>
   19b44:	push	{r4, r5, r6, r7, r8, lr}
   19b48:	mov	r4, r0
   19b4c:	ldr	r3, [r3]
   19b50:	cmp	r3, #0
   19b54:	beq	19e18 <error@@Base+0x2184>
   19b58:	cmp	r4, #0
   19b5c:	popne	{r4, r5, r6, r7, r8, pc}
   19b60:	ldr	r3, [pc, #848]	; 19eb8 <error@@Base+0x2224>
   19b64:	ldr	r3, [r3]
   19b68:	cmp	r3, #0
   19b6c:	popeq	{r4, r5, r6, r7, r8, pc}
   19b70:	ldr	r4, [pc, #836]	; 19ebc <error@@Base+0x2228>
   19b74:	ldr	r6, [pc, #836]	; 19ec0 <error@@Base+0x222c>
   19b78:	mov	r0, #10
   19b7c:	ldr	r1, [r4]
   19b80:	bl	10e78 <fputc@plt>
   19b84:	mov	r2, #12
   19b88:	mov	r1, #1
   19b8c:	ldr	r3, [r4]
   19b90:	ldr	r0, [pc, #812]	; 19ec4 <error@@Base+0x2230>
   19b94:	bl	10d70 <fwrite@plt>
   19b98:	ldr	r3, [r6]
   19b9c:	ldr	r5, [pc, #804]	; 19ec8 <error@@Base+0x2234>
   19ba0:	cmp	r3, #0
   19ba4:	movne	r2, #20
   19ba8:	movne	r1, #1
   19bac:	moveq	r2, #26
   19bb0:	moveq	r1, #1
   19bb4:	ldrne	r0, [pc, #784]	; 19ecc <error@@Base+0x2238>
   19bb8:	ldreq	r0, [pc, #784]	; 19ed0 <error@@Base+0x223c>
   19bbc:	ldr	r3, [r4]
   19bc0:	bl	10d70 <fwrite@plt>
   19bc4:	ldr	r3, [r4]
   19bc8:	mov	r2, #2
   19bcc:	mov	r1, #1
   19bd0:	ldr	r0, [pc, #764]	; 19ed4 <error@@Base+0x2240>
   19bd4:	bl	10d70 <fwrite@plt>
   19bd8:	ldr	r3, [r5]
   19bdc:	cmp	r3, #0
   19be0:	bne	19e44 <error@@Base+0x21b0>
   19be4:	ldr	r3, [r4]
   19be8:	mov	r2, #30
   19bec:	mov	r1, #1
   19bf0:	ldr	r0, [pc, #736]	; 19ed8 <error@@Base+0x2244>
   19bf4:	bl	10d70 <fwrite@plt>
   19bf8:	ldr	r7, [pc, #732]	; 19edc <error@@Base+0x2248>
   19bfc:	ldr	r3, [r4]
   19c00:	mov	r2, #27
   19c04:	mov	r1, #1
   19c08:	ldr	r0, [pc, #720]	; 19ee0 <error@@Base+0x224c>
   19c0c:	bl	10d70 <fwrite@plt>
   19c10:	ldr	r3, [r4]
   19c14:	mov	r2, #19
   19c18:	mov	r1, #1
   19c1c:	ldr	r0, [pc, #704]	; 19ee4 <error@@Base+0x2250>
   19c20:	bl	10d70 <fwrite@plt>
   19c24:	ldr	r3, [r4]
   19c28:	mov	r2, #17
   19c2c:	mov	r1, #1
   19c30:	ldr	r0, [pc, #688]	; 19ee8 <error@@Base+0x2254>
   19c34:	bl	10d70 <fwrite@plt>
   19c38:	ldr	r3, [r7]
   19c3c:	cmp	r3, #0
   19c40:	beq	19e3c <error@@Base+0x21a8>
   19c44:	ldr	r2, [pc, #672]	; 19eec <error@@Base+0x2258>
   19c48:	ldr	r3, [r4]
   19c4c:	ldr	r2, [r2]
   19c50:	cmp	r2, #0
   19c54:	bne	19e74 <error@@Base+0x21e0>
   19c58:	mov	r2, #33	; 0x21
   19c5c:	mov	r1, #1
   19c60:	ldr	r0, [pc, #648]	; 19ef0 <error@@Base+0x225c>
   19c64:	bl	10d70 <fwrite@plt>
   19c68:	ldr	r3, [r4]
   19c6c:	mov	r2, #13
   19c70:	mov	r1, #1
   19c74:	ldr	r0, [pc, #632]	; 19ef4 <error@@Base+0x2260>
   19c78:	bl	10d70 <fwrite@plt>
   19c7c:	ldr	r3, [r4]
   19c80:	mov	r2, #19
   19c84:	mov	r1, #1
   19c88:	ldr	r0, [pc, #616]	; 19ef8 <error@@Base+0x2264>
   19c8c:	bl	10d70 <fwrite@plt>
   19c90:	ldr	r3, [r7]
   19c94:	cmp	r3, #0
   19c98:	ldr	r3, [r4]
   19c9c:	beq	19e28 <error@@Base+0x2194>
   19ca0:	mov	r2, #22
   19ca4:	mov	r1, #1
   19ca8:	ldr	r0, [pc, #588]	; 19efc <error@@Base+0x2268>
   19cac:	bl	10d70 <fwrite@plt>
   19cb0:	ldr	r3, [r4]
   19cb4:	mov	r2, #20
   19cb8:	mov	r1, #1
   19cbc:	ldr	r0, [pc, #572]	; 19f00 <error@@Base+0x226c>
   19cc0:	bl	10d70 <fwrite@plt>
   19cc4:	ldr	r3, [r4]
   19cc8:	mov	r2, #34	; 0x22
   19ccc:	mov	r1, #1
   19cd0:	ldr	r0, [pc, #556]	; 19f04 <error@@Base+0x2270>
   19cd4:	bl	10d70 <fwrite@plt>
   19cd8:	ldr	r3, [r4]
   19cdc:	mov	r2, #36	; 0x24
   19ce0:	mov	r1, #1
   19ce4:	ldr	r0, [pc, #540]	; 19f08 <error@@Base+0x2274>
   19ce8:	bl	10d70 <fwrite@plt>
   19cec:	ldr	r3, [r5]
   19cf0:	cmp	r3, #0
   19cf4:	bne	19e9c <error@@Base+0x2208>
   19cf8:	ldr	r3, [r4]
   19cfc:	mov	r2, #17
   19d00:	mov	r1, #1
   19d04:	ldr	r0, [pc, #512]	; 19f0c <error@@Base+0x2278>
   19d08:	bl	10d70 <fwrite@plt>
   19d0c:	ldr	r3, [r4]
   19d10:	mov	r2, #4
   19d14:	mov	r1, #1
   19d18:	ldr	r0, [pc, #496]	; 19f10 <error@@Base+0x227c>
   19d1c:	bl	10d70 <fwrite@plt>
   19d20:	ldr	r3, [r4]
   19d24:	mov	r2, #55	; 0x37
   19d28:	mov	r1, #1
   19d2c:	ldr	r0, [pc, #480]	; 19f14 <error@@Base+0x2280>
   19d30:	bl	10d70 <fwrite@plt>
   19d34:	ldr	r3, [r4]
   19d38:	mov	r2, #32
   19d3c:	mov	r1, #1
   19d40:	ldr	r0, [pc, #464]	; 19f18 <error@@Base+0x2284>
   19d44:	bl	10d70 <fwrite@plt>
   19d48:	ldr	r3, [r4]
   19d4c:	mov	r2, #14
   19d50:	mov	r1, #1
   19d54:	ldr	r0, [pc, #448]	; 19f1c <error@@Base+0x2288>
   19d58:	bl	10d70 <fwrite@plt>
   19d5c:	ldr	r3, [r4]
   19d60:	mov	r2, #19
   19d64:	mov	r1, #1
   19d68:	ldr	r0, [pc, #432]	; 19f20 <error@@Base+0x228c>
   19d6c:	bl	10d70 <fwrite@plt>
   19d70:	ldr	r3, [r4]
   19d74:	mov	r2, #13
   19d78:	mov	r1, #1
   19d7c:	ldr	r0, [pc, #368]	; 19ef4 <error@@Base+0x2260>
   19d80:	bl	10d70 <fwrite@plt>
   19d84:	ldr	r3, [r4]
   19d88:	mov	r2, #3
   19d8c:	mov	r1, #1
   19d90:	ldr	r0, [pc, #396]	; 19f24 <error@@Base+0x2290>
   19d94:	bl	10d70 <fwrite@plt>
   19d98:	ldr	r3, [r4]
   19d9c:	mov	r2, #30
   19da0:	mov	r1, #1
   19da4:	ldr	r0, [pc, #380]	; 19f28 <error@@Base+0x2294>
   19da8:	bl	10d70 <fwrite@plt>
   19dac:	ldr	r3, [r4]
   19db0:	mov	r2, #25
   19db4:	mov	r1, #1
   19db8:	ldr	r0, [pc, #364]	; 19f2c <error@@Base+0x2298>
   19dbc:	bl	10d70 <fwrite@plt>
   19dc0:	ldr	r3, [r5]
   19dc4:	cmp	r3, #0
   19dc8:	bne	19e5c <error@@Base+0x21c8>
   19dcc:	ldr	r0, [r6]
   19dd0:	ldr	r3, [pc, #344]	; 19f30 <error@@Base+0x229c>
   19dd4:	cmp	r0, #0
   19dd8:	ldr	r2, [pc, #340]	; 19f34 <error@@Base+0x22a0>
   19ddc:	ldr	r1, [pc, #340]	; 19f38 <error@@Base+0x22a4>
   19de0:	moveq	r2, r3
   19de4:	ldr	r0, [r4]
   19de8:	bl	10df4 <fprintf@plt>
   19dec:	ldr	r3, [r4]
   19df0:	mov	r2, #28
   19df4:	mov	r1, #1
   19df8:	ldr	r0, [pc, #316]	; 19f3c <error@@Base+0x22a8>
   19dfc:	bl	10d70 <fwrite@plt>
   19e00:	ldr	r3, [r4]
   19e04:	mov	r2, #2
   19e08:	mov	r1, #1
   19e0c:	ldr	r0, [pc, #300]	; 19f40 <error@@Base+0x22ac>
   19e10:	pop	{r4, r5, r6, r7, r8, lr}
   19e14:	b	10d70 <fwrite@plt>
   19e18:	bl	199b8 <error@@Base+0x1d24>
   19e1c:	cmp	r4, #0
   19e20:	popne	{r4, r5, r6, r7, r8, pc}
   19e24:	b	19b60 <error@@Base+0x1ecc>
   19e28:	mov	r2, #27
   19e2c:	mov	r1, #1
   19e30:	ldr	r0, [pc, #268]	; 19f44 <error@@Base+0x22b0>
   19e34:	bl	10d70 <fwrite@plt>
   19e38:	b	19d0c <error@@Base+0x2078>
   19e3c:	ldr	r3, [r4]
   19e40:	b	19c58 <error@@Base+0x1fc4>
   19e44:	ldr	r3, [r4]
   19e48:	mov	r2, #30
   19e4c:	mov	r1, #1
   19e50:	ldr	r0, [pc, #240]	; 19f48 <error@@Base+0x22b4>
   19e54:	bl	10d70 <fwrite@plt>
   19e58:	b	19be4 <error@@Base+0x1f50>
   19e5c:	ldr	r3, [r4]
   19e60:	mov	r2, #32
   19e64:	mov	r1, #1
   19e68:	ldr	r0, [pc, #220]	; 19f4c <error@@Base+0x22b8>
   19e6c:	bl	10d70 <fwrite@plt>
   19e70:	b	19dcc <error@@Base+0x2138>
   19e74:	mov	r2, #24
   19e78:	mov	r1, #1
   19e7c:	ldr	r0, [pc, #204]	; 19f50 <error@@Base+0x22bc>
   19e80:	bl	10d70 <fwrite@plt>
   19e84:	ldr	r3, [r4]
   19e88:	mov	r2, #59	; 0x3b
   19e8c:	mov	r1, #1
   19e90:	ldr	r0, [pc, #188]	; 19f54 <error@@Base+0x22c0>
   19e94:	bl	10d70 <fwrite@plt>
   19e98:	b	19c68 <error@@Base+0x1fd4>
   19e9c:	ldr	r3, [r4]
   19ea0:	mov	r2, #35	; 0x23
   19ea4:	mov	r1, #1
   19ea8:	ldr	r0, [pc, #168]	; 19f58 <error@@Base+0x22c4>
   19eac:	bl	10d70 <fwrite@plt>
   19eb0:	b	19cf8 <error@@Base+0x2064>
   19eb4:	andeq	r1, r3, r0, asr #6
   19eb8:	andeq	r1, r3, ip, lsl r3
   19ebc:	andeq	r1, r3, r8, ror #14
   19ec0:	andeq	r1, r3, r0, ror #1
   19ec4:	andeq	pc, r1, r0, lsr r6	; <UNPREDICTABLE>
   19ec8:	andeq	r1, r3, r8, lsr r3
   19ecc:	andeq	pc, r1, r0, asr #12
   19ed0:	andeq	pc, r1, r8, asr r6	; <UNPREDICTABLE>
   19ed4:	andeq	pc, r1, r4, lsl pc	; <UNPREDICTABLE>
   19ed8:	andeq	pc, r1, r4, ror r6	; <UNPREDICTABLE>
   19edc:	andeq	r1, r3, ip, lsr #6
   19ee0:	muleq	r1, r4, r6
   19ee4:			; <UNDEFINED> instruction: 0x0001f6b0
   19ee8:	andeq	pc, r1, r4, asr #13
   19eec:	andeq	r1, r3, r8, lsr #6
   19ef0:	andeq	pc, r1, r0, lsr r7	; <UNPREDICTABLE>
   19ef4:	andeq	pc, r1, r4, asr r7	; <UNPREDICTABLE>
   19ef8:	andeq	pc, r1, r4, ror #14
   19efc:	andeq	pc, r1, r8, ror r7	; <UNPREDICTABLE>
   19f00:	muleq	r1, r0, r7
   19f04:	andeq	pc, r1, r8, lsr #15
   19f08:	andeq	pc, r1, ip, asr #15
   19f0c:	andeq	pc, r1, r8, lsl r8	; <UNPREDICTABLE>
   19f10:	andeq	lr, r1, r0, lsr #4
   19f14:	andeq	pc, r1, r8, asr #16
   19f18:	andeq	pc, r1, r0, lsl #17
   19f1c:	andeq	pc, r1, r4, lsr #17
   19f20:			; <UNDEFINED> instruction: 0x0001f8b4
   19f24:	andeq	r0, r2, r4, ror #19
   19f28:	andeq	pc, r1, r8, asr #17
   19f2c:	andeq	pc, r1, r8, ror #17
   19f30:	andeq	lr, r1, r0, ror #28
   19f34:	andeq	lr, r1, r4, asr lr
   19f38:	andeq	pc, r1, r4, lsl #18
   19f3c:	andeq	pc, r1, ip, lsr #18
   19f40:	ldrdeq	r0, [r2], -r8
   19f44:	andeq	pc, r1, ip, lsr #16
   19f48:	muleq	r1, ip, r1
   19f4c:	ldrdeq	pc, [r1], -r8
   19f50:	ldrdeq	pc, [r1], -r8
   19f54:	strdeq	pc, [r1], -r4
   19f58:	strdeq	pc, [r1], -r4
   19f5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19f60:	mov	r9, r0
   19f64:	ldr	r8, [pc, #2404]	; 1a8d0 <error@@Base+0x2c3c>
   19f68:	ldr	r3, [pc, #2404]	; 1a8d4 <error@@Base+0x2c40>
   19f6c:	sub	sp, sp, #20
   19f70:	ldr	r0, [r8]
   19f74:	ldr	r3, [r3]
   19f78:	mov	r7, r1
   19f7c:	orrs	r3, r0, r3
   19f80:	mov	r5, r2
   19f84:	beq	19fe8 <error@@Base+0x2354>
   19f88:	ldr	r3, [pc, #2376]	; 1a8d8 <error@@Base+0x2c44>
   19f8c:	ldr	r4, [pc, #2376]	; 1a8dc <error@@Base+0x2c48>
   19f90:	cmp	r2, #0
   19f94:	ldr	r6, [pc, #2372]	; 1a8e0 <error@@Base+0x2c4c>
   19f98:	moveq	r6, r3
   19f9c:	mov	r2, r6
   19fa0:	ldr	r1, [pc, #2364]	; 1a8e4 <error@@Base+0x2c50>
   19fa4:	ldr	r0, [r4]
   19fa8:	bl	10df4 <fprintf@plt>
   19fac:	ldr	r3, [r4]
   19fb0:	mov	r2, #36	; 0x24
   19fb4:	mov	r1, #1
   19fb8:	ldr	r0, [pc, #2344]	; 1a8e8 <error@@Base+0x2c54>
   19fbc:	bl	10d70 <fwrite@plt>
   19fc0:	ldr	r3, [pc, #2340]	; 1a8ec <error@@Base+0x2c58>
   19fc4:	ldr	r3, [r3]
   19fc8:	cmp	r3, #0
   19fcc:	beq	1a5bc <error@@Base+0x2928>
   19fd0:	ldr	r3, [pc, #2328]	; 1a8f0 <error@@Base+0x2c5c>
   19fd4:	ldr	r3, [r3]
   19fd8:	cmp	r3, #0
   19fdc:	bne	1a508 <error@@Base+0x2874>
   19fe0:	mov	r0, r5
   19fe4:	bl	19b40 <error@@Base+0x1eac>
   19fe8:	cmp	r5, #0
   19fec:	bne	1a4dc <error@@Base+0x2848>
   19ff0:	ldr	fp, [pc, #2300]	; 1a8f4 <error@@Base+0x2c60>
   19ff4:	ldr	r0, [pc, #2300]	; 1a8f8 <error@@Base+0x2c64>
   19ff8:	bl	18c70 <error@@Base+0xfdc>
   19ffc:	ldr	r3, [fp]
   1a000:	cmp	r3, #0
   1a004:	bne	1a4ec <error@@Base+0x2858>
   1a008:	ldr	r4, [pc, #2252]	; 1a8dc <error@@Base+0x2c48>
   1a00c:	mov	r2, #23
   1a010:	mov	r1, #1
   1a014:	ldr	r3, [r4]
   1a018:	ldr	r0, [pc, #2268]	; 1a8fc <error@@Base+0x2c68>
   1a01c:	bl	10d70 <fwrite@plt>
   1a020:	ldr	r3, [r4]
   1a024:	mov	r2, #11
   1a028:	mov	r1, #1
   1a02c:	ldr	r0, [pc, #2252]	; 1a900 <error@@Base+0x2c6c>
   1a030:	bl	10d70 <fwrite@plt>
   1a034:	ldr	r3, [r4]
   1a038:	mov	r2, #14
   1a03c:	mov	r1, #1
   1a040:	ldr	r0, [pc, #2236]	; 1a904 <error@@Base+0x2c70>
   1a044:	bl	10d70 <fwrite@plt>
   1a048:	ldr	r3, [r4]
   1a04c:	mov	r2, #2
   1a050:	mov	r1, #1
   1a054:	ldr	r0, [pc, #2220]	; 1a908 <error@@Base+0x2c74>
   1a058:	bl	10d70 <fwrite@plt>
   1a05c:	ldr	r3, [r8]
   1a060:	cmp	r3, #0
   1a064:	bne	1a5e4 <error@@Base+0x2950>
   1a068:	ldr	r2, [pc, #2172]	; 1a8ec <error@@Base+0x2c58>
   1a06c:	ldr	r3, [r4]
   1a070:	ldr	r2, [r2]
   1a074:	cmp	r2, #0
   1a078:	beq	1a88c <error@@Base+0x2bf8>
   1a07c:	cmp	r7, #0
   1a080:	bne	1a860 <error@@Base+0x2bcc>
   1a084:	mov	r2, #12
   1a088:	mov	r1, #1
   1a08c:	ldr	r0, [pc, #2168]	; 1a90c <error@@Base+0x2c78>
   1a090:	bl	10d70 <fwrite@plt>
   1a094:	ldr	r3, [r4]
   1a098:	mov	r2, #8
   1a09c:	mov	r1, #1
   1a0a0:	ldr	r0, [pc, #2152]	; 1a910 <error@@Base+0x2c7c>
   1a0a4:	bl	10d70 <fwrite@plt>
   1a0a8:	ldr	r3, [r4]
   1a0ac:	mov	r2, #28
   1a0b0:	mov	r1, #1
   1a0b4:	ldr	r0, [pc, #2136]	; 1a914 <error@@Base+0x2c80>
   1a0b8:	bl	10d70 <fwrite@plt>
   1a0bc:	ldr	sl, [pc, #2092]	; 1a8f0 <error@@Base+0x2c5c>
   1a0c0:	ldr	r2, [pc, #2128]	; 1a918 <error@@Base+0x2c84>
   1a0c4:	ldr	r3, [sl]
   1a0c8:	ldr	r2, [r2]
   1a0cc:	tst	r2, r3
   1a0d0:	bne	1a848 <error@@Base+0x2bb4>
   1a0d4:	ldr	r3, [r4]
   1a0d8:	mov	r2, #33	; 0x21
   1a0dc:	mov	r1, #1
   1a0e0:	ldr	r0, [pc, #2100]	; 1a91c <error@@Base+0x2c88>
   1a0e4:	bl	10d70 <fwrite@plt>
   1a0e8:	ldr	r3, [r4]
   1a0ec:	mov	r2, #31
   1a0f0:	mov	r1, #1
   1a0f4:	ldr	r0, [pc, #2084]	; 1a920 <error@@Base+0x2c8c>
   1a0f8:	bl	10d70 <fwrite@plt>
   1a0fc:	ldr	r3, [r4]
   1a100:	mov	r2, #29
   1a104:	mov	r1, #1
   1a108:	ldr	r0, [pc, #2068]	; 1a924 <error@@Base+0x2c90>
   1a10c:	bl	10d70 <fwrite@plt>
   1a110:	ldr	r3, [r4]
   1a114:	mov	r2, #15
   1a118:	mov	r1, #1
   1a11c:	ldr	r0, [pc, #2052]	; 1a928 <error@@Base+0x2c94>
   1a120:	bl	10d70 <fwrite@plt>
   1a124:	cmp	r7, #0
   1a128:	beq	1a820 <error@@Base+0x2b8c>
   1a12c:	ldr	r3, [sl]
   1a130:	ldr	r1, [r4]
   1a134:	cmp	r3, #0
   1a138:	bne	1a804 <error@@Base+0x2b70>
   1a13c:	ldr	r3, [pc, #2024]	; 1a92c <error@@Base+0x2c98>
   1a140:	mov	r0, #10
   1a144:	mov	r5, r3
   1a148:	str	r3, [sp, #12]
   1a14c:	bl	10e78 <fputc@plt>
   1a150:	ldr	r3, [r4]
   1a154:	mov	r2, #19
   1a158:	mov	r1, #1
   1a15c:	ldr	r0, [pc, #1996]	; 1a930 <error@@Base+0x2c9c>
   1a160:	bl	10d70 <fwrite@plt>
   1a164:	ldr	r3, [r5]
   1a168:	cmp	r3, #0
   1a16c:	bne	1a7f4 <error@@Base+0x2b60>
   1a170:	ldr	r3, [r4]
   1a174:	mov	r2, #49	; 0x31
   1a178:	mov	r1, #1
   1a17c:	ldr	r0, [pc, #1968]	; 1a934 <error@@Base+0x2ca0>
   1a180:	bl	10d70 <fwrite@plt>
   1a184:	ldr	ip, [pc, #1964]	; 1a938 <error@@Base+0x2ca4>
   1a188:	ldr	r5, [pc, #1964]	; 1a93c <error@@Base+0x2ca8>
   1a18c:	ldm	ip!, {r0, r1, r2, r3}
   1a190:	str	r0, [r5]
   1a194:	str	r1, [r5, #4]
   1a198:	ldm	ip!, {r0, r1}
   1a19c:	str	r3, [r5, #12]
   1a1a0:	str	r2, [r5, #8]
   1a1a4:	ldrh	r3, [ip]
   1a1a8:	str	r0, [r5, #16]
   1a1ac:	str	r1, [r5, #20]
   1a1b0:	ldr	r0, [pc, #1928]	; 1a940 <error@@Base+0x2cac>
   1a1b4:	strh	r3, [r5, #24]
   1a1b8:	bl	18278 <error@@Base+0x5e4>
   1a1bc:	ldr	r3, [r4]
   1a1c0:	mov	r2, #57	; 0x39
   1a1c4:	mov	r1, #1
   1a1c8:	ldr	r0, [pc, #1908]	; 1a944 <error@@Base+0x2cb0>
   1a1cc:	bl	10d70 <fwrite@plt>
   1a1d0:	ldr	ip, [pc, #1904]	; 1a948 <error@@Base+0x2cb4>
   1a1d4:	ldm	ip!, {r0, r1, r2, r3}
   1a1d8:	str	r0, [r5]
   1a1dc:	str	r1, [r5, #4]
   1a1e0:	ldm	ip!, {r0, r1}
   1a1e4:	str	r3, [r5, #12]
   1a1e8:	str	r2, [r5, #8]
   1a1ec:	ldrh	r3, [ip]
   1a1f0:	str	r0, [r5, #16]
   1a1f4:	str	r1, [r5, #20]
   1a1f8:	ldr	r0, [pc, #1856]	; 1a940 <error@@Base+0x2cac>
   1a1fc:	strh	r3, [r5, #24]
   1a200:	bl	18278 <error@@Base+0x5e4>
   1a204:	ldr	r3, [r4]
   1a208:	mov	r2, #4
   1a20c:	mov	r1, #1
   1a210:	ldr	r0, [pc, #1844]	; 1a94c <error@@Base+0x2cb8>
   1a214:	bl	10d70 <fwrite@plt>
   1a218:	ldr	r3, [r4]
   1a21c:	mov	r2, #39	; 0x27
   1a220:	mov	r1, #1
   1a224:	ldr	r0, [pc, #1828]	; 1a950 <error@@Base+0x2cbc>
   1a228:	bl	10d70 <fwrite@plt>
   1a22c:	ldr	r3, [r4]
   1a230:	mov	r2, #58	; 0x3a
   1a234:	mov	r1, #1
   1a238:	ldr	r0, [pc, #1812]	; 1a954 <error@@Base+0x2cc0>
   1a23c:	bl	10d70 <fwrite@plt>
   1a240:	ldr	ip, [pc, #1808]	; 1a958 <error@@Base+0x2cc4>
   1a244:	ldm	ip!, {r0, r1, r2, r3}
   1a248:	str	r0, [r5]
   1a24c:	str	r1, [r5, #4]
   1a250:	str	r2, [r5, #8]
   1a254:	ldm	ip!, {r0, r1, r2}
   1a258:	str	r3, [r5, #12]
   1a25c:	ldrh	lr, [ip]
   1a260:	ldrb	r3, [ip, #2]
   1a264:	str	r0, [r5, #16]
   1a268:	strh	lr, [r5, #28]
   1a26c:	ldr	r0, [pc, #1768]	; 1a95c <error@@Base+0x2cc8>
   1a270:	str	r1, [r5, #20]
   1a274:	str	r2, [r5, #24]
   1a278:	strb	r3, [r5, #30]
   1a27c:	bl	18278 <error@@Base+0x5e4>
   1a280:	ldr	r3, [r4]
   1a284:	mov	r2, #13
   1a288:	mov	r1, #1
   1a28c:	ldr	r0, [pc, #1740]	; 1a960 <error@@Base+0x2ccc>
   1a290:	bl	10d70 <fwrite@plt>
   1a294:	ldr	r3, [r4]
   1a298:	mov	r2, #5
   1a29c:	mov	r1, #1
   1a2a0:	ldr	r0, [pc, #1724]	; 1a964 <error@@Base+0x2cd0>
   1a2a4:	bl	10d70 <fwrite@plt>
   1a2a8:	ldr	r3, [r4]
   1a2ac:	mov	r2, #4
   1a2b0:	mov	r1, #1
   1a2b4:	ldr	r0, [pc, #1680]	; 1a94c <error@@Base+0x2cb8>
   1a2b8:	bl	10d70 <fwrite@plt>
   1a2bc:	ldr	r3, [sl]
   1a2c0:	cmp	r3, #0
   1a2c4:	bne	1a7dc <error@@Base+0x2b48>
   1a2c8:	ldr	r2, [pc, #1688]	; 1a968 <error@@Base+0x2cd4>
   1a2cc:	ldr	r1, [pc, #1688]	; 1a96c <error@@Base+0x2cd8>
   1a2d0:	ldr	r0, [r4]
   1a2d4:	bl	10df4 <fprintf@plt>
   1a2d8:	ldr	ip, [pc, #1680]	; 1a970 <error@@Base+0x2cdc>
   1a2dc:	ldm	ip!, {r0, r1, r2, r3}
   1a2e0:	str	r0, [r5]
   1a2e4:	str	r1, [r5, #4]
   1a2e8:	str	r2, [r5, #8]
   1a2ec:	ldm	ip!, {r0, r1, r2}
   1a2f0:	str	r3, [r5, #12]
   1a2f4:	str	r0, [r5, #16]
   1a2f8:	str	r1, [r5, #20]
   1a2fc:	ldr	r0, [pc, #1596]	; 1a940 <error@@Base+0x2cac>
   1a300:	str	r2, [r5, #24]
   1a304:	bl	18278 <error@@Base+0x5e4>
   1a308:	ldr	r3, [r4]
   1a30c:	mov	r2, #12
   1a310:	mov	r1, #1
   1a314:	ldr	r0, [pc, #1624]	; 1a974 <error@@Base+0x2ce0>
   1a318:	bl	10d70 <fwrite@plt>
   1a31c:	ldr	r3, [r4]
   1a320:	mov	r2, #4
   1a324:	mov	r1, #1
   1a328:	ldr	r0, [pc, #1564]	; 1a94c <error@@Base+0x2cb8>
   1a32c:	bl	10d70 <fwrite@plt>
   1a330:	ldr	r3, [r4]
   1a334:	mov	r2, #13
   1a338:	mov	r1, #1
   1a33c:	ldr	r0, [pc, #1588]	; 1a978 <error@@Base+0x2ce4>
   1a340:	bl	10d70 <fwrite@plt>
   1a344:	ldr	r3, [r4]
   1a348:	mov	r2, #28
   1a34c:	mov	r1, #1
   1a350:	ldr	r0, [pc, #1572]	; 1a97c <error@@Base+0x2ce8>
   1a354:	bl	10d70 <fwrite@plt>
   1a358:	ldr	r3, [pc, #1568]	; 1a980 <error@@Base+0x2cec>
   1a35c:	ldr	r7, [r3]
   1a360:	cmp	r7, #0
   1a364:	bne	1a378 <error@@Base+0x26e4>
   1a368:	b	1a42c <error@@Base+0x2798>
   1a36c:	ldr	r7, [r7, #4]
   1a370:	cmp	r7, #0
   1a374:	beq	1a42c <error@@Base+0x2798>
   1a378:	ldr	r6, [r7]
   1a37c:	ldr	r3, [r6, #4]
   1a380:	cmp	r3, #5
   1a384:	bne	1a36c <error@@Base+0x26d8>
   1a388:	ldr	r5, [r6, #12]
   1a38c:	cmp	r5, #0
   1a390:	beq	1a36c <error@@Base+0x26d8>
   1a394:	ldr	r2, [r5]
   1a398:	ldr	r3, [r6]
   1a39c:	ldr	r1, [pc, #1504]	; 1a984 <error@@Base+0x2cf0>
   1a3a0:	str	r2, [sp]
   1a3a4:	ldr	r0, [r4]
   1a3a8:	ldr	r2, [pc, #1464]	; 1a968 <error@@Base+0x2cd4>
   1a3ac:	bl	10df4 <fprintf@plt>
   1a3b0:	ldr	r1, [r5, #4]
   1a3b4:	ldr	r0, [r6]
   1a3b8:	bl	17be8 <close@plt+0x6d1c>
   1a3bc:	ldr	r3, [r4]
   1a3c0:	mov	r2, #8
   1a3c4:	mov	r1, #1
   1a3c8:	ldr	r0, [pc, #1464]	; 1a988 <error@@Base+0x2cf4>
   1a3cc:	bl	10d70 <fwrite@plt>
   1a3d0:	ldr	r3, [r5]
   1a3d4:	ldr	r2, [r6]
   1a3d8:	ldr	r1, [pc, #1452]	; 1a98c <error@@Base+0x2cf8>
   1a3dc:	ldr	r0, [pc, #1368]	; 1a93c <error@@Base+0x2ca8>
   1a3e0:	bl	10e84 <sprintf@plt>
   1a3e4:	ldr	r0, [pc, #1364]	; 1a940 <error@@Base+0x2cac>
   1a3e8:	bl	18278 <error@@Base+0x5e4>
   1a3ec:	ldr	r3, [r4]
   1a3f0:	mov	r2, #12
   1a3f4:	mov	r1, #1
   1a3f8:	ldr	r0, [pc, #1396]	; 1a974 <error@@Base+0x2ce0>
   1a3fc:	bl	10d70 <fwrite@plt>
   1a400:	ldr	r3, [r4]
   1a404:	mov	r2, #4
   1a408:	mov	r1, #1
   1a40c:	ldr	r0, [pc, #1336]	; 1a94c <error@@Base+0x2cb8>
   1a410:	bl	10d70 <fwrite@plt>
   1a414:	ldr	r5, [r5, #12]
   1a418:	cmp	r5, #0
   1a41c:	bne	1a394 <error@@Base+0x2700>
   1a420:	ldr	r7, [r7, #4]
   1a424:	cmp	r7, #0
   1a428:	bne	1a378 <error@@Base+0x26e4>
   1a42c:	ldr	r2, [sl]
   1a430:	ldr	r3, [r4]
   1a434:	cmp	r2, #0
   1a438:	bne	1a77c <error@@Base+0x2ae8>
   1a43c:	mov	r2, #13
   1a440:	mov	r1, #1
   1a444:	ldr	r0, [pc, #1348]	; 1a990 <error@@Base+0x2cfc>
   1a448:	bl	10d70 <fwrite@plt>
   1a44c:	ldr	r3, [r4]
   1a450:	mov	r2, #11
   1a454:	mov	r1, #1
   1a458:	ldr	r0, [pc, #1332]	; 1a994 <error@@Base+0x2d00>
   1a45c:	bl	10d70 <fwrite@plt>
   1a460:	ldr	r3, [r4]
   1a464:	mov	r2, #19
   1a468:	mov	r1, #1
   1a46c:	ldr	r0, [pc, #1316]	; 1a998 <error@@Base+0x2d04>
   1a470:	bl	10d70 <fwrite@plt>
   1a474:	ldr	r3, [r4]
   1a478:	mov	r2, #3
   1a47c:	mov	r1, #1
   1a480:	ldr	r0, [pc, #1300]	; 1a99c <error@@Base+0x2d08>
   1a484:	bl	10d70 <fwrite@plt>
   1a488:	ldr	r3, [r4]
   1a48c:	mov	r2, #8
   1a490:	mov	r1, #1
   1a494:	ldr	r0, [pc, #1284]	; 1a9a0 <error@@Base+0x2d0c>
   1a498:	bl	10d70 <fwrite@plt>
   1a49c:	mov	r0, r9
   1a4a0:	bl	1842c <error@@Base+0x798>
   1a4a4:	ldr	r3, [r4]
   1a4a8:	mov	r2, #3
   1a4ac:	mov	r1, #1
   1a4b0:	ldr	r0, [pc, #1252]	; 1a99c <error@@Base+0x2d08>
   1a4b4:	bl	10d70 <fwrite@plt>
   1a4b8:	ldr	r3, [sp, #12]
   1a4bc:	ldr	r3, [r3]
   1a4c0:	cmp	r3, #0
   1a4c4:	beq	1a4d4 <error@@Base+0x2840>
   1a4c8:	ldr	r3, [r8]
   1a4cc:	cmp	r3, #0
   1a4d0:	beq	1a8bc <error@@Base+0x2c28>
   1a4d4:	add	sp, sp, #20
   1a4d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a4dc:	mov	r0, #0
   1a4e0:	add	sp, sp, #20
   1a4e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a4e8:	b	18c70 <error@@Base+0xfdc>
   1a4ec:	ldr	r4, [pc, #1000]	; 1a8dc <error@@Base+0x2c48>
   1a4f0:	mov	r2, #34	; 0x22
   1a4f4:	mov	r1, #1
   1a4f8:	ldr	r3, [r4]
   1a4fc:	ldr	r0, [pc, #1184]	; 1a9a4 <error@@Base+0x2d10>
   1a500:	bl	10d70 <fwrite@plt>
   1a504:	b	1a048 <error@@Base+0x23b4>
   1a508:	ldr	r3, [r4]
   1a50c:	mov	r2, #46	; 0x2e
   1a510:	mov	r1, #1
   1a514:	ldr	r0, [pc, #1164]	; 1a9a8 <error@@Base+0x2d14>
   1a518:	bl	10d70 <fwrite@plt>
   1a51c:	ldr	r3, [r4]
   1a520:	mov	r2, #16
   1a524:	mov	r1, #1
   1a528:	ldr	r0, [pc, #1148]	; 1a9ac <error@@Base+0x2d18>
   1a52c:	bl	10d70 <fwrite@plt>
   1a530:	ldr	r3, [r4]
   1a534:	mov	r2, #18
   1a538:	mov	r1, #1
   1a53c:	ldr	r0, [pc, #1132]	; 1a9b0 <error@@Base+0x2d1c>
   1a540:	bl	10d70 <fwrite@plt>
   1a544:	ldr	r3, [r4]
   1a548:	mov	r2, #20
   1a54c:	mov	r1, #1
   1a550:	ldr	r0, [pc, #1116]	; 1a9b4 <error@@Base+0x2d20>
   1a554:	bl	10d70 <fwrite@plt>
   1a558:	ldr	r3, [r4]
   1a55c:	mov	r2, #32
   1a560:	mov	r1, #1
   1a564:	ldr	r0, [pc, #1100]	; 1a9b8 <error@@Base+0x2d24>
   1a568:	bl	10d70 <fwrite@plt>
   1a56c:	ldr	r3, [r4]
   1a570:	mov	r2, #39	; 0x27
   1a574:	mov	r1, #1
   1a578:	ldr	r0, [pc, #1084]	; 1a9bc <error@@Base+0x2d28>
   1a57c:	bl	10d70 <fwrite@plt>
   1a580:	ldr	r3, [pc, #912]	; 1a918 <error@@Base+0x2c84>
   1a584:	ldr	r3, [r3]
   1a588:	cmp	r3, #0
   1a58c:	beq	19fe0 <error@@Base+0x234c>
   1a590:	ldr	r3, [r4]
   1a594:	mov	r2, #23
   1a598:	mov	r1, #1
   1a59c:	ldr	r0, [pc, #1052]	; 1a9c0 <error@@Base+0x2d2c>
   1a5a0:	bl	10d70 <fwrite@plt>
   1a5a4:	ldr	r3, [r4]
   1a5a8:	mov	r2, #45	; 0x2d
   1a5ac:	mov	r1, #1
   1a5b0:	ldr	r0, [pc, #1036]	; 1a9c4 <error@@Base+0x2d30>
   1a5b4:	bl	10d70 <fwrite@plt>
   1a5b8:	b	19fe0 <error@@Base+0x234c>
   1a5bc:	mov	r2, r6
   1a5c0:	ldr	r1, [pc, #1024]	; 1a9c8 <error@@Base+0x2d34>
   1a5c4:	ldr	r0, [r4]
   1a5c8:	bl	10df4 <fprintf@plt>
   1a5cc:	ldr	r3, [r4]
   1a5d0:	mov	r2, #37	; 0x25
   1a5d4:	mov	r1, #1
   1a5d8:	ldr	r0, [pc, #1004]	; 1a9cc <error@@Base+0x2d38>
   1a5dc:	bl	10d70 <fwrite@plt>
   1a5e0:	b	19fd0 <error@@Base+0x233c>
   1a5e4:	ldr	r2, [pc, #892]	; 1a968 <error@@Base+0x2cd4>
   1a5e8:	ldr	r1, [pc, #992]	; 1a9d0 <error@@Base+0x2d3c>
   1a5ec:	ldr	r0, [r4]
   1a5f0:	bl	10df4 <fprintf@plt>
   1a5f4:	ldr	r3, [r4]
   1a5f8:	mov	r2, #11
   1a5fc:	mov	r1, #1
   1a600:	ldr	r0, [pc, #972]	; 1a9d4 <error@@Base+0x2d40>
   1a604:	bl	10d70 <fwrite@plt>
   1a608:	ldr	r3, [r4]
   1a60c:	mov	r2, #12
   1a610:	mov	r1, #1
   1a614:	ldr	r0, [pc, #956]	; 1a9d8 <error@@Base+0x2d44>
   1a618:	bl	10d70 <fwrite@plt>
   1a61c:	ldr	r3, [r4]
   1a620:	mov	r2, #27
   1a624:	mov	r1, #1
   1a628:	ldr	r0, [pc, #940]	; 1a9dc <error@@Base+0x2d48>
   1a62c:	bl	10d70 <fwrite@plt>
   1a630:	ldr	r3, [r4]
   1a634:	mov	r2, #29
   1a638:	mov	r1, #1
   1a63c:	ldr	r0, [pc, #924]	; 1a9e0 <error@@Base+0x2d4c>
   1a640:	bl	10d70 <fwrite@plt>
   1a644:	ldr	r1, [r4]
   1a648:	mov	r0, #10
   1a64c:	bl	10e78 <fputc@plt>
   1a650:	ldr	r3, [r4]
   1a654:	mov	r2, #64	; 0x40
   1a658:	mov	r1, #1
   1a65c:	ldr	r0, [pc, #896]	; 1a9e4 <error@@Base+0x2d50>
   1a660:	bl	10d70 <fwrite@plt>
   1a664:	ldr	r3, [r4]
   1a668:	mov	r2, #29
   1a66c:	mov	r1, #1
   1a670:	ldr	r0, [pc, #880]	; 1a9e8 <error@@Base+0x2d54>
   1a674:	bl	10d70 <fwrite@plt>
   1a678:	ldr	r3, [r4]
   1a67c:	mov	r2, #35	; 0x23
   1a680:	mov	r1, #1
   1a684:	ldr	r0, [pc, #864]	; 1a9ec <error@@Base+0x2d58>
   1a688:	bl	10d70 <fwrite@plt>
   1a68c:	ldr	r3, [r4]
   1a690:	mov	r2, #13
   1a694:	mov	r1, #1
   1a698:	ldr	r0, [pc, #848]	; 1a9f0 <error@@Base+0x2d5c>
   1a69c:	bl	10d70 <fwrite@plt>
   1a6a0:	ldr	r3, [r4]
   1a6a4:	mov	r2, #42	; 0x2a
   1a6a8:	mov	r1, #1
   1a6ac:	ldr	r0, [pc, #832]	; 1a9f4 <error@@Base+0x2d60>
   1a6b0:	bl	10d70 <fwrite@plt>
   1a6b4:	ldr	r3, [r4]
   1a6b8:	mov	r2, #40	; 0x28
   1a6bc:	mov	r1, #1
   1a6c0:	ldr	r0, [pc, #816]	; 1a9f8 <error@@Base+0x2d64>
   1a6c4:	bl	10d70 <fwrite@plt>
   1a6c8:	ldr	r3, [r4]
   1a6cc:	mov	r2, #13
   1a6d0:	mov	r1, #1
   1a6d4:	ldr	r0, [pc, #788]	; 1a9f0 <error@@Base+0x2d5c>
   1a6d8:	bl	10d70 <fwrite@plt>
   1a6dc:	ldr	r3, [r4]
   1a6e0:	mov	r2, #12
   1a6e4:	mov	r1, #1
   1a6e8:	ldr	r0, [pc, #780]	; 1a9fc <error@@Base+0x2d68>
   1a6ec:	bl	10d70 <fwrite@plt>
   1a6f0:	ldr	r3, [r4]
   1a6f4:	mov	r2, #19
   1a6f8:	mov	r1, #1
   1a6fc:	ldr	r0, [pc, #556]	; 1a930 <error@@Base+0x2c9c>
   1a700:	bl	10d70 <fwrite@plt>
   1a704:	ldr	r3, [r4]
   1a708:	mov	r2, #13
   1a70c:	mov	r1, #1
   1a710:	ldr	r0, [pc, #744]	; 1aa00 <error@@Base+0x2d6c>
   1a714:	bl	10d70 <fwrite@plt>
   1a718:	ldr	r1, [pc, #740]	; 1aa04 <error@@Base+0x2d70>
   1a71c:	mov	r0, r9
   1a720:	bl	1820c <error@@Base+0x578>
   1a724:	ldr	r3, [r4]
   1a728:	mov	r2, #10
   1a72c:	mov	r1, #1
   1a730:	ldr	r0, [pc, #720]	; 1aa08 <error@@Base+0x2d74>
   1a734:	bl	10d70 <fwrite@plt>
   1a738:	mov	r0, r9
   1a73c:	bl	1842c <error@@Base+0x798>
   1a740:	ldr	r3, [r4]
   1a744:	mov	r2, #22
   1a748:	mov	r1, #1
   1a74c:	ldr	r0, [pc, #696]	; 1aa0c <error@@Base+0x2d78>
   1a750:	bl	10d70 <fwrite@plt>
   1a754:	ldr	r0, [pc, #680]	; 1aa04 <error@@Base+0x2d70>
   1a758:	bl	18174 <error@@Base+0x4e0>
   1a75c:	ldr	r3, [r4]
   1a760:	mov	r2, #3
   1a764:	mov	r1, #1
   1a768:	ldr	r0, [pc, #556]	; 1a99c <error@@Base+0x2d08>
   1a76c:	bl	10d70 <fwrite@plt>
   1a770:	ldr	r3, [pc, #436]	; 1a92c <error@@Base+0x2c98>
   1a774:	str	r3, [sp, #12]
   1a778:	b	1a4b8 <error@@Base+0x2824>
   1a77c:	mov	r2, #17
   1a780:	mov	r1, #1
   1a784:	ldr	r0, [pc, #644]	; 1aa10 <error@@Base+0x2d7c>
   1a788:	bl	10d70 <fwrite@plt>
   1a78c:	ldr	r0, [fp]
   1a790:	ldr	r3, [pc, #636]	; 1aa14 <error@@Base+0x2d80>
   1a794:	cmp	r0, #0
   1a798:	ldr	r2, [pc, #632]	; 1aa18 <error@@Base+0x2d84>
   1a79c:	ldr	r1, [pc, #632]	; 1aa1c <error@@Base+0x2d88>
   1a7a0:	moveq	r2, r3
   1a7a4:	ldr	r0, [r4]
   1a7a8:	bl	10df4 <fprintf@plt>
   1a7ac:	ldr	r3, [r4]
   1a7b0:	mov	r2, #36	; 0x24
   1a7b4:	mov	r1, #1
   1a7b8:	ldr	r0, [pc, #608]	; 1aa20 <error@@Base+0x2d8c>
   1a7bc:	bl	10d70 <fwrite@plt>
   1a7c0:	ldr	r3, [r4]
   1a7c4:	mov	r2, #4
   1a7c8:	mov	r1, #1
   1a7cc:	ldr	r0, [pc, #376]	; 1a94c <error@@Base+0x2cb8>
   1a7d0:	bl	10d70 <fwrite@plt>
   1a7d4:	ldr	r3, [r4]
   1a7d8:	b	1a43c <error@@Base+0x27a8>
   1a7dc:	ldr	r3, [r4]
   1a7e0:	mov	r2, #43	; 0x2b
   1a7e4:	mov	r1, #1
   1a7e8:	ldr	r0, [pc, #564]	; 1aa24 <error@@Base+0x2d90>
   1a7ec:	bl	10d70 <fwrite@plt>
   1a7f0:	b	1a2c8 <error@@Base+0x2634>
   1a7f4:	ldr	r1, [pc, #520]	; 1aa04 <error@@Base+0x2d70>
   1a7f8:	mov	r0, r9
   1a7fc:	bl	1820c <error@@Base+0x578>
   1a800:	b	1a170 <error@@Base+0x24dc>
   1a804:	mov	r3, r1
   1a808:	mov	r2, #15
   1a80c:	mov	r1, #1
   1a810:	ldr	r0, [pc, #528]	; 1aa28 <error@@Base+0x2d94>
   1a814:	bl	10d70 <fwrite@plt>
   1a818:	ldr	r1, [r4]
   1a81c:	b	1a13c <error@@Base+0x24a8>
   1a820:	ldr	r3, [r4]
   1a824:	mov	r2, #34	; 0x22
   1a828:	mov	r1, #1
   1a82c:	ldr	r0, [pc, #504]	; 1aa2c <error@@Base+0x2d98>
   1a830:	bl	10d70 <fwrite@plt>
   1a834:	ldr	r2, [pc, #300]	; 1a968 <error@@Base+0x2cd4>
   1a838:	ldr	r1, [pc, #496]	; 1aa30 <error@@Base+0x2d9c>
   1a83c:	ldr	r0, [r4]
   1a840:	bl	10df4 <fprintf@plt>
   1a844:	b	1a12c <error@@Base+0x2498>
   1a848:	ldr	r3, [r4]
   1a84c:	mov	r2, #51	; 0x33
   1a850:	mov	r1, #1
   1a854:	ldr	r0, [pc, #472]	; 1aa34 <error@@Base+0x2da0>
   1a858:	bl	10d70 <fwrite@plt>
   1a85c:	b	1a0d4 <error@@Base+0x2440>
   1a860:	mov	r0, r3
   1a864:	ldr	r2, [pc, #252]	; 1a968 <error@@Base+0x2cd4>
   1a868:	ldr	r1, [pc, #352]	; 1a9d0 <error@@Base+0x2d3c>
   1a86c:	bl	10df4 <fprintf@plt>
   1a870:	ldr	r3, [r4]
   1a874:	mov	r2, #33	; 0x21
   1a878:	mov	r1, #1
   1a87c:	ldr	r0, [pc, #436]	; 1aa38 <error@@Base+0x2da4>
   1a880:	bl	10d70 <fwrite@plt>
   1a884:	ldr	r3, [r4]
   1a888:	b	1a084 <error@@Base+0x23f0>
   1a88c:	mov	r0, r3
   1a890:	ldr	r2, [pc, #208]	; 1a968 <error@@Base+0x2cd4>
   1a894:	ldr	r1, [pc, #308]	; 1a9d0 <error@@Base+0x2d3c>
   1a898:	bl	10df4 <fprintf@plt>
   1a89c:	ldr	r1, [r4]
   1a8a0:	mov	r0, #10
   1a8a4:	bl	10e78 <fputc@plt>
   1a8a8:	ldr	r0, [pc, #396]	; 1aa3c <error@@Base+0x2da8>
   1a8ac:	bl	18174 <error@@Base+0x4e0>
   1a8b0:	ldr	r3, [pc, #116]	; 1a92c <error@@Base+0x2c98>
   1a8b4:	str	r3, [sp, #12]
   1a8b8:	b	1a4b8 <error@@Base+0x2824>
   1a8bc:	mov	r0, r9
   1a8c0:	ldr	r1, [pc, #372]	; 1aa3c <error@@Base+0x2da8>
   1a8c4:	add	sp, sp, #20
   1a8c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a8cc:	b	1820c <error@@Base+0x578>
   1a8d0:	andeq	r1, r3, ip, lsr r3
   1a8d4:	andeq	r1, r3, r8, lsr #6
   1a8d8:	andeq	pc, r1, ip, lsr pc	; <UNPREDICTABLE>
   1a8dc:	andeq	r1, r3, r8, ror #14
   1a8e0:	andeq	pc, r1, ip, asr #18
   1a8e4:	andeq	pc, r1, r4, asr r9	; <UNPREDICTABLE>
   1a8e8:	andeq	pc, r1, r8, ror #18
   1a8ec:	andeq	r1, r3, ip, lsr #6
   1a8f0:	andeq	r1, r3, ip, lsl r3
   1a8f4:	andeq	r1, r3, r0, ror #1
   1a8f8:	andeq	r0, r2, r4, lsl #2
   1a8fc:	strdeq	pc, [r1], -r4
   1a900:	andeq	pc, r1, ip, lsl #22
   1a904:	andeq	pc, r1, r8, lsl fp	; <UNPREDICTABLE>
   1a908:	andeq	pc, r1, r4, lsl pc	; <UNPREDICTABLE>
   1a90c:	andeq	pc, r1, ip, ror #25
   1a910:	andeq	lr, r1, r4, asr #32
   1a914:	strdeq	pc, [r1], -ip
   1a918:	andeq	r1, r3, r8, lsr r3
   1a91c:	andeq	pc, r1, r0, asr sp	; <UNPREDICTABLE>
   1a920:	andeq	pc, r1, r4, ror sp	; <UNPREDICTABLE>
   1a924:	muleq	r1, r4, sp
   1a928:			; <UNDEFINED> instruction: 0x0001fdb4
   1a92c:	andeq	r1, r3, r0, asr #6
   1a930:	andeq	pc, r1, r0, lsl #25
   1a934:	andeq	pc, r1, r8, lsl #28
   1a938:	andeq	pc, r1, ip, lsr lr	; <UNPREDICTABLE>
   1a93c:	andeq	r1, r3, ip, ror r7
   1a940:	andeq	pc, r1, r8, asr lr	; <UNPREDICTABLE>
   1a944:	andeq	pc, r1, ip, asr lr	; <UNPREDICTABLE>
   1a948:	muleq	r1, r8, lr
   1a94c:	andeq	lr, r1, r0, lsr #4
   1a950:			; <UNDEFINED> instruction: 0x0001feb4
   1a954:	ldrdeq	pc, [r1], -ip
   1a958:	andeq	pc, r1, r8, lsl pc	; <UNPREDICTABLE>
   1a95c:	andeq	pc, r1, r8, lsr pc	; <UNPREDICTABLE>
   1a960:	andeq	pc, r1, r0, asr #30
   1a964:	andeq	pc, r1, r4, lsr #16
   1a968:	andeq	r0, r2, r4, lsr r2
   1a96c:	andeq	pc, r1, ip, ror pc	; <UNPREDICTABLE>
   1a970:			; <UNDEFINED> instruction: 0x0001ffbc
   1a974:	ldrdeq	pc, [r1], -r8
   1a978:	andeq	pc, r1, r8, ror #31
   1a97c:	strdeq	pc, [r1], -r8
   1a980:	andeq	r1, r3, r8, ror r7
   1a984:	andeq	r0, r2, r8, lsl r0
   1a988:	andeq	r0, r2, r4, lsr r0
   1a98c:	andeq	r0, r2, r0, asr #32
   1a990:	andeq	r0, r2, r8, asr #1
   1a994:	ldrdeq	r0, [r2], -r8
   1a998:	andeq	r0, r2, r4, ror #1
   1a99c:	andeq	r0, r2, r4, ror #19
   1a9a0:	strdeq	r0, [r2], -r8
   1a9a4:	ldrdeq	pc, [r1], -r0
   1a9a8:	andeq	pc, r1, ip, asr #19
   1a9ac:	strdeq	pc, [r1], -ip
   1a9b0:	andeq	pc, r1, r0, lsl sl	; <UNPREDICTABLE>
   1a9b4:	andeq	pc, r1, r4, lsr #20
   1a9b8:	andeq	pc, r1, ip, lsr sl	; <UNPREDICTABLE>
   1a9bc:	andeq	pc, r1, r0, ror #20
   1a9c0:	andeq	pc, r1, r8, lsl #21
   1a9c4:	andeq	pc, r1, r0, lsr #21
   1a9c8:	muleq	r1, r0, r9
   1a9cc:	andeq	pc, r1, r4, lsr #19
   1a9d0:	andeq	pc, r1, r8, ror r0	; <UNPREDICTABLE>
   1a9d4:	andeq	pc, r1, r8, lsr #22
   1a9d8:	andeq	pc, r1, r4, lsr fp	; <UNPREDICTABLE>
   1a9dc:	andeq	pc, r1, r4, asr #22
   1a9e0:	andeq	pc, r1, r0, ror #22
   1a9e4:	andeq	pc, r1, r0, lsl #23
   1a9e8:	andeq	pc, r1, r4, asr #23
   1a9ec:	andeq	pc, r1, r4, ror #23
   1a9f0:	andeq	pc, r1, r8, lsl #24
   1a9f4:	andeq	pc, r1, r8, lsl ip	; <UNPREDICTABLE>
   1a9f8:	andeq	pc, r1, r4, asr #24
   1a9fc:	andeq	pc, r1, r0, ror ip	; <UNPREDICTABLE>
   1aa00:	muleq	r1, r4, ip
   1aa04:	andeq	lr, r1, r0, asr sl
   1aa08:	andeq	pc, r1, r4, lsr #25
   1aa0c:			; <UNDEFINED> instruction: 0x0001fcb0
   1aa10:	andeq	r0, r2, r0, rrx
   1aa14:	andeq	lr, r1, r0, ror #28
   1aa18:	andeq	lr, r1, r4, asr lr
   1aa1c:	andeq	r0, r2, r4, ror r0
   1aa20:	andeq	r0, r2, r0, lsr #1
   1aa24:	andeq	pc, r1, r0, asr pc	; <UNPREDICTABLE>
   1aa28:	strdeq	pc, [r1], -r8
   1aa2c:	andeq	pc, r1, r4, asr #27
   1aa30:	andeq	pc, r1, r8, ror #27
   1aa34:	andeq	pc, r1, ip, lsl sp	; <UNPREDICTABLE>
   1aa38:	andeq	pc, r1, r8, asr #25
   1aa3c:	andeq	r0, r2, r4, lsr #14
   1aa40:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aa44:	sub	sp, sp, #60	; 0x3c
   1aa48:	ldr	r3, [pc, #888]	; 1adc8 <error@@Base+0x3134>
   1aa4c:	ldr	r9, [pc, #888]	; 1adcc <error@@Base+0x3138>
   1aa50:	ldr	r7, [pc, #888]	; 1add0 <error@@Base+0x313c>
   1aa54:	ldr	r1, [r3]
   1aa58:	ldr	r2, [r9]
   1aa5c:	ldr	r3, [pc, #880]	; 1add4 <error@@Base+0x3140>
   1aa60:	cmp	r2, #0
   1aa64:	str	r1, [sp, #52]	; 0x34
   1aa68:	ldr	r1, [pc, #872]	; 1add8 <error@@Base+0x3144>
   1aa6c:	moveq	r7, r3
   1aa70:	mov	sl, r0
   1aa74:	bl	178bc <close@plt+0x69f0>
   1aa78:	cmp	r0, #0
   1aa7c:	beq	1aca8 <error@@Base+0x3014>
   1aa80:	ldr	r5, [pc, #852]	; 1addc <error@@Base+0x3148>
   1aa84:	mov	r0, #10
   1aa88:	ldr	r1, [r5]
   1aa8c:	bl	10e78 <fputc@plt>
   1aa90:	ldr	r3, [r9]
   1aa94:	cmp	r3, #0
   1aa98:	moveq	r4, #1
   1aa9c:	bne	1ad74 <error@@Base+0x30e0>
   1aaa0:	ldr	r3, [pc, #824]	; 1ade0 <error@@Base+0x314c>
   1aaa4:	str	sl, [sp]
   1aaa8:	str	r3, [sp, #4]
   1aaac:	mov	r2, r7
   1aab0:	ldr	r3, [pc, #812]	; 1ade4 <error@@Base+0x3150>
   1aab4:	ldr	r1, [pc, #812]	; 1ade8 <error@@Base+0x3154>
   1aab8:	ldr	r0, [r5]
   1aabc:	bl	10df4 <fprintf@plt>
   1aac0:	cmp	r4, #0
   1aac4:	beq	1ad14 <error@@Base+0x3080>
   1aac8:	mov	r4, #1
   1aacc:	ldr	r3, [r5]
   1aad0:	mov	r2, #3
   1aad4:	mov	r1, #1
   1aad8:	ldr	r0, [pc, #780]	; 1adec <error@@Base+0x3158>
   1aadc:	bl	10d70 <fwrite@plt>
   1aae0:	ldr	r3, [pc, #764]	; 1ade4 <error@@Base+0x3150>
   1aae4:	mov	r2, r7
   1aae8:	ldr	r1, [pc, #768]	; 1adf0 <error@@Base+0x315c>
   1aaec:	ldr	r0, [r5]
   1aaf0:	bl	10df4 <fprintf@plt>
   1aaf4:	mov	r2, sl
   1aaf8:	ldr	r1, [pc, #756]	; 1adf4 <error@@Base+0x3160>
   1aafc:	ldr	r0, [pc, #756]	; 1adf8 <error@@Base+0x3164>
   1ab00:	bl	10e84 <sprintf@plt>
   1ab04:	mov	r2, r7
   1ab08:	ldr	r1, [pc, #748]	; 1adfc <error@@Base+0x3168>
   1ab0c:	add	r0, sp, #20
   1ab10:	bl	10e84 <sprintf@plt>
   1ab14:	add	r0, sp, #20
   1ab18:	bl	18278 <error@@Base+0x5e4>
   1ab1c:	mov	r2, r7
   1ab20:	ldr	r1, [pc, #728]	; 1ae00 <error@@Base+0x316c>
   1ab24:	ldr	r0, [r5]
   1ab28:	bl	10df4 <fprintf@plt>
   1ab2c:	mov	r2, r7
   1ab30:	ldr	r1, [pc, #716]	; 1ae04 <error@@Base+0x3170>
   1ab34:	ldr	r0, [r5]
   1ab38:	bl	10df4 <fprintf@plt>
   1ab3c:	ldr	r3, [r9]
   1ab40:	cmp	r3, #0
   1ab44:	bne	1ad30 <error@@Base+0x309c>
   1ab48:	ldr	r3, [pc, #696]	; 1ae08 <error@@Base+0x3174>
   1ab4c:	ldr	r8, [r3]
   1ab50:	cmp	r8, #0
   1ab54:	beq	1ac74 <error@@Base+0x2fe0>
   1ab58:	ldr	r3, [pc, #684]	; 1ae0c <error@@Base+0x3178>
   1ab5c:	ldr	r2, [pc, #684]	; 1ae10 <error@@Base+0x317c>
   1ab60:	cmp	r4, #0
   1ab64:	moveq	r2, r3
   1ab68:	ldr	fp, [pc, #628]	; 1ade4 <error@@Base+0x3150>
   1ab6c:	str	r2, [sp, #12]
   1ab70:	b	1ab80 <error@@Base+0x2eec>
   1ab74:	ldr	r8, [r8, #4]
   1ab78:	cmp	r8, #0
   1ab7c:	beq	1ac68 <error@@Base+0x2fd4>
   1ab80:	ldr	r6, [r8]
   1ab84:	ldr	r3, [r6, #4]
   1ab88:	cmp	r3, #5
   1ab8c:	bne	1ab74 <error@@Base+0x2ee0>
   1ab90:	ldr	r4, [r6, #12]
   1ab94:	cmp	r4, #0
   1ab98:	beq	1ab74 <error@@Base+0x2ee0>
   1ab9c:	str	r8, [sp, #8]
   1aba0:	ldr	r8, [sp, #12]
   1aba4:	b	1ac04 <error@@Base+0x2f70>
   1aba8:	mov	r2, r8
   1abac:	ldr	r1, [pc, #608]	; 1ae14 <error@@Base+0x3180>
   1abb0:	ldr	r0, [r5]
   1abb4:	bl	10df4 <fprintf@plt>
   1abb8:	ldr	r3, [r4]
   1abbc:	ldr	r2, [r6]
   1abc0:	ldr	r1, [pc, #592]	; 1ae18 <error@@Base+0x3184>
   1abc4:	str	sl, [sp]
   1abc8:	ldr	r0, [pc, #552]	; 1adf8 <error@@Base+0x3164>
   1abcc:	bl	10e84 <sprintf@plt>
   1abd0:	add	r0, sp, #20
   1abd4:	bl	18278 <error@@Base+0x5e4>
   1abd8:	mov	r2, r7
   1abdc:	ldr	r1, [pc, #540]	; 1ae00 <error@@Base+0x316c>
   1abe0:	ldr	r0, [r5]
   1abe4:	bl	10df4 <fprintf@plt>
   1abe8:	mov	r2, r7
   1abec:	ldr	r1, [pc, #528]	; 1ae04 <error@@Base+0x3170>
   1abf0:	ldr	r0, [r5]
   1abf4:	bl	10df4 <fprintf@plt>
   1abf8:	ldr	r4, [r4, #12]
   1abfc:	cmp	r4, #0
   1ac00:	beq	1ac58 <error@@Base+0x2fc4>
   1ac04:	ldr	r2, [r4]
   1ac08:	mov	r3, fp
   1ac0c:	str	r2, [sp, #4]
   1ac10:	ldr	r1, [r6]
   1ac14:	mov	r2, r7
   1ac18:	str	r1, [sp]
   1ac1c:	ldr	r0, [r5]
   1ac20:	ldr	r1, [pc, #500]	; 1ae1c <error@@Base+0x3188>
   1ac24:	bl	10df4 <fprintf@plt>
   1ac28:	ldr	r1, [r4, #4]
   1ac2c:	ldr	r0, [r6]
   1ac30:	bl	17be8 <close@plt+0x6d1c>
   1ac34:	ldr	r3, [r9]
   1ac38:	cmp	r3, #0
   1ac3c:	beq	1aba8 <error@@Base+0x2f14>
   1ac40:	ldr	r3, [r5]
   1ac44:	mov	r2, #12
   1ac48:	mov	r1, #1
   1ac4c:	ldr	r0, [pc, #460]	; 1ae20 <error@@Base+0x318c>
   1ac50:	bl	10d70 <fwrite@plt>
   1ac54:	b	1abb8 <error@@Base+0x2f24>
   1ac58:	ldr	r8, [sp, #8]
   1ac5c:	ldr	r8, [r8, #4]
   1ac60:	cmp	r8, #0
   1ac64:	bne	1ab80 <error@@Base+0x2eec>
   1ac68:	ldr	r3, [r9]
   1ac6c:	cmp	r3, #0
   1ac70:	bne	1ac90 <error@@Base+0x2ffc>
   1ac74:	ldr	r3, [pc, #332]	; 1adc8 <error@@Base+0x3134>
   1ac78:	ldr	r2, [sp, #52]	; 0x34
   1ac7c:	ldr	r3, [r3]
   1ac80:	cmp	r2, r3
   1ac84:	bne	1adc4 <error@@Base+0x3130>
   1ac88:	add	sp, sp, #60	; 0x3c
   1ac8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ac90:	ldr	r3, [r5]
   1ac94:	mov	r2, #3
   1ac98:	mov	r1, #1
   1ac9c:	ldr	r0, [pc, #384]	; 1ae24 <error@@Base+0x3190>
   1aca0:	bl	10d70 <fwrite@plt>
   1aca4:	b	1ac74 <error@@Base+0x2fe0>
   1aca8:	ldr	r1, [pc, #376]	; 1ae28 <error@@Base+0x3194>
   1acac:	mov	r0, sl
   1acb0:	bl	178bc <close@plt+0x69f0>
   1acb4:	cmp	r0, #0
   1acb8:	bne	1aa80 <error@@Base+0x2dec>
   1acbc:	ldr	r5, [pc, #280]	; 1addc <error@@Base+0x3148>
   1acc0:	mov	r0, #10
   1acc4:	ldr	r1, [r5]
   1acc8:	bl	10e78 <fputc@plt>
   1accc:	ldr	r4, [r9]
   1acd0:	cmp	r4, #0
   1acd4:	beq	1aaa0 <error@@Base+0x2e0c>
   1acd8:	ldr	r2, [pc, #332]	; 1ae2c <error@@Base+0x3198>
   1acdc:	ldr	r1, [pc, #332]	; 1ae30 <error@@Base+0x319c>
   1ace0:	ldr	r0, [r5]
   1ace4:	bl	10df4 <fprintf@plt>
   1ace8:	ldr	r3, [r9]
   1acec:	ldr	r0, [r5]
   1acf0:	cmp	r3, #0
   1acf4:	ldrne	r3, [pc, #312]	; 1ae34 <error@@Base+0x31a0>
   1acf8:	beq	1adb4 <error@@Base+0x3120>
   1acfc:	str	r3, [sp, #4]
   1ad00:	str	sl, [sp]
   1ad04:	ldr	r3, [pc, #216]	; 1ade4 <error@@Base+0x3150>
   1ad08:	mov	r2, r7
   1ad0c:	ldr	r1, [pc, #212]	; 1ade8 <error@@Base+0x3154>
   1ad10:	bl	10df4 <fprintf@plt>
   1ad14:	ldr	r3, [r5]
   1ad18:	mov	r2, #6
   1ad1c:	mov	r1, #1
   1ad20:	ldr	r0, [pc, #272]	; 1ae38 <error@@Base+0x31a4>
   1ad24:	bl	10d70 <fwrite@plt>
   1ad28:	mov	r4, #0
   1ad2c:	b	1aacc <error@@Base+0x2e38>
   1ad30:	mov	r2, r7
   1ad34:	ldr	r1, [pc, #256]	; 1ae3c <error@@Base+0x31a8>
   1ad38:	ldr	r0, [r5]
   1ad3c:	bl	10df4 <fprintf@plt>
   1ad40:	ldr	r1, [pc, #200]	; 1ae10 <error@@Base+0x317c>
   1ad44:	cmp	r4, #0
   1ad48:	ldr	r3, [pc, #188]	; 1ae0c <error@@Base+0x3178>
   1ad4c:	mov	r2, r7
   1ad50:	movne	r3, r1
   1ad54:	ldr	r0, [r5]
   1ad58:	ldr	r1, [pc, #224]	; 1ae40 <error@@Base+0x31ac>
   1ad5c:	bl	10df4 <fprintf@plt>
   1ad60:	ldr	r3, [pc, #160]	; 1ae08 <error@@Base+0x3174>
   1ad64:	ldr	r8, [r3]
   1ad68:	cmp	r8, #0
   1ad6c:	bne	1ab58 <error@@Base+0x2ec4>
   1ad70:	b	1ac68 <error@@Base+0x2fd4>
   1ad74:	ldr	r2, [pc, #200]	; 1ae44 <error@@Base+0x31b0>
   1ad78:	ldr	r1, [pc, #176]	; 1ae30 <error@@Base+0x319c>
   1ad7c:	ldr	r0, [r5]
   1ad80:	bl	10df4 <fprintf@plt>
   1ad84:	ldr	r3, [r9]
   1ad88:	ldr	r0, [r5]
   1ad8c:	cmp	r3, #0
   1ad90:	ldrne	r3, [pc, #156]	; 1ae34 <error@@Base+0x31a0>
   1ad94:	beq	1adbc <error@@Base+0x3128>
   1ad98:	str	r3, [sp, #4]
   1ad9c:	str	sl, [sp]
   1ada0:	ldr	r3, [pc, #60]	; 1ade4 <error@@Base+0x3150>
   1ada4:	mov	r2, r7
   1ada8:	ldr	r1, [pc, #56]	; 1ade8 <error@@Base+0x3154>
   1adac:	bl	10df4 <fprintf@plt>
   1adb0:	b	1aac8 <error@@Base+0x2e34>
   1adb4:	ldr	r3, [pc, #36]	; 1ade0 <error@@Base+0x314c>
   1adb8:	b	1acfc <error@@Base+0x3068>
   1adbc:	ldr	r3, [pc, #28]	; 1ade0 <error@@Base+0x314c>
   1adc0:	b	1ad98 <error@@Base+0x3104>
   1adc4:	bl	10d28 <__stack_chk_fail@plt>
   1adc8:	strdeq	r0, [r3], -r8
   1adcc:	andeq	r1, r3, ip, lsr r3
   1add0:	andeq	r0, r2, r4, lsr #14
   1add4:	andeq	pc, r1, ip, lsr pc	; <UNPREDICTABLE>
   1add8:	andeq	sp, r1, ip, asr r9
   1addc:	andeq	r1, r3, r8, ror #14
   1ade0:	andeq	r0, r2, r0, lsl r2
   1ade4:	andeq	r0, r2, r4, lsr r2
   1ade8:	strdeq	r0, [r2], -r8
   1adec:	muleq	r1, r4, ip
   1adf0:	andeq	lr, r1, r4, lsr #26
   1adf4:	andeq	lr, r1, ip, lsr sp
   1adf8:	andeq	r1, r3, ip, ror r7
   1adfc:	andeq	lr, r1, ip, asr #25
   1ae00:	andeq	r0, r2, r4, lsr #2
   1ae04:	andeq	lr, r1, r4, ror #25
   1ae08:	andeq	r1, r3, r8, ror r7
   1ae0c:	andeq	r0, r2, r0, lsl r1
   1ae10:	andeq	r0, r2, ip, lsl #2
   1ae14:	muleq	r2, r8, r1
   1ae18:			; <UNDEFINED> instruction: 0x0001edb0
   1ae1c:	andeq	r0, r2, r4, ror #2
   1ae20:	andeq	r0, r2, r8, lsl #3
   1ae24:	andeq	r0, r2, r4, ror #19
   1ae28:	andeq	r0, r2, r4, lsl r1
   1ae2c:	andeq	r0, r2, ip, lsr #3
   1ae30:			; <UNDEFINED> instruction: 0x000201b8
   1ae34:	andeq	r0, r2, ip, lsl r2
   1ae38:	andeq	r0, r2, ip, lsl r1
   1ae3c:	andeq	r0, r2, r4, lsr r1
   1ae40:	andeq	r0, r2, ip, asr #2
   1ae44:	andeq	r0, r2, ip, ror #3
   1ae48:	ldr	ip, [pc, #852]	; 1b1a4 <error@@Base+0x3510>
   1ae4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ae50:	mov	sl, r1
   1ae54:	ldr	r1, [ip]
   1ae58:	sub	sp, sp, #12
   1ae5c:	cmp	r1, #0
   1ae60:	mov	r5, r0
   1ae64:	mov	r9, r3
   1ae68:	mov	r8, r2
   1ae6c:	bne	1af80 <error@@Base+0x32ec>
   1ae70:	ldr	r6, [pc, #816]	; 1b1a8 <error@@Base+0x3514>
   1ae74:	ldr	r4, [pc, #816]	; 1b1ac <error@@Base+0x3518>
   1ae78:	ldr	r3, [r6]
   1ae7c:	ldr	r0, [r4]
   1ae80:	cmp	r3, #0
   1ae84:	bne	1aef0 <error@@Base+0x325c>
   1ae88:	ldr	fp, [pc, #800]	; 1b1b0 <error@@Base+0x351c>
   1ae8c:	ldr	r3, [fp]
   1ae90:	cmp	r3, #0
   1ae94:	bne	1b06c <error@@Base+0x33d8>
   1ae98:	ldr	r1, [pc, #788]	; 1b1b4 <error@@Base+0x3520>
   1ae9c:	bl	10df4 <fprintf@plt>
   1aea0:	ldr	r1, [r4]
   1aea4:	mov	r0, #9
   1aea8:	bl	10e78 <fputc@plt>
   1aeac:	ldr	r3, [r5, #12]
   1aeb0:	mov	r2, #1
   1aeb4:	ldrd	r0, [r3]
   1aeb8:	bl	17998 <close@plt+0x6acc>
   1aebc:	ldr	r3, [r4]
   1aec0:	mov	r2, #7
   1aec4:	mov	r1, #1
   1aec8:	ldr	r0, [pc, #744]	; 1b1b8 <error@@Base+0x3524>
   1aecc:	bl	10d70 <fwrite@plt>
   1aed0:	ldr	r3, [fp]
   1aed4:	cmp	r3, #0
   1aed8:	bne	1b03c <error@@Base+0x33a8>
   1aedc:	ldr	r3, [r6]
   1aee0:	cmp	r3, #0
   1aee4:	beq	1af64 <error@@Base+0x32d0>
   1aee8:	add	sp, sp, #12
   1aeec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aef0:	mov	r1, r0
   1aef4:	mov	r0, #40	; 0x28
   1aef8:	bl	10e78 <fputc@plt>
   1aefc:	ldr	r3, [r5, #12]
   1af00:	mov	r2, #1
   1af04:	ldrd	r0, [r3]
   1af08:	bl	17998 <close@plt+0x6acc>
   1af0c:	ldr	r3, [pc, #668]	; 1b1b0 <error@@Base+0x351c>
   1af10:	ldr	r3, [r3]
   1af14:	cmp	r3, #0
   1af18:	beq	1b0bc <error@@Base+0x3428>
   1af1c:	ldr	r3, [r4]
   1af20:	mov	r2, #7
   1af24:	mov	r1, #1
   1af28:	ldr	r0, [pc, #652]	; 1b1bc <error@@Base+0x3528>
   1af2c:	bl	10d70 <fwrite@plt>
   1af30:	mov	r2, #1
   1af34:	ldr	r1, [r5, #20]
   1af38:	ldr	r0, [r5, #24]
   1af3c:	bl	17998 <close@plt+0x6acc>
   1af40:	mov	r3, r9
   1af44:	str	r8, [sp]
   1af48:	mov	r2, sl
   1af4c:	ldr	r1, [pc, #620]	; 1b1c0 <error@@Base+0x352c>
   1af50:	ldr	r0, [r4]
   1af54:	bl	10df4 <fprintf@plt>
   1af58:	ldr	r3, [r6]
   1af5c:	cmp	r3, #0
   1af60:	bne	1aee8 <error@@Base+0x3254>
   1af64:	mov	r3, r8
   1af68:	mov	r2, r9
   1af6c:	ldr	r0, [r4]
   1af70:	ldr	r1, [pc, #588]	; 1b1c4 <error@@Base+0x3530>
   1af74:	add	sp, sp, #12
   1af78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1af7c:	b	10df4 <fprintf@plt>
   1af80:	ldr	r3, [r0, #12]
   1af84:	ldr	r1, [pc, #572]	; 1b1c8 <error@@Base+0x3534>
   1af88:	ldr	r0, [r3, #4]
   1af8c:	bl	178bc <close@plt+0x69f0>
   1af90:	cmp	r0, #0
   1af94:	bne	1b080 <error@@Base+0x33ec>
   1af98:	ldr	r6, [pc, #520]	; 1b1a8 <error@@Base+0x3514>
   1af9c:	ldr	r4, [pc, #520]	; 1b1ac <error@@Base+0x3518>
   1afa0:	mov	r0, #40	; 0x28
   1afa4:	ldr	r3, [r6]
   1afa8:	ldr	r1, [r4]
   1afac:	cmp	r3, #0
   1afb0:	bne	1b0d4 <error@@Base+0x3440>
   1afb4:	bl	10e78 <fputc@plt>
   1afb8:	ldr	r7, [r5, #12]
   1afbc:	cmp	r7, #0
   1afc0:	beq	1afe4 <error@@Base+0x3350>
   1afc4:	ldr	fp, [pc, #512]	; 1b1cc <error@@Base+0x3538>
   1afc8:	ldr	r2, [r7, #8]
   1afcc:	mov	r1, fp
   1afd0:	ldr	r0, [r4]
   1afd4:	bl	10df4 <fprintf@plt>
   1afd8:	ldr	r7, [r7, #20]
   1afdc:	cmp	r7, #0
   1afe0:	bne	1afc8 <error@@Base+0x3334>
   1afe4:	ldr	fp, [pc, #452]	; 1b1b0 <error@@Base+0x351c>
   1afe8:	ldr	r0, [r4]
   1afec:	ldr	r3, [fp]
   1aff0:	cmp	r3, #0
   1aff4:	bne	1b190 <error@@Base+0x34fc>
   1aff8:	mov	r2, r8
   1affc:	ldr	r1, [pc, #460]	; 1b1d0 <error@@Base+0x353c>
   1b000:	bl	10df4 <fprintf@plt>
   1b004:	ldr	r7, [r5, #12]
   1b008:	cmp	r7, #0
   1b00c:	beq	1b030 <error@@Base+0x339c>
   1b010:	mov	r1, r7
   1b014:	ldr	r3, [pc, #440]	; 1b1d4 <error@@Base+0x3540>
   1b018:	mov	r2, #1
   1b01c:	ldr	r0, [r5, #8]
   1b020:	bl	13de0 <close@plt+0x2f14>
   1b024:	ldr	r7, [r7, #20]
   1b028:	cmp	r7, #0
   1b02c:	bne	1b010 <error@@Base+0x337c>
   1b030:	ldr	r3, [fp]
   1b034:	cmp	r3, #0
   1b038:	beq	1aedc <error@@Base+0x3248>
   1b03c:	ldr	r1, [r4]
   1b040:	mov	r0, #9
   1b044:	bl	10e78 <fputc@plt>
   1b048:	ldr	r1, [r5, #20]
   1b04c:	ldr	r0, [r5, #24]
   1b050:	mov	r2, #1
   1b054:	bl	17998 <close@plt+0x6acc>
   1b058:	mov	r2, sl
   1b05c:	ldr	r1, [pc, #372]	; 1b1d8 <error@@Base+0x3544>
   1b060:	ldr	r0, [r4]
   1b064:	bl	10df4 <fprintf@plt>
   1b068:	b	1aedc <error@@Base+0x3248>
   1b06c:	mov	r3, r2
   1b070:	ldr	r1, [pc, #356]	; 1b1dc <error@@Base+0x3548>
   1b074:	mov	r2, sl
   1b078:	bl	10df4 <fprintf@plt>
   1b07c:	b	1aea0 <error@@Base+0x320c>
   1b080:	ldr	r3, [pc, #296]	; 1b1b0 <error@@Base+0x351c>
   1b084:	ldr	r4, [pc, #288]	; 1b1ac <error@@Base+0x3518>
   1b088:	ldr	r6, [pc, #280]	; 1b1a8 <error@@Base+0x3514>
   1b08c:	ldr	r3, [r3]
   1b090:	ldr	r0, [r4]
   1b094:	cmp	r3, #0
   1b098:	bne	1b140 <error@@Base+0x34ac>
   1b09c:	ldr	r3, [r6]
   1b0a0:	cmp	r3, #0
   1b0a4:	beq	1b130 <error@@Base+0x349c>
   1b0a8:	mov	r3, r8
   1b0ac:	mov	r2, r9
   1b0b0:	ldr	r1, [pc, #296]	; 1b1e0 <error@@Base+0x354c>
   1b0b4:	bl	10df4 <fprintf@plt>
   1b0b8:	b	1aedc <error@@Base+0x3248>
   1b0bc:	mov	r3, r8
   1b0c0:	mov	r2, r9
   1b0c4:	ldr	r1, [pc, #280]	; 1b1e4 <error@@Base+0x3550>
   1b0c8:	ldr	r0, [r4]
   1b0cc:	bl	10df4 <fprintf@plt>
   1b0d0:	b	1aedc <error@@Base+0x3248>
   1b0d4:	bl	10e78 <fputc@plt>
   1b0d8:	ldr	r7, [r5, #12]
   1b0dc:	cmp	r7, #0
   1b0e0:	beq	1b108 <error@@Base+0x3474>
   1b0e4:	ldr	fp, [pc, #252]	; 1b1e8 <error@@Base+0x3554>
   1b0e8:	mov	r1, r7
   1b0ec:	mov	r3, fp
   1b0f0:	mov	r2, #0
   1b0f4:	ldr	r0, [r5, #8]
   1b0f8:	bl	13de0 <close@plt+0x2f14>
   1b0fc:	ldr	r7, [r7, #20]
   1b100:	cmp	r7, #0
   1b104:	bne	1b0e8 <error@@Base+0x3454>
   1b108:	ldr	r3, [pc, #160]	; 1b1b0 <error@@Base+0x351c>
   1b10c:	ldr	r3, [r3]
   1b110:	cmp	r3, #0
   1b114:	bne	1b16c <error@@Base+0x34d8>
   1b118:	mov	r3, r8
   1b11c:	mov	r2, r9
   1b120:	ldr	r1, [pc, #196]	; 1b1ec <error@@Base+0x3558>
   1b124:	ldr	r0, [r4]
   1b128:	bl	10df4 <fprintf@plt>
   1b12c:	b	1aedc <error@@Base+0x3248>
   1b130:	mov	r2, r8
   1b134:	ldr	r1, [pc, #180]	; 1b1f0 <error@@Base+0x355c>
   1b138:	bl	10df4 <fprintf@plt>
   1b13c:	b	1aedc <error@@Base+0x3248>
   1b140:	mov	r1, r0
   1b144:	mov	r0, #40	; 0x28
   1b148:	bl	10e78 <fputc@plt>
   1b14c:	ldr	r3, [r6]
   1b150:	cmp	r3, #0
   1b154:	bne	1af30 <error@@Base+0x329c>
   1b158:	mov	r2, r8
   1b15c:	ldr	r1, [pc, #140]	; 1b1f0 <error@@Base+0x355c>
   1b160:	ldr	r0, [r4]
   1b164:	bl	10df4 <fprintf@plt>
   1b168:	b	1aedc <error@@Base+0x3248>
   1b16c:	ldr	r1, [r5, #20]
   1b170:	ldr	r0, [r5, #24]
   1b174:	mov	r2, #1
   1b178:	bl	17998 <close@plt+0x6acc>
   1b17c:	mov	r2, sl
   1b180:	ldr	r1, [pc, #108]	; 1b1f4 <error@@Base+0x3560>
   1b184:	ldr	r0, [r4]
   1b188:	bl	10df4 <fprintf@plt>
   1b18c:	b	1b118 <error@@Base+0x3484>
   1b190:	mov	r2, sl
   1b194:	ldr	r1, [pc, #48]	; 1b1cc <error@@Base+0x3538>
   1b198:	bl	10df4 <fprintf@plt>
   1b19c:	ldr	r0, [r4]
   1b1a0:	b	1aff8 <error@@Base+0x3364>
   1b1a4:	andeq	r1, r3, r4, lsr r3
   1b1a8:	andeq	r1, r3, r0, ror #1
   1b1ac:	andeq	r1, r3, r8, ror #14
   1b1b0:	andeq	r1, r3, r8, lsr r3
   1b1b4:	andeq	r0, r2, r0, ror #4
   1b1b8:	ldrdeq	lr, [r1], -r4
   1b1bc:	andeq	pc, r1, ip
   1b1c0:	andeq	r0, r2, r4, asr #4
   1b1c4:	andeq	r0, r2, ip, lsl #5
   1b1c8:	andeq	sp, r1, r4, ror #22
   1b1cc:	andeq	pc, r1, r0, lsr #32
   1b1d0:	andeq	lr, r1, r8, asr #31
   1b1d4:	andeq	lr, r1, ip, asr #21
   1b1d8:	strdeq	lr, [r1], -r8
   1b1dc:	andeq	r0, r2, ip, ror #4
   1b1e0:	andeq	r0, r2, r4, lsl #5
   1b1e4:	andeq	r0, r2, r0, asr r2
   1b1e8:	andeq	pc, r1, ip, lsl r0	; <UNPREDICTABLE>
   1b1ec:	andeq	r0, r2, r8, asr #4
   1b1f0:	andeq	r0, r2, ip, ror r2
   1b1f4:	andeq	pc, r1, ip, asr #32
   1b1f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b1fc:	mov	r2, #59	; 0x3b
   1b200:	ldr	r6, [pc, #1476]	; 1b7cc <error@@Base+0x3b38>
   1b204:	sub	sp, sp, #52	; 0x34
   1b208:	mov	r1, #1
   1b20c:	ldr	r3, [r6]
   1b210:	ldr	r0, [pc, #1464]	; 1b7d0 <error@@Base+0x3b3c>
   1b214:	bl	10d70 <fwrite@plt>
   1b218:	ldr	r0, [r6]
   1b21c:	mov	r2, #25
   1b220:	ldr	r1, [pc, #1452]	; 1b7d4 <error@@Base+0x3b40>
   1b224:	bl	10df4 <fprintf@plt>
   1b228:	ldr	r3, [pc, #1448]	; 1b7d8 <error@@Base+0x3b44>
   1b22c:	ldr	r3, [r3]
   1b230:	cmp	r3, #0
   1b234:	str	r3, [sp, #36]	; 0x24
   1b238:	beq	1b7c4 <error@@Base+0x3b30>
   1b23c:	ldr	fp, [pc, #1432]	; 1b7dc <error@@Base+0x3b48>
   1b240:	ldr	sl, [pc, #1432]	; 1b7e0 <error@@Base+0x3b4c>
   1b244:	ldr	r9, [pc, #1432]	; 1b7e4 <error@@Base+0x3b50>
   1b248:	b	1b260 <error@@Base+0x35cc>
   1b24c:	ldr	r3, [sp, #36]	; 0x24
   1b250:	ldr	r3, [r3, #4]
   1b254:	cmp	r3, #0
   1b258:	str	r3, [sp, #36]	; 0x24
   1b25c:	beq	1b7c4 <error@@Base+0x3b30>
   1b260:	ldr	r3, [sp, #36]	; 0x24
   1b264:	ldr	r3, [r3]
   1b268:	ldr	r2, [r3, #4]
   1b26c:	cmp	r2, #5
   1b270:	bne	1b24c <error@@Base+0x35b8>
   1b274:	ldr	r3, [r3, #12]
   1b278:	cmp	r3, #0
   1b27c:	str	r3, [sp, #24]
   1b280:	beq	1b24c <error@@Base+0x35b8>
   1b284:	ldr	r7, [pc, #1372]	; 1b7e8 <error@@Base+0x3b54>
   1b288:	ldr	r3, [sp, #24]
   1b28c:	ldr	r8, [r3, #8]
   1b290:	cmp	r8, #0
   1b294:	bne	1b3b8 <error@@Base+0x3724>
   1b298:	b	1b3e4 <error@@Base+0x3750>
   1b29c:	mov	r2, #1
   1b2a0:	ldr	r1, [r8, #20]
   1b2a4:	ldr	r0, [r8, #24]
   1b2a8:	bl	17998 <close@plt+0x6acc>
   1b2ac:	ldr	r3, [r6]
   1b2b0:	ldr	r0, [pc, #1332]	; 1b7ec <error@@Base+0x3b58>
   1b2b4:	mov	r2, #2
   1b2b8:	mov	r1, #1
   1b2bc:	bl	10d70 <fwrite@plt>
   1b2c0:	ldr	r3, [sp, #24]
   1b2c4:	ldr	r0, [r8]
   1b2c8:	ldr	r1, [r3, #4]
   1b2cc:	bl	17be8 <close@plt+0x6d1c>
   1b2d0:	ldr	r3, [pc, #1304]	; 1b7f0 <error@@Base+0x3b5c>
   1b2d4:	ldr	r2, [pc, #1304]	; 1b7f4 <error@@Base+0x3b60>
   1b2d8:	mov	r1, r7
   1b2dc:	mov	r0, r8
   1b2e0:	bl	1ae48 <error@@Base+0x31b4>
   1b2e4:	ldr	r3, [r6]
   1b2e8:	mov	r2, #2
   1b2ec:	mov	r1, #1
   1b2f0:	ldr	r0, [pc, #1280]	; 1b7f8 <error@@Base+0x3b64>
   1b2f4:	bl	10d70 <fwrite@plt>
   1b2f8:	ldr	r5, [r8, #16]
   1b2fc:	ldr	r3, [sl]
   1b300:	cmp	r3, #0
   1b304:	cmpne	r5, #1
   1b308:	bgt	1b5a8 <error@@Base+0x3914>
   1b30c:	ldr	r3, [fp]
   1b310:	cmp	r3, #0
   1b314:	beq	1b478 <error@@Base+0x37e4>
   1b318:	ldr	r3, [sl]
   1b31c:	ldr	r4, [r8, #12]
   1b320:	cmp	r3, #0
   1b324:	bne	1b5d0 <error@@Base+0x393c>
   1b328:	ldr	r3, [r6]
   1b32c:	ldr	r0, [r4, #4]
   1b330:	str	r3, [sp, #32]
   1b334:	ldr	r3, [r8]
   1b338:	str	r3, [sp, #28]
   1b33c:	bl	1796c <close@plt+0x6aa0>
   1b340:	ldr	r2, [sl]
   1b344:	cmp	r2, #0
   1b348:	mov	r3, r0
   1b34c:	bne	1b468 <error@@Base+0x37d4>
   1b350:	ldr	r4, [pc, #1188]	; 1b7fc <error@@Base+0x3b68>
   1b354:	mov	r5, r9
   1b358:	ldr	r0, [r8, #20]
   1b35c:	str	r3, [sp, #40]	; 0x28
   1b360:	bl	1796c <close@plt+0x6aa0>
   1b364:	str	r7, [sp, #16]
   1b368:	str	r9, [sp, #12]
   1b36c:	str	r4, [sp, #4]
   1b370:	str	r5, [sp]
   1b374:	ldr	r3, [sp, #40]	; 0x28
   1b378:	ldr	r2, [sp, #28]
   1b37c:	ldr	r1, [pc, #1148]	; 1b800 <error@@Base+0x3b6c>
   1b380:	str	r0, [sp, #8]
   1b384:	ldr	r0, [sp, #32]
   1b388:	bl	10df4 <fprintf@plt>
   1b38c:	ldr	r2, [fp]
   1b390:	ldr	r3, [r6]
   1b394:	cmp	r2, #0
   1b398:	beq	1b3fc <error@@Base+0x3768>
   1b39c:	mov	r2, #2
   1b3a0:	mov	r1, #1
   1b3a4:	ldr	r0, [pc, #1112]	; 1b804 <error@@Base+0x3b70>
   1b3a8:	bl	10d70 <fwrite@plt>
   1b3ac:	ldr	r8, [r8, #28]
   1b3b0:	cmp	r8, #0
   1b3b4:	beq	1b3e4 <error@@Base+0x3750>
   1b3b8:	ldr	r1, [r6]
   1b3bc:	mov	r0, #10
   1b3c0:	bl	10e78 <fputc@plt>
   1b3c4:	ldr	r3, [fp]
   1b3c8:	cmp	r3, #0
   1b3cc:	beq	1b29c <error@@Base+0x3608>
   1b3d0:	ldr	r3, [r6]
   1b3d4:	mov	r2, #16
   1b3d8:	mov	r1, #1
   1b3dc:	ldr	r0, [pc, #1060]	; 1b808 <error@@Base+0x3b74>
   1b3e0:	b	1b2bc <error@@Base+0x3628>
   1b3e4:	ldr	r3, [sp, #24]
   1b3e8:	ldr	r3, [r3, #12]
   1b3ec:	cmp	r3, #0
   1b3f0:	str	r3, [sp, #24]
   1b3f4:	bne	1b288 <error@@Base+0x35f4>
   1b3f8:	b	1b24c <error@@Base+0x35b8>
   1b3fc:	mov	r2, #17
   1b400:	mov	r1, #1
   1b404:	ldr	r0, [pc, #1024]	; 1b80c <error@@Base+0x3b78>
   1b408:	bl	10d70 <fwrite@plt>
   1b40c:	ldr	r3, [r6]
   1b410:	mov	r2, #3
   1b414:	mov	r1, #1
   1b418:	ldr	r0, [pc, #1008]	; 1b810 <error@@Base+0x3b7c>
   1b41c:	bl	10d70 <fwrite@plt>
   1b420:	ldr	r1, [pc, #1004]	; 1b814 <error@@Base+0x3b80>
   1b424:	ldr	r0, [r8, #20]
   1b428:	bl	178bc <close@plt+0x69f0>
   1b42c:	mov	r1, #3
   1b430:	ldr	r4, [r6]
   1b434:	cmp	r0, #0
   1b438:	ldr	r0, [r8, #20]
   1b43c:	beq	1b6e4 <error@@Base+0x3a50>
   1b440:	bl	17a90 <close@plt+0x6bc4>
   1b444:	ldr	r2, [pc, #972]	; 1b818 <error@@Base+0x3b84>
   1b448:	ldr	r1, [pc, #972]	; 1b81c <error@@Base+0x3b88>
   1b44c:	mov	r3, r7
   1b450:	cmp	r0, #0
   1b454:	movne	r2, r9
   1b458:	mov	r0, r4
   1b45c:	bl	10df4 <fprintf@plt>
   1b460:	ldr	r3, [r6]
   1b464:	b	1b39c <error@@Base+0x3708>
   1b468:	ldr	r2, [r8, #12]
   1b46c:	ldr	r5, [pc, #932]	; 1b818 <error@@Base+0x3b84>
   1b470:	ldr	r4, [r2, #8]
   1b474:	b	1b358 <error@@Base+0x36c4>
   1b478:	mov	r2, #8
   1b47c:	ldr	r3, [r6]
   1b480:	mov	r1, #1
   1b484:	ldr	r0, [pc, #916]	; 1b820 <error@@Base+0x3b8c>
   1b488:	bl	10d70 <fwrite@plt>
   1b48c:	ldr	r1, [pc, #896]	; 1b814 <error@@Base+0x3b80>
   1b490:	ldr	r0, [r8, #20]
   1b494:	bl	178bc <close@plt+0x69f0>
   1b498:	subs	r2, r0, #0
   1b49c:	beq	1b708 <error@@Base+0x3a74>
   1b4a0:	ldr	r3, [r6]
   1b4a4:	mov	r2, #5
   1b4a8:	mov	r1, #1
   1b4ac:	ldr	r0, [pc, #880]	; 1b824 <error@@Base+0x3b90>
   1b4b0:	bl	10d70 <fwrite@plt>
   1b4b4:	mov	r2, r7
   1b4b8:	ldr	r1, [pc, #872]	; 1b828 <error@@Base+0x3b94>
   1b4bc:	ldr	r0, [r6]
   1b4c0:	bl	10df4 <fprintf@plt>
   1b4c4:	ldr	r1, [r6]
   1b4c8:	mov	r0, #10
   1b4cc:	bl	10e78 <fputc@plt>
   1b4d0:	mov	r1, #3
   1b4d4:	ldr	r0, [r8, #20]
   1b4d8:	ldr	r4, [r6]
   1b4dc:	bl	17a90 <close@plt+0x6bc4>
   1b4e0:	ldr	r2, [pc, #816]	; 1b818 <error@@Base+0x3b84>
   1b4e4:	mov	r3, r7
   1b4e8:	str	r7, [sp]
   1b4ec:	ldr	r1, [pc, #824]	; 1b82c <error@@Base+0x3b98>
   1b4f0:	cmp	r0, #0
   1b4f4:	movne	r2, r9
   1b4f8:	mov	r0, r4
   1b4fc:	bl	10df4 <fprintf@plt>
   1b500:	ldr	r3, [sl]
   1b504:	ldr	r4, [r8, #12]
   1b508:	cmp	r3, #0
   1b50c:	bne	1b5d0 <error@@Base+0x393c>
   1b510:	ldr	r3, [fp]
   1b514:	ldr	r0, [r4, #4]
   1b518:	cmp	r3, #0
   1b51c:	ldr	r3, [r6]
   1b520:	str	r3, [sp, #32]
   1b524:	ldr	r3, [r8]
   1b528:	str	r3, [sp, #28]
   1b52c:	bne	1b33c <error@@Base+0x36a8>
   1b530:	bl	1796c <close@plt+0x6aa0>
   1b534:	ldr	r2, [sl]
   1b538:	cmp	r2, #0
   1b53c:	mov	r3, r0
   1b540:	bne	1b6f8 <error@@Base+0x3a64>
   1b544:	ldr	r4, [pc, #688]	; 1b7fc <error@@Base+0x3b68>
   1b548:	mov	r5, r9
   1b54c:	ldr	r0, [r8, #20]
   1b550:	str	r3, [sp, #44]	; 0x2c
   1b554:	bl	1796c <close@plt+0x6aa0>
   1b558:	mov	r1, #3
   1b55c:	str	r0, [sp, #40]	; 0x28
   1b560:	ldr	r0, [r8, #20]
   1b564:	bl	17a90 <close@plt+0x6bc4>
   1b568:	ldr	ip, [pc, #680]	; 1b818 <error@@Base+0x3b84>
   1b56c:	ldr	r2, [sp, #40]	; 0x28
   1b570:	str	r7, [sp, #16]
   1b574:	str	r2, [sp, #8]
   1b578:	str	r4, [sp, #4]
   1b57c:	str	r5, [sp]
   1b580:	ldr	r3, [sp, #44]	; 0x2c
   1b584:	ldr	r2, [sp, #28]
   1b588:	ldr	r1, [pc, #672]	; 1b830 <error@@Base+0x3b9c>
   1b58c:	cmp	r0, #0
   1b590:	movne	r0, r9
   1b594:	moveq	r0, ip
   1b598:	str	r0, [sp, #12]
   1b59c:	ldr	r0, [sp, #32]
   1b5a0:	bl	10df4 <fprintf@plt>
   1b5a4:	b	1b38c <error@@Base+0x36f8>
   1b5a8:	ldr	r2, [r8, #8]
   1b5ac:	ldr	r1, [pc, #640]	; 1b834 <error@@Base+0x3ba0>
   1b5b0:	ldr	r0, [r6]
   1b5b4:	bl	10df4 <fprintf@plt>
   1b5b8:	ldr	r3, [r6]
   1b5bc:	mov	r2, #6
   1b5c0:	mov	r1, #1
   1b5c4:	ldr	r0, [pc, #620]	; 1b838 <error@@Base+0x3ba4>
   1b5c8:	bl	10d70 <fwrite@plt>
   1b5cc:	b	1b30c <error@@Base+0x3678>
   1b5d0:	cmp	r5, #1
   1b5d4:	ble	1b698 <error@@Base+0x3a04>
   1b5d8:	cmp	r4, #0
   1b5dc:	beq	1b604 <error@@Base+0x3970>
   1b5e0:	ldr	r5, [pc, #596]	; 1b83c <error@@Base+0x3ba8>
   1b5e4:	ldr	r3, [r4, #8]
   1b5e8:	mov	r1, r5
   1b5ec:	mov	r2, r3
   1b5f0:	ldr	r0, [r6]
   1b5f4:	bl	10df4 <fprintf@plt>
   1b5f8:	ldr	r4, [r4, #20]
   1b5fc:	cmp	r4, #0
   1b600:	bne	1b5e4 <error@@Base+0x3950>
   1b604:	ldr	r2, [fp]
   1b608:	ldr	r3, [r6]
   1b60c:	cmp	r2, #0
   1b610:	movne	r2, #8
   1b614:	movne	r1, #1
   1b618:	moveq	r2, #4
   1b61c:	moveq	r1, #1
   1b620:	ldrne	r0, [pc, #536]	; 1b840 <error@@Base+0x3bac>
   1b624:	ldreq	r0, [pc, #536]	; 1b844 <error@@Base+0x3bb0>
   1b628:	bl	10d70 <fwrite@plt>
   1b62c:	ldr	r3, [r8, #8]
   1b630:	ldr	r2, [r8]
   1b634:	ldr	r1, [pc, #524]	; 1b848 <error@@Base+0x3bb4>
   1b638:	ldr	r0, [r6]
   1b63c:	bl	10df4 <fprintf@plt>
   1b640:	ldr	r0, [r8, #20]
   1b644:	ldr	r4, [r6]
   1b648:	bl	1796c <close@plt+0x6aa0>
   1b64c:	ldr	r3, [fp]
   1b650:	cmp	r3, #0
   1b654:	mov	r5, r0
   1b658:	beq	1b6c8 <error@@Base+0x3a34>
   1b65c:	mov	r3, r9
   1b660:	str	r7, [sp]
   1b664:	mov	r2, r5
   1b668:	mov	r0, r4
   1b66c:	ldr	r1, [pc, #472]	; 1b84c <error@@Base+0x3bb8>
   1b670:	bl	10df4 <fprintf@plt>
   1b674:	ldr	r3, [fp]
   1b678:	cmp	r3, #0
   1b67c:	ldr	r3, [r6]
   1b680:	beq	1b6b4 <error@@Base+0x3a20>
   1b684:	mov	r2, #14
   1b688:	mov	r1, #1
   1b68c:	ldr	r0, [pc, #444]	; 1b850 <error@@Base+0x3bbc>
   1b690:	bl	10d70 <fwrite@plt>
   1b694:	b	1b38c <error@@Base+0x36f8>
   1b698:	ldr	r0, [r4, #4]
   1b69c:	ldr	r1, [pc, #368]	; 1b814 <error@@Base+0x3b80>
   1b6a0:	bl	178bc <close@plt+0x69f0>
   1b6a4:	cmp	r0, #0
   1b6a8:	bne	1b718 <error@@Base+0x3a84>
   1b6ac:	ldr	r4, [r8, #12]
   1b6b0:	b	1b510 <error@@Base+0x387c>
   1b6b4:	mov	r2, #30
   1b6b8:	mov	r1, #1
   1b6bc:	ldr	r0, [pc, #400]	; 1b854 <error@@Base+0x3bc0>
   1b6c0:	bl	10d70 <fwrite@plt>
   1b6c4:	b	1b38c <error@@Base+0x36f8>
   1b6c8:	mov	r1, #3
   1b6cc:	ldr	r0, [r8, #20]
   1b6d0:	bl	17a90 <close@plt+0x6bc4>
   1b6d4:	cmp	r0, #0
   1b6d8:	bne	1b65c <error@@Base+0x39c8>
   1b6dc:	ldr	r3, [pc, #308]	; 1b818 <error@@Base+0x3b84>
   1b6e0:	b	1b660 <error@@Base+0x39cc>
   1b6e4:	bl	17a90 <close@plt+0x6bc4>
   1b6e8:	ldr	r2, [pc, #296]	; 1b818 <error@@Base+0x3b84>
   1b6ec:	mov	r3, r7
   1b6f0:	ldr	r1, [pc, #352]	; 1b858 <error@@Base+0x3bc4>
   1b6f4:	b	1b450 <error@@Base+0x37bc>
   1b6f8:	ldr	r2, [r8, #12]
   1b6fc:	ldr	r5, [pc, #276]	; 1b818 <error@@Base+0x3b84>
   1b700:	ldr	r4, [r2, #8]
   1b704:	b	1b54c <error@@Base+0x38b8>
   1b708:	ldr	r1, [r8, #20]
   1b70c:	ldr	r0, [r8, #24]
   1b710:	bl	17998 <close@plt+0x6acc>
   1b714:	b	1b4b4 <error@@Base+0x3820>
   1b718:	ldr	r2, [fp]
   1b71c:	ldr	r3, [r6]
   1b720:	cmp	r2, #0
   1b724:	movne	r2, #9
   1b728:	movne	r1, #1
   1b72c:	moveq	r2, #5
   1b730:	moveq	r1, #1
   1b734:	ldrne	r0, [pc, #288]	; 1b85c <error@@Base+0x3bc8>
   1b738:	ldreq	r0, [pc, #288]	; 1b860 <error@@Base+0x3bcc>
   1b73c:	bl	10d70 <fwrite@plt>
   1b740:	ldr	r2, [r8]
   1b744:	ldr	r1, [pc, #280]	; 1b864 <error@@Base+0x3bd0>
   1b748:	ldr	r0, [r6]
   1b74c:	bl	10df4 <fprintf@plt>
   1b750:	ldr	r0, [r8, #20]
   1b754:	ldr	r4, [r6]
   1b758:	bl	1796c <close@plt+0x6aa0>
   1b75c:	ldr	r3, [fp]
   1b760:	cmp	r3, #0
   1b764:	mov	r5, r0
   1b768:	beq	1b7a8 <error@@Base+0x3b14>
   1b76c:	mov	r3, r9
   1b770:	str	r7, [sp]
   1b774:	mov	r2, r5
   1b778:	mov	r0, r4
   1b77c:	ldr	r1, [pc, #228]	; 1b868 <error@@Base+0x3bd4>
   1b780:	bl	10df4 <fprintf@plt>
   1b784:	ldr	r3, [fp]
   1b788:	cmp	r3, #0
   1b78c:	ldr	r3, [r6]
   1b790:	beq	1b6b4 <error@@Base+0x3a20>
   1b794:	mov	r2, #15
   1b798:	mov	r1, #1
   1b79c:	ldr	r0, [pc, #200]	; 1b86c <error@@Base+0x3bd8>
   1b7a0:	bl	10d70 <fwrite@plt>
   1b7a4:	b	1b38c <error@@Base+0x36f8>
   1b7a8:	mov	r1, #3
   1b7ac:	ldr	r0, [r8, #20]
   1b7b0:	bl	17a90 <close@plt+0x6bc4>
   1b7b4:	cmp	r0, #0
   1b7b8:	bne	1b76c <error@@Base+0x3ad8>
   1b7bc:	ldr	r3, [pc, #84]	; 1b818 <error@@Base+0x3b84>
   1b7c0:	b	1b770 <error@@Base+0x3adc>
   1b7c4:	add	sp, sp, #52	; 0x34
   1b7c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b7cc:	andeq	r1, r3, r8, ror #14
   1b7d0:	andeq	r0, r2, r0, lsr #5
   1b7d4:	ldrdeq	r0, [r2], -ip
   1b7d8:	andeq	r1, r3, r8, ror r7
   1b7dc:	andeq	r1, r3, r8, lsr r3
   1b7e0:	andeq	r1, r3, r4, lsr r3
   1b7e4:	andeq	pc, r1, ip, lsr pc	; <UNPREDICTABLE>
   1b7e8:	andeq	r0, r2, r0, ror #11
   1b7ec:	andeq	r0, r2, r8, lsl #6
   1b7f0:	andeq	sp, r1, ip, ror ip
   1b7f4:	andeq	r0, r2, ip, lsl #6
   1b7f8:	andeq	pc, r1, r4, lsl pc	; <UNPREDICTABLE>
   1b7fc:	muleq	r2, r8, r2
   1b800:	andeq	r0, r2, r4, lsr #10
   1b804:	ldrdeq	r0, [r2], -r8
   1b808:	andeq	r0, r2, r4, lsl r3
   1b80c:	muleq	r2, ip, r5
   1b810:	andeq	r0, r2, r4, ror #19
   1b814:	andeq	sp, r1, r4, ror #22
   1b818:	muleq	r2, r4, r2
   1b81c:			; <UNDEFINED> instruction: 0x000205b0
   1b820:	andeq	r0, r2, r0, lsr r3
   1b824:	andeq	r0, r2, ip, lsr r3
   1b828:	andeq	sp, r1, r4, asr #25
   1b82c:	andeq	r0, r2, r4, asr #6
   1b830:	andeq	r0, r2, r0, lsr #9
   1b834:	andeq	sp, r1, r8, lsl #26
   1b838:	andeq	r0, r2, r8, lsr #6
   1b83c:	andeq	r0, r2, r8, lsl r4
   1b840:	andeq	r0, r2, r8, lsr #8
   1b844:	andeq	r0, r2, r4, lsr r4
   1b848:	andeq	r0, r2, ip, lsr r4
   1b84c:	andeq	r0, r2, r8, ror #8
   1b850:	andeq	r0, r2, ip, lsl #11
   1b854:	strdeq	r0, [r2], -r8
   1b858:	andeq	r0, r2, ip, asr #11
   1b85c:	andeq	r0, r2, ip, ror #6
   1b860:	andeq	r0, r2, r8, ror r3
   1b864:	andeq	r0, r2, r0, lsl #7
   1b868:			; <UNDEFINED> instruction: 0x000203b0
   1b86c:	andeq	r0, r2, r8, ror #7
   1b870:	push	{r4, r5, r6, r7, r8, lr}
   1b874:	mov	r7, r0
   1b878:	ldr	r4, [pc, #168]	; 1b928 <error@@Base+0x3c94>
   1b87c:	mov	r0, r1
   1b880:	mov	r5, r1
   1b884:	ldr	r6, [r4]
   1b888:	bl	1796c <close@plt+0x6aa0>
   1b88c:	ldr	r1, [pc, #152]	; 1b92c <error@@Base+0x3c98>
   1b890:	mov	r2, r0
   1b894:	mov	r0, r6
   1b898:	bl	10df4 <fprintf@plt>
   1b89c:	ldr	r3, [pc, #140]	; 1b930 <error@@Base+0x3c9c>
   1b8a0:	ldr	r1, [r4]
   1b8a4:	rsb	r0, r0, #40	; 0x28
   1b8a8:	cmp	r0, #0
   1b8ac:	add	r2, r0, #7
   1b8b0:	movlt	r0, r2
   1b8b4:	sub	r0, r3, r0, asr #3
   1b8b8:	bl	10ea8 <fputs@plt>
   1b8bc:	mov	r0, r5
   1b8c0:	ldr	r1, [pc, #108]	; 1b934 <error@@Base+0x3ca0>
   1b8c4:	bl	178bc <close@plt+0x69f0>
   1b8c8:	subs	r6, r0, #0
   1b8cc:	beq	1b8f4 <error@@Base+0x3c60>
   1b8d0:	ldr	r1, [r4]
   1b8d4:	mov	r0, #48	; 0x30
   1b8d8:	bl	10e78 <fputc@plt>
   1b8dc:	ldr	r3, [r4]
   1b8e0:	mov	r2, #2
   1b8e4:	mov	r1, #1
   1b8e8:	ldr	r0, [pc, #72]	; 1b938 <error@@Base+0x3ca4>
   1b8ec:	pop	{r4, r5, r6, r7, r8, lr}
   1b8f0:	b	10d70 <fwrite@plt>
   1b8f4:	ldr	r3, [r4]
   1b8f8:	mov	r2, #9
   1b8fc:	mov	r1, #1
   1b900:	ldr	r0, [pc, #52]	; 1b93c <error@@Base+0x3ca8>
   1b904:	bl	10d70 <fwrite@plt>
   1b908:	mov	r1, r5
   1b90c:	mov	r0, r7
   1b910:	mov	r2, r6
   1b914:	bl	17998 <close@plt+0x6acc>
   1b918:	ldr	r1, [r4]
   1b91c:	mov	r0, #41	; 0x29
   1b920:	bl	10e78 <fputc@plt>
   1b924:	b	1b8dc <error@@Base+0x3c48>
   1b928:	andeq	r1, r3, r8, ror #14
   1b92c:	andeq	r0, r2, ip, ror #11
   1b930:	andeq	r0, r2, r5, lsr #14
   1b934:	andeq	sp, r1, r4, ror #22
   1b938:	andeq	pc, r1, r0, asr #24
   1b93c:	strdeq	r0, [r2], -r8
   1b940:	ldr	r3, [pc, #596]	; 1bb9c <error@@Base+0x3f08>
   1b944:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b948:	sub	sp, sp, #124	; 0x7c
   1b94c:	ldr	fp, [pc, #588]	; 1bba0 <error@@Base+0x3f0c>
   1b950:	ldr	r3, [r3]
   1b954:	mov	r0, #10
   1b958:	ldr	r1, [fp]
   1b95c:	str	r3, [sp, #116]	; 0x74
   1b960:	bl	10e78 <fputc@plt>
   1b964:	ldr	r3, [pc, #568]	; 1bba4 <error@@Base+0x3f10>
   1b968:	ldr	r9, [r3]
   1b96c:	cmp	r9, #0
   1b970:	bne	1b984 <error@@Base+0x3cf0>
   1b974:	b	1bb3c <error@@Base+0x3ea8>
   1b978:	ldr	r9, [r9, #4]
   1b97c:	cmp	r9, #0
   1b980:	beq	1bb3c <error@@Base+0x3ea8>
   1b984:	ldr	r8, [r9]
   1b988:	ldr	r3, [r8, #4]
   1b98c:	cmp	r3, #5
   1b990:	bne	1b978 <error@@Base+0x3ce4>
   1b994:	ldr	sl, [r8, #12]
   1b998:	cmp	sl, #0
   1b99c:	beq	1b978 <error@@Base+0x3ce4>
   1b9a0:	add	r6, sp, #16
   1b9a4:	strd	r8, [sp, #8]
   1b9a8:	ldr	r3, [sp, #8]
   1b9ac:	ldr	r0, [r3]
   1b9b0:	bl	17b3c <close@plt+0x6c70>
   1b9b4:	ldr	r3, [sl, #4]
   1b9b8:	ldr	r1, [pc, #488]	; 1bba8 <error@@Base+0x3f14>
   1b9bc:	mov	r2, r0
   1b9c0:	mov	r0, r6
   1b9c4:	bl	10e84 <sprintf@plt>
   1b9c8:	mov	r2, r6
   1b9cc:	ldr	r1, [pc, #472]	; 1bbac <error@@Base+0x3f18>
   1b9d0:	ldr	r0, [fp]
   1b9d4:	bl	10df4 <fprintf@plt>
   1b9d8:	ldr	r0, [sl, #8]
   1b9dc:	bl	19970 <error@@Base+0x1cdc>
   1b9e0:	cmp	r0, #0
   1b9e4:	movne	r5, #0
   1b9e8:	beq	1bb7c <error@@Base+0x3ee8>
   1b9ec:	ldr	r4, [sl, #8]
   1b9f0:	cmp	r4, #0
   1b9f4:	beq	1baf4 <error@@Base+0x3e60>
   1b9f8:	ldr	r8, [pc, #432]	; 1bbb0 <error@@Base+0x3f1c>
   1b9fc:	mov	r7, #0
   1ba00:	b	1ba6c <error@@Base+0x3dd8>
   1ba04:	cmp	r3, #0
   1ba08:	beq	1bae4 <error@@Base+0x3e50>
   1ba0c:	ldr	r1, [fp]
   1ba10:	mov	r0, #95	; 0x5f
   1ba14:	bl	10e78 <fputc@plt>
   1ba18:	ldr	r1, [sl, #4]
   1ba1c:	ldr	r0, [r4]
   1ba20:	bl	17be8 <close@plt+0x6d1c>
   1ba24:	mov	r1, #1
   1ba28:	mov	r2, #3
   1ba2c:	ldr	r3, [fp]
   1ba30:	ldr	r0, [pc, #380]	; 1bbb4 <error@@Base+0x3f20>
   1ba34:	bl	10d70 <fwrite@plt>
   1ba38:	ldr	r3, [r4, #16]
   1ba3c:	cmp	r3, #1
   1ba40:	movgt	r0, #0
   1ba44:	ldrle	r3, [r4, #12]
   1ba48:	ldrgt	r1, [r4, #8]
   1ba4c:	ldrdle	r0, [r3]
   1ba50:	bl	1b870 <error@@Base+0x3bdc>
   1ba54:	ldr	r1, [r4, #20]
   1ba58:	ldr	r0, [r4, #24]
   1ba5c:	bl	1b870 <error@@Base+0x3bdc>
   1ba60:	ldr	r4, [r4, #28]
   1ba64:	cmp	r4, #0
   1ba68:	beq	1baf4 <error@@Base+0x3e60>
   1ba6c:	mov	r2, #10
   1ba70:	mov	r1, #0
   1ba74:	ldr	r0, [r4, #4]
   1ba78:	bl	10cb0 <strtol@plt>
   1ba7c:	cmp	r0, r5
   1ba80:	mov	r9, r0
   1ba84:	addeq	r5, r5, #1
   1ba88:	beq	1bab0 <error@@Base+0x3e1c>
   1ba8c:	ldr	r3, [fp]
   1ba90:	mov	r2, #39	; 0x27
   1ba94:	mov	r1, #1
   1ba98:	ldr	r0, [pc, #280]	; 1bbb8 <error@@Base+0x3f24>
   1ba9c:	bl	10d70 <fwrite@plt>
   1baa0:	cmp	r7, #0
   1baa4:	beq	1bb58 <error@@Base+0x3ec4>
   1baa8:	add	r5, r9, #1
   1baac:	mov	r7, #1
   1bab0:	ldr	r3, [fp]
   1bab4:	mov	r2, #29
   1bab8:	mov	r1, #1
   1babc:	ldr	r0, [pc, #248]	; 1bbbc <error@@Base+0x3f28>
   1bac0:	bl	10d70 <fwrite@plt>
   1bac4:	ldr	r3, [pc, #244]	; 1bbc0 <error@@Base+0x3f2c>
   1bac8:	ldr	r3, [r3]
   1bacc:	cmp	r3, #0
   1bad0:	ldr	r3, [r8]
   1bad4:	bne	1ba04 <error@@Base+0x3d70>
   1bad8:	cmp	r3, #0
   1badc:	beq	1ba18 <error@@Base+0x3d84>
   1bae0:	b	1ba0c <error@@Base+0x3d78>
   1bae4:	ldr	r1, [sl, #4]
   1bae8:	ldr	r0, [r4]
   1baec:	bl	17b80 <close@plt+0x6cb4>
   1baf0:	b	1ba24 <error@@Base+0x3d90>
   1baf4:	ldr	r3, [fp]
   1baf8:	mov	r2, #3
   1bafc:	mov	r1, #1
   1bb00:	ldr	r0, [pc, #188]	; 1bbc4 <error@@Base+0x3f30>
   1bb04:	bl	10d70 <fwrite@plt>
   1bb08:	str	r6, [sp]
   1bb0c:	mov	r3, r6
   1bb10:	mov	r2, r6
   1bb14:	ldr	r1, [pc, #172]	; 1bbc8 <error@@Base+0x3f34>
   1bb18:	ldr	r0, [fp]
   1bb1c:	bl	10df4 <fprintf@plt>
   1bb20:	ldr	sl, [sl, #12]
   1bb24:	cmp	sl, #0
   1bb28:	bne	1b9a8 <error@@Base+0x3d14>
   1bb2c:	ldr	r9, [sp, #12]
   1bb30:	ldr	r9, [r9, #4]
   1bb34:	cmp	r9, #0
   1bb38:	bne	1b984 <error@@Base+0x3cf0>
   1bb3c:	ldr	r3, [pc, #88]	; 1bb9c <error@@Base+0x3f08>
   1bb40:	ldr	r2, [sp, #116]	; 0x74
   1bb44:	ldr	r3, [r3]
   1bb48:	cmp	r2, r3
   1bb4c:	bne	1bb98 <error@@Base+0x3f04>
   1bb50:	add	sp, sp, #124	; 0x7c
   1bb54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bb58:	ldr	r3, [pc, #108]	; 1bbcc <error@@Base+0x3f38>
   1bb5c:	mov	r2, r6
   1bb60:	ldr	r1, [pc, #104]	; 1bbd0 <error@@Base+0x3f3c>
   1bb64:	ldr	r0, [r3]
   1bb68:	bl	10df4 <fprintf@plt>
   1bb6c:	ldr	r3, [pc, #96]	; 1bbd4 <error@@Base+0x3f40>
   1bb70:	mov	r2, #1
   1bb74:	str	r2, [r3]
   1bb78:	b	1baa8 <error@@Base+0x3e14>
   1bb7c:	ldr	r3, [fp]
   1bb80:	mov	r2, #76	; 0x4c
   1bb84:	mov	r1, #1
   1bb88:	ldr	r0, [pc, #72]	; 1bbd8 <error@@Base+0x3f44>
   1bb8c:	bl	10d70 <fwrite@plt>
   1bb90:	mov	r5, #1
   1bb94:	b	1b9ec <error@@Base+0x3d58>
   1bb98:	bl	10d28 <__stack_chk_fail@plt>
   1bb9c:	strdeq	r0, [r3], -r8
   1bba0:	andeq	r1, r3, r8, ror #14
   1bba4:	andeq	r1, r3, r8, ror r7
   1bba8:	andeq	lr, r1, r8, lsr #16
   1bbac:	strdeq	r0, [r2], -ip
   1bbb0:	andeq	r1, r3, r4, lsr r3
   1bbb4:	andeq	r0, r2, r0, ror r6
   1bbb8:	andeq	r0, r2, r4, lsl #12
   1bbbc:	andeq	r0, r2, r0, asr r6
   1bbc0:	andeq	r1, r3, r0, ror #1
   1bbc4:	andeq	r0, r2, r4, lsl #6
   1bbc8:	andeq	r0, r2, r4, ror r6
   1bbcc:	andeq	r1, r3, r8, asr #3
   1bbd0:	andeq	r0, r2, ip, lsr #12
   1bbd4:	andeq	r1, r3, ip, lsl #6
   1bbd8:	andeq	r0, r2, ip, lsr #13
   1bbdc:	ldr	r3, [r0, #4]
   1bbe0:	cmp	r3, #5
   1bbe4:	bxne	lr
   1bbe8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bbec:	sub	sp, sp, #12
   1bbf0:	ldr	r6, [r0, #12]
   1bbf4:	cmp	r6, #0
   1bbf8:	beq	1bd8c <error@@Base+0x40f8>
   1bbfc:	ldr	r7, [pc, #708]	; 1bec8 <error@@Base+0x4234>
   1bc00:	ldr	r4, [pc, #708]	; 1becc <error@@Base+0x4238>
   1bc04:	ldr	r8, [pc, #708]	; 1bed0 <error@@Base+0x423c>
   1bc08:	ldr	fp, [pc, #708]	; 1bed4 <error@@Base+0x4240>
   1bc0c:	ldr	sl, [pc, #708]	; 1bed8 <error@@Base+0x4244>
   1bc10:	str	r0, [sp, #4]
   1bc14:	ldr	r5, [r6, #8]
   1bc18:	cmp	r5, #0
   1bc1c:	beq	1bd74 <error@@Base+0x40e0>
   1bc20:	ldr	r9, [pc, #692]	; 1bedc <error@@Base+0x4248>
   1bc24:	b	1bd44 <error@@Base+0x40b0>
   1bc28:	mov	r2, #1
   1bc2c:	ldr	r1, [r5, #20]
   1bc30:	ldr	r0, [r5, #24]
   1bc34:	bl	17998 <close@plt+0x6acc>
   1bc38:	ldr	r3, [r4]
   1bc3c:	mov	r2, #2
   1bc40:	mov	r1, #1
   1bc44:	mov	r0, sl
   1bc48:	bl	10d70 <fwrite@plt>
   1bc4c:	ldr	r2, [r8]
   1bc50:	ldr	r3, [r7]
   1bc54:	ldr	r0, [r5]
   1bc58:	orrs	r3, r2, r3
   1bc5c:	ldr	r1, [r6, #4]
   1bc60:	beq	1bdd8 <error@@Base+0x4144>
   1bc64:	bl	17b80 <close@plt+0x6cb4>
   1bc68:	ldr	r3, [pc, #624]	; 1bee0 <error@@Base+0x424c>
   1bc6c:	ldr	r2, [pc, #624]	; 1bee4 <error@@Base+0x4250>
   1bc70:	mov	r1, r9
   1bc74:	mov	r0, r5
   1bc78:	bl	1ae48 <error@@Base+0x31b4>
   1bc7c:	ldr	r3, [r4]
   1bc80:	mov	r2, #2
   1bc84:	mov	r1, #1
   1bc88:	ldr	r0, [pc, #600]	; 1bee8 <error@@Base+0x4254>
   1bc8c:	bl	10d70 <fwrite@plt>
   1bc90:	ldr	r3, [r7]
   1bc94:	cmp	r3, #0
   1bc98:	ldr	r3, [r4]
   1bc9c:	bne	1bdc4 <error@@Base+0x4130>
   1bca0:	mov	r2, #8
   1bca4:	mov	r1, #1
   1bca8:	ldr	r0, [pc, #572]	; 1beec <error@@Base+0x4258>
   1bcac:	bl	10d70 <fwrite@plt>
   1bcb0:	ldr	r1, [pc, #568]	; 1bef0 <error@@Base+0x425c>
   1bcb4:	ldr	r0, [r5, #20]
   1bcb8:	bl	178bc <close@plt+0x69f0>
   1bcbc:	cmp	r0, #0
   1bcc0:	bne	1bdac <error@@Base+0x4118>
   1bcc4:	mov	r2, #1
   1bcc8:	ldr	r1, [r5, #20]
   1bccc:	ldr	r0, [r5, #24]
   1bcd0:	bl	17998 <close@plt+0x6acc>
   1bcd4:	ldr	r3, [r4]
   1bcd8:	mov	r2, #9
   1bcdc:	mov	r1, #1
   1bce0:	ldr	r0, [pc, #524]	; 1bef4 <error@@Base+0x4260>
   1bce4:	bl	10d70 <fwrite@plt>
   1bce8:	ldr	r3, [r4]
   1bcec:	mov	r2, #39	; 0x27
   1bcf0:	mov	r1, #1
   1bcf4:	ldr	r0, [pc, #508]	; 1bef8 <error@@Base+0x4264>
   1bcf8:	bl	10d70 <fwrite@plt>
   1bcfc:	ldr	r3, [r7]
   1bd00:	cmp	r3, #0
   1bd04:	bne	1bd94 <error@@Base+0x4100>
   1bd08:	ldr	r1, [pc, #480]	; 1bef0 <error@@Base+0x425c>
   1bd0c:	ldr	r0, [r5, #20]
   1bd10:	bl	178bc <close@plt+0x69f0>
   1bd14:	ldr	r3, [r4]
   1bd18:	cmp	r0, #0
   1bd1c:	moveq	r2, #19
   1bd20:	moveq	r1, #1
   1bd24:	ldreq	r0, [pc, #464]	; 1befc <error@@Base+0x4268>
   1bd28:	movne	r2, #28
   1bd2c:	movne	r1, #1
   1bd30:	ldrne	r0, [pc, #456]	; 1bf00 <error@@Base+0x426c>
   1bd34:	bl	10d70 <fwrite@plt>
   1bd38:	ldr	r5, [r5, #28]
   1bd3c:	cmp	r5, #0
   1bd40:	beq	1bd74 <error@@Base+0x40e0>
   1bd44:	ldr	r1, [r4]
   1bd48:	mov	r0, #10
   1bd4c:	bl	10e78 <fputc@plt>
   1bd50:	ldr	r3, [r7]
   1bd54:	cmp	r3, #0
   1bd58:	beq	1bc28 <error@@Base+0x3f94>
   1bd5c:	ldr	r3, [r4]
   1bd60:	mov	r2, #7
   1bd64:	mov	r1, #1
   1bd68:	mov	r0, fp
   1bd6c:	bl	10d70 <fwrite@plt>
   1bd70:	b	1bc4c <error@@Base+0x3fb8>
   1bd74:	ldr	r3, [r7]
   1bd78:	cmp	r3, #0
   1bd7c:	bne	1bde0 <error@@Base+0x414c>
   1bd80:	ldr	r6, [r6, #12]
   1bd84:	cmp	r6, #0
   1bd88:	bne	1bc14 <error@@Base+0x3f80>
   1bd8c:	add	sp, sp, #12
   1bd90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1bd94:	ldr	r3, [r4]
   1bd98:	mov	r2, #18
   1bd9c:	mov	r1, #1
   1bda0:	ldr	r0, [pc, #348]	; 1bf04 <error@@Base+0x4270>
   1bda4:	bl	10d70 <fwrite@plt>
   1bda8:	b	1bd38 <error@@Base+0x40a4>
   1bdac:	ldr	r3, [r4]
   1bdb0:	mov	r2, #6
   1bdb4:	mov	r1, #1
   1bdb8:	ldr	r0, [pc, #328]	; 1bf08 <error@@Base+0x4274>
   1bdbc:	bl	10d70 <fwrite@plt>
   1bdc0:	b	1bcd4 <error@@Base+0x4040>
   1bdc4:	mov	r2, #16
   1bdc8:	mov	r1, #1
   1bdcc:	ldr	r0, [pc, #312]	; 1bf0c <error@@Base+0x4278>
   1bdd0:	bl	10d70 <fwrite@plt>
   1bdd4:	b	1bce8 <error@@Base+0x4054>
   1bdd8:	bl	17be8 <close@plt+0x6d1c>
   1bddc:	b	1bc68 <error@@Base+0x3fd4>
   1bde0:	ldr	r3, [r4]
   1bde4:	mov	r2, #5
   1bde8:	mov	r1, #1
   1bdec:	ldr	r0, [pc, #284]	; 1bf10 <error@@Base+0x427c>
   1bdf0:	bl	10d70 <fwrite@plt>
   1bdf4:	ldr	r3, [sp, #4]
   1bdf8:	ldr	r1, [r6, #4]
   1bdfc:	ldr	r0, [r3]
   1be00:	bl	17be8 <close@plt+0x6d1c>
   1be04:	ldr	r3, [r8]
   1be08:	cmp	r3, #0
   1be0c:	ldr	r3, [r4]
   1be10:	beq	1be78 <error@@Base+0x41e4>
   1be14:	mov	r2, #68	; 0x44
   1be18:	mov	r1, #1
   1be1c:	ldr	r0, [pc, #240]	; 1bf14 <error@@Base+0x4280>
   1be20:	bl	10d70 <fwrite@plt>
   1be24:	ldr	r3, [r4]
   1be28:	mov	r2, #2
   1be2c:	mov	r1, #1
   1be30:	ldr	r0, [pc, #176]	; 1bee8 <error@@Base+0x4254>
   1be34:	bl	10d70 <fwrite@plt>
   1be38:	ldr	r3, [r4]
   1be3c:	mov	r2, #32
   1be40:	mov	r1, #1
   1be44:	ldr	r0, [pc, #204]	; 1bf18 <error@@Base+0x4284>
   1be48:	bl	10d70 <fwrite@plt>
   1be4c:	ldr	r3, [r4]
   1be50:	mov	r2, #61	; 0x3d
   1be54:	mov	r1, #1
   1be58:	ldr	r0, [pc, #188]	; 1bf1c <error@@Base+0x4288>
   1be5c:	bl	10d70 <fwrite@plt>
   1be60:	ldr	r3, [r4]
   1be64:	mov	r2, #14
   1be68:	mov	r1, #1
   1be6c:	ldr	r0, [pc, #172]	; 1bf20 <error@@Base+0x428c>
   1be70:	bl	10d70 <fwrite@plt>
   1be74:	b	1bd80 <error@@Base+0x40ec>
   1be78:	mov	r2, #41	; 0x29
   1be7c:	mov	r1, #1
   1be80:	ldr	r0, [pc, #156]	; 1bf24 <error@@Base+0x4290>
   1be84:	bl	10d70 <fwrite@plt>
   1be88:	ldr	r3, [r4]
   1be8c:	mov	r2, #18
   1be90:	mov	r1, #1
   1be94:	ldr	r0, [pc, #140]	; 1bf28 <error@@Base+0x4294>
   1be98:	bl	10d70 <fwrite@plt>
   1be9c:	ldr	r3, [r4]
   1bea0:	mov	r2, #23
   1bea4:	mov	r1, #1
   1bea8:	ldr	r0, [pc, #124]	; 1bf2c <error@@Base+0x4298>
   1beac:	bl	10d70 <fwrite@plt>
   1beb0:	ldr	r3, [r4]
   1beb4:	mov	r2, #17
   1beb8:	mov	r1, #1
   1bebc:	ldr	r0, [pc, #108]	; 1bf30 <error@@Base+0x429c>
   1bec0:	bl	10d70 <fwrite@plt>
   1bec4:	b	1be24 <error@@Base+0x4190>
   1bec8:	andeq	r1, r3, r8, lsr r3
   1becc:	andeq	r1, r3, r8, ror #14
   1bed0:	andeq	r1, r3, r0, ror #1
   1bed4:	andeq	sp, r1, r4, asr #26
   1bed8:	andeq	r0, r2, r8, lsl #6
   1bedc:	andeq	r0, r2, ip, lsr #4
   1bee0:	andeq	sp, r1, r8, lsl #25
   1bee4:	andeq	r0, r2, ip, lsr r2
   1bee8:	andeq	pc, r1, r4, lsl pc	; <UNPREDICTABLE>
   1beec:	andeq	r0, r2, r0, lsr r3
   1bef0:	andeq	sp, r1, r4, ror #22
   1bef4:	andeq	r0, r2, ip, asr r8
   1bef8:	andeq	r0, r2, ip, lsr r7
   1befc:	andeq	r0, r2, r4, ror #14
   1bf00:	andeq	r0, r2, r8, ror r7
   1bf04:	muleq	r2, r8, r7
   1bf08:	andeq	lr, r1, r4, lsl r8
   1bf0c:	andeq	r0, r2, r8, lsr #14
   1bf10:	andeq	r0, r2, ip, lsr #15
   1bf14:			; <UNDEFINED> instruction: 0x000207b4
   1bf18:	andeq	r0, r2, r8, ror #16
   1bf1c:	andeq	r0, r2, ip, lsl #17
   1bf20:	andeq	r0, r2, ip, asr #17
   1bf24:	strdeq	r0, [r2], -ip
   1bf28:	andeq	r0, r2, r8, lsr #16
   1bf2c:	andeq	r0, r2, ip, lsr r8
   1bf30:	andeq	r0, r2, r4, asr r8
   1bf34:	ldr	r3, [r0, #4]
   1bf38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bf3c:	cmp	r3, #5
   1bf40:	sub	sp, sp, #28
   1bf44:	movne	r3, #0
   1bf48:	strne	r3, [sp, #12]
   1bf4c:	bne	1c0bc <error@@Base+0x4428>
   1bf50:	ldr	sl, [r0, #12]
   1bf54:	cmp	sl, #0
   1bf58:	beq	1c0b8 <error@@Base+0x4424>
   1bf5c:	ldr	r9, [pc, #1448]	; 1c50c <error@@Base+0x4878>
   1bf60:	mov	r3, #0
   1bf64:	str	r0, [sp, #20]
   1bf68:	str	r3, [sp, #12]
   1bf6c:	ldr	r3, [sp, #20]
   1bf70:	mov	r2, #7
   1bf74:	mov	r1, #1
   1bf78:	ldr	fp, [r3]
   1bf7c:	ldr	r0, [pc, #1420]	; 1c510 <error@@Base+0x487c>
   1bf80:	ldr	r3, [r9]
   1bf84:	bl	10d70 <fwrite@plt>
   1bf88:	ldr	r1, [sl, #4]
   1bf8c:	mov	r0, fp
   1bf90:	bl	17be8 <close@plt+0x6d1c>
   1bf94:	ldr	r3, [pc, #1400]	; 1c514 <error@@Base+0x4880>
   1bf98:	ldr	r3, [r3]
   1bf9c:	cmp	r3, #0
   1bfa0:	movne	r2, #15
   1bfa4:	movne	r1, #1
   1bfa8:	moveq	r2, #21
   1bfac:	moveq	r1, #1
   1bfb0:	ldrne	r0, [pc, #1376]	; 1c518 <error@@Base+0x4884>
   1bfb4:	ldreq	r0, [pc, #1376]	; 1c51c <error@@Base+0x4888>
   1bfb8:	ldr	r3, [r9]
   1bfbc:	bl	10d70 <fwrite@plt>
   1bfc0:	ldr	r3, [r9]
   1bfc4:	mov	r2, #15
   1bfc8:	mov	r1, #1
   1bfcc:	ldr	r0, [pc, #1356]	; 1c520 <error@@Base+0x488c>
   1bfd0:	bl	10d70 <fwrite@plt>
   1bfd4:	ldr	r4, [sl, #8]
   1bfd8:	cmp	r4, #0
   1bfdc:	beq	1c138 <error@@Base+0x44a4>
   1bfe0:	ldr	r6, [pc, #1340]	; 1c524 <error@@Base+0x4890>
   1bfe4:	ldr	r8, [pc, #1340]	; 1c528 <error@@Base+0x4894>
   1bfe8:	mov	r7, #0
   1bfec:	str	fp, [sp, #16]
   1bff0:	b	1c078 <error@@Base+0x43e4>
   1bff4:	mov	r2, r7
   1bff8:	ldr	r1, [pc, #1324]	; 1c52c <error@@Base+0x4898>
   1bffc:	ldr	r0, [r9]
   1c000:	bl	10df4 <fprintf@plt>
   1c004:	mov	r2, #1
   1c008:	ldr	r1, [r4, #20]
   1c00c:	ldr	r0, [r4, #24]
   1c010:	bl	17998 <close@plt+0x6acc>
   1c014:	mov	r1, r8
   1c018:	ldr	r0, [r4, #20]
   1c01c:	bl	178bc <close@plt+0x69f0>
   1c020:	mov	r2, r7
   1c024:	cmp	r0, #0
   1c028:	ldr	r0, [r9]
   1c02c:	ldreq	r1, [pc, #1276]	; 1c530 <error@@Base+0x489c>
   1c030:	ldrne	r1, [pc, #1276]	; 1c534 <error@@Base+0x48a0>
   1c034:	bl	10df4 <fprintf@plt>
   1c038:	ldr	r3, [r4, #16]
   1c03c:	cmp	r3, #1
   1c040:	bgt	1c054 <error@@Base+0x43c0>
   1c044:	ldr	r3, [pc, #1260]	; 1c538 <error@@Base+0x48a4>
   1c048:	ldr	r3, [r3]
   1c04c:	cmp	r3, #0
   1c050:	beq	1c0c8 <error@@Base+0x4434>
   1c054:	ldr	r3, [r4, #12]
   1c058:	mov	r1, r8
   1c05c:	ldr	r0, [r3, #4]
   1c060:	bl	178bc <close@plt+0x69f0>
   1c064:	cmp	r0, #0
   1c068:	beq	1c2ec <error@@Base+0x4658>
   1c06c:	ldr	r4, [r4, #28]
   1c070:	cmp	r4, #0
   1c074:	beq	1c134 <error@@Base+0x44a0>
   1c078:	ldr	r1, [r9]
   1c07c:	mov	r0, #9
   1c080:	bl	10e78 <fputc@plt>
   1c084:	ldr	r3, [r6]
   1c088:	add	r7, r7, #1
   1c08c:	cmp	r3, #0
   1c090:	bne	1bff4 <error@@Base+0x4360>
   1c094:	ldr	r1, [r4, #20]
   1c098:	ldr	r0, [r4, #24]
   1c09c:	mov	r2, #1
   1c0a0:	bl	17998 <close@plt+0x6acc>
   1c0a4:	mov	r2, r7
   1c0a8:	ldr	r1, [pc, #1164]	; 1c53c <error@@Base+0x48a8>
   1c0ac:	ldr	r0, [r9]
   1c0b0:	bl	10df4 <fprintf@plt>
   1c0b4:	b	1c038 <error@@Base+0x43a4>
   1c0b8:	str	sl, [sp, #12]
   1c0bc:	ldr	r0, [sp, #12]
   1c0c0:	add	sp, sp, #28
   1c0c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c0c8:	ldr	r1, [r9]
   1c0cc:	mov	r0, #9
   1c0d0:	bl	10e78 <fputc@plt>
   1c0d4:	ldr	r3, [r4, #12]
   1c0d8:	mov	r1, r8
   1c0dc:	ldr	r0, [r3, #4]
   1c0e0:	bl	178bc <close@plt+0x69f0>
   1c0e4:	cmp	r0, #0
   1c0e8:	bne	1c4ac <error@@Base+0x4818>
   1c0ec:	ldr	r3, [r4, #12]
   1c0f0:	mov	r2, #1
   1c0f4:	ldrd	r0, [r3]
   1c0f8:	bl	17998 <close@plt+0x6acc>
   1c0fc:	ldr	r1, [r9]
   1c100:	mov	r0, #32
   1c104:	bl	10e78 <fputc@plt>
   1c108:	ldr	r0, [r4]
   1c10c:	ldr	r1, [sl, #4]
   1c110:	bl	17be8 <close@plt+0x6d1c>
   1c114:	ldr	r3, [r9]
   1c118:	mov	r2, #6
   1c11c:	mov	r1, #1
   1c120:	ldr	r0, [pc, #1048]	; 1c540 <error@@Base+0x48ac>
   1c124:	bl	10d70 <fwrite@plt>
   1c128:	ldr	r4, [r4, #28]
   1c12c:	cmp	r4, #0
   1c130:	bne	1c078 <error@@Base+0x43e4>
   1c134:	ldr	fp, [sp, #16]
   1c138:	ldr	r3, [r9]
   1c13c:	mov	r2, #15
   1c140:	mov	r1, #1
   1c144:	ldr	r0, [pc, #1016]	; 1c544 <error@@Base+0x48b0>
   1c148:	bl	10d70 <fwrite@plt>
   1c14c:	ldr	r3, [pc, #1012]	; 1c548 <error@@Base+0x48b4>
   1c150:	ldr	r2, [pc, #1012]	; 1c54c <error@@Base+0x48b8>
   1c154:	ldr	r1, [pc, #1012]	; 1c550 <error@@Base+0x48bc>
   1c158:	ldr	r0, [r3]
   1c15c:	ldr	r3, [sl]
   1c160:	cmp	r0, #0
   1c164:	moveq	r1, r2
   1c168:	str	r1, [sp]
   1c16c:	mov	r2, fp
   1c170:	ldr	r1, [pc, #988]	; 1c554 <error@@Base+0x48c0>
   1c174:	ldr	r0, [r9]
   1c178:	bl	10df4 <fprintf@plt>
   1c17c:	ldr	r3, [r9]
   1c180:	mov	r2, #21
   1c184:	mov	r1, #1
   1c188:	ldr	r0, [pc, #968]	; 1c558 <error@@Base+0x48c4>
   1c18c:	bl	10d70 <fwrite@plt>
   1c190:	ldr	r3, [r9]
   1c194:	mov	r2, #28
   1c198:	mov	r1, #1
   1c19c:	ldr	r0, [pc, #952]	; 1c55c <error@@Base+0x48c8>
   1c1a0:	bl	10d70 <fwrite@plt>
   1c1a4:	ldr	r3, [r9]
   1c1a8:	mov	r2, #15
   1c1ac:	mov	r1, #1
   1c1b0:	ldr	r0, [pc, #936]	; 1c560 <error@@Base+0x48cc>
   1c1b4:	bl	10d70 <fwrite@plt>
   1c1b8:	ldr	r3, [r9]
   1c1bc:	mov	r2, #20
   1c1c0:	mov	r1, #1
   1c1c4:	ldr	r0, [pc, #920]	; 1c564 <error@@Base+0x48d0>
   1c1c8:	bl	10d70 <fwrite@plt>
   1c1cc:	ldr	r4, [sl, #8]
   1c1d0:	cmp	r4, #0
   1c1d4:	beq	1c438 <error@@Base+0x47a4>
   1c1d8:	ldr	r6, [pc, #836]	; 1c524 <error@@Base+0x4890>
   1c1dc:	ldr	fp, [pc, #900]	; 1c568 <error@@Base+0x48d4>
   1c1e0:	ldr	r7, [pc, #832]	; 1c528 <error@@Base+0x4894>
   1c1e4:	mov	r5, #0
   1c1e8:	b	1c228 <error@@Base+0x4594>
   1c1ec:	ldr	r1, [pc, #888]	; 1c56c <error@@Base+0x48d8>
   1c1f0:	bl	10df4 <fprintf@plt>
   1c1f4:	ldr	r3, [r9]
   1c1f8:	mov	r2, #37	; 0x25
   1c1fc:	mov	r1, #1
   1c200:	ldr	r0, [pc, #872]	; 1c570 <error@@Base+0x48dc>
   1c204:	bl	10d70 <fwrite@plt>
   1c208:	ldr	r3, [r9]
   1c20c:	mov	r2, #3
   1c210:	mov	r1, #1
   1c214:	ldr	r0, [pc, #856]	; 1c574 <error@@Base+0x48e0>
   1c218:	bl	10d70 <fwrite@plt>
   1c21c:	ldr	r4, [r4, #28]
   1c220:	cmp	r4, #0
   1c224:	beq	1c438 <error@@Base+0x47a4>
   1c228:	ldr	r3, [r6]
   1c22c:	add	r5, r5, #1
   1c230:	cmp	r3, #0
   1c234:	moveq	r1, fp
   1c238:	ldrne	r1, [pc, #824]	; 1c578 <error@@Base+0x48e4>
   1c23c:	mov	r2, r5
   1c240:	ldr	r0, [r9]
   1c244:	bl	10df4 <fprintf@plt>
   1c248:	ldr	r1, [sl, #4]
   1c24c:	ldr	r0, [r4]
   1c250:	bl	17be8 <close@plt+0x6d1c>
   1c254:	ldr	r3, [r4, #16]
   1c258:	cmp	r3, #1
   1c25c:	bgt	1c270 <error@@Base+0x45dc>
   1c260:	ldr	r3, [pc, #720]	; 1c538 <error@@Base+0x48a4>
   1c264:	ldr	r3, [r3]
   1c268:	cmp	r3, #0
   1c26c:	beq	1c378 <error@@Base+0x46e4>
   1c270:	ldr	r3, [r4, #12]
   1c274:	mov	r1, r7
   1c278:	ldr	r0, [r3, #4]
   1c27c:	bl	178bc <close@plt+0x69f0>
   1c280:	cmp	r0, #0
   1c284:	beq	1c3d4 <error@@Base+0x4740>
   1c288:	ldr	r2, [r6]
   1c28c:	ldr	r3, [r9]
   1c290:	cmp	r2, #0
   1c294:	beq	1c364 <error@@Base+0x46d0>
   1c298:	mov	r0, r3
   1c29c:	mov	r2, r5
   1c2a0:	ldr	r1, [pc, #724]	; 1c57c <error@@Base+0x48e8>
   1c2a4:	bl	10df4 <fprintf@plt>
   1c2a8:	ldr	r3, [r6]
   1c2ac:	ldr	r0, [r9]
   1c2b0:	cmp	r3, #0
   1c2b4:	mov	r2, r5
   1c2b8:	bne	1c1ec <error@@Base+0x4558>
   1c2bc:	ldr	r1, [pc, #700]	; 1c580 <error@@Base+0x48ec>
   1c2c0:	bl	10df4 <fprintf@plt>
   1c2c4:	ldr	r1, [r4, #20]
   1c2c8:	ldr	r0, [r4, #24]
   1c2cc:	mov	r2, #1
   1c2d0:	bl	17998 <close@plt+0x6acc>
   1c2d4:	ldr	r3, [r9]
   1c2d8:	mov	r2, #11
   1c2dc:	mov	r1, #1
   1c2e0:	ldr	r0, [pc, #668]	; 1c584 <error@@Base+0x48f0>
   1c2e4:	bl	10d70 <fwrite@plt>
   1c2e8:	b	1c1f4 <error@@Base+0x4560>
   1c2ec:	ldr	r5, [r4, #12]
   1c2f0:	cmp	r5, #0
   1c2f4:	beq	1c06c <error@@Base+0x43d8>
   1c2f8:	ldr	fp, [pc, #648]	; 1c588 <error@@Base+0x48f4>
   1c2fc:	b	1c328 <error@@Base+0x4694>
   1c300:	ldr	r1, [sl, #4]
   1c304:	ldr	r0, [r4]
   1c308:	bl	17be8 <close@plt+0x6d1c>
   1c30c:	ldr	r2, [r5, #8]
   1c310:	mov	r1, fp
   1c314:	ldr	r0, [r9]
   1c318:	bl	10df4 <fprintf@plt>
   1c31c:	ldr	r5, [r5, #20]
   1c320:	cmp	r5, #0
   1c324:	beq	1c06c <error@@Base+0x43d8>
   1c328:	ldr	r1, [r9]
   1c32c:	mov	r0, #9
   1c330:	bl	10e78 <fputc@plt>
   1c334:	ldrd	r0, [r5]
   1c338:	mov	r2, #1
   1c33c:	bl	17998 <close@plt+0x6acc>
   1c340:	ldr	r1, [pc, #580]	; 1c58c <error@@Base+0x48f8>
   1c344:	ldr	r0, [r5, #4]
   1c348:	bl	10ca4 <strcmp@plt>
   1c34c:	cmp	r0, #1
   1c350:	bne	1c300 <error@@Base+0x466c>
   1c354:	ldr	r1, [r9]
   1c358:	mov	r0, #32
   1c35c:	bl	10e78 <fputc@plt>
   1c360:	b	1c300 <error@@Base+0x466c>
   1c364:	mov	r2, #8
   1c368:	mov	r1, #1
   1c36c:	ldr	r0, [pc, #540]	; 1c590 <error@@Base+0x48fc>
   1c370:	bl	10d70 <fwrite@plt>
   1c374:	b	1c2a8 <error@@Base+0x4614>
   1c378:	ldr	r1, [r9]
   1c37c:	mov	r0, #40	; 0x28
   1c380:	bl	10e78 <fputc@plt>
   1c384:	ldr	r3, [r4, #12]
   1c388:	mov	r1, r7
   1c38c:	ldr	r0, [r3, #4]
   1c390:	bl	178bc <close@plt+0x69f0>
   1c394:	cmp	r0, #0
   1c398:	bne	1c4dc <error@@Base+0x4848>
   1c39c:	ldr	r1, [r9]
   1c3a0:	mov	r0, #38	; 0x26
   1c3a4:	bl	10e78 <fputc@plt>
   1c3a8:	ldr	r1, [sl, #4]
   1c3ac:	ldr	r0, [r4]
   1c3b0:	bl	17be8 <close@plt+0x6d1c>
   1c3b4:	ldr	r3, [r6]
   1c3b8:	cmp	r3, #0
   1c3bc:	beq	1c4c4 <error@@Base+0x4830>
   1c3c0:	mov	r2, r5
   1c3c4:	ldr	r1, [pc, #456]	; 1c594 <error@@Base+0x4900>
   1c3c8:	ldr	r0, [r9]
   1c3cc:	bl	10df4 <fprintf@plt>
   1c3d0:	b	1c2a8 <error@@Base+0x4614>
   1c3d4:	ldr	r1, [r9]
   1c3d8:	mov	r0, #40	; 0x28
   1c3dc:	bl	10e78 <fputc@plt>
   1c3e0:	ldr	r8, [r4, #12]
   1c3e4:	cmp	r8, #0
   1c3e8:	beq	1c414 <error@@Base+0x4780>
   1c3ec:	ldr	r1, [sl, #4]
   1c3f0:	ldr	r0, [r4]
   1c3f4:	bl	17be8 <close@plt+0x6d1c>
   1c3f8:	ldr	r2, [r8, #8]
   1c3fc:	ldr	r1, [pc, #404]	; 1c598 <error@@Base+0x4904>
   1c400:	ldr	r0, [r9]
   1c404:	bl	10df4 <fprintf@plt>
   1c408:	ldr	r8, [r8, #20]
   1c40c:	cmp	r8, #0
   1c410:	bne	1c3ec <error@@Base+0x4758>
   1c414:	ldr	r2, [r6]
   1c418:	ldr	r3, [r9]
   1c41c:	cmp	r2, #0
   1c420:	bne	1c4f4 <error@@Base+0x4860>
   1c424:	mov	r2, #7
   1c428:	mov	r1, #1
   1c42c:	ldr	r0, [pc, #360]	; 1c59c <error@@Base+0x4908>
   1c430:	bl	10d70 <fwrite@plt>
   1c434:	b	1c2a8 <error@@Base+0x4614>
   1c438:	ldr	r3, [r9]
   1c43c:	mov	r2, #14
   1c440:	mov	r1, #1
   1c444:	ldr	r0, [pc, #340]	; 1c5a0 <error@@Base+0x490c>
   1c448:	bl	10d70 <fwrite@plt>
   1c44c:	ldr	r3, [r9]
   1c450:	mov	r2, #22
   1c454:	mov	r1, #1
   1c458:	ldr	r0, [pc, #324]	; 1c5a4 <error@@Base+0x4910>
   1c45c:	bl	10d70 <fwrite@plt>
   1c460:	ldr	r3, [r9]
   1c464:	mov	r2, #20
   1c468:	mov	r1, #1
   1c46c:	ldr	r0, [pc, #308]	; 1c5a8 <error@@Base+0x4914>
   1c470:	bl	10d70 <fwrite@plt>
   1c474:	ldr	r3, [r9]
   1c478:	mov	r2, #2
   1c47c:	mov	r1, #1
   1c480:	ldr	r0, [pc, #292]	; 1c5ac <error@@Base+0x4918>
   1c484:	bl	10d70 <fwrite@plt>
   1c488:	ldr	r3, [sp, #12]
   1c48c:	ldr	sl, [sl, #12]
   1c490:	add	r3, r3, #1
   1c494:	cmp	sl, #0
   1c498:	str	r3, [sp, #12]
   1c49c:	bne	1bf6c <error@@Base+0x42d8>
   1c4a0:	ldr	r0, [sp, #12]
   1c4a4:	add	sp, sp, #28
   1c4a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c4ac:	ldr	r3, [r9]
   1c4b0:	mov	r2, #6
   1c4b4:	mov	r1, #1
   1c4b8:	ldr	r0, [pc, #240]	; 1c5b0 <error@@Base+0x491c>
   1c4bc:	bl	10d70 <fwrite@plt>
   1c4c0:	b	1c108 <error@@Base+0x4474>
   1c4c4:	ldr	r3, [r9]
   1c4c8:	mov	r2, #13
   1c4cc:	mov	r1, #1
   1c4d0:	ldr	r0, [pc, #220]	; 1c5b4 <error@@Base+0x4920>
   1c4d4:	bl	10d70 <fwrite@plt>
   1c4d8:	b	1c2a8 <error@@Base+0x4614>
   1c4dc:	ldr	r3, [r9]
   1c4e0:	mov	r2, #7
   1c4e4:	mov	r1, #1
   1c4e8:	ldr	r0, [pc, #200]	; 1c5b8 <error@@Base+0x4924>
   1c4ec:	bl	10d70 <fwrite@plt>
   1c4f0:	b	1c39c <error@@Base+0x4708>
   1c4f4:	mov	r0, r3
   1c4f8:	mov	r2, r5
   1c4fc:	ldr	r1, [pc, #184]	; 1c5bc <error@@Base+0x4928>
   1c500:	bl	10df4 <fprintf@plt>
   1c504:	ldr	r3, [r9]
   1c508:	b	1c424 <error@@Base+0x4790>
   1c50c:	andeq	r1, r3, r8, ror #14
   1c510:	ldrdeq	r0, [r2], -ip
   1c514:	andeq	r1, r3, r0, ror #1
   1c518:	andeq	r0, r2, r4, ror #17
   1c51c:	strdeq	r0, [r2], -r4
   1c520:	andeq	r0, r2, ip, lsl #18
   1c524:	andeq	r1, r3, r8, lsr r3
   1c528:	andeq	sp, r1, r4, ror #22
   1c52c:	andeq	r0, r2, ip, lsr #18
   1c530:	andeq	r0, r2, r8, asr #18
   1c534:	andeq	r0, r2, r4, asr r9
   1c538:	andeq	r1, r3, r4, lsr r3
   1c53c:	andeq	r0, r2, r4, ror #18
   1c540:	andeq	pc, r1, r0, lsr #1
   1c544:	andeq	r0, r2, ip, lsl r9
   1c548:	andeq	r1, r3, ip, lsr #6
   1c54c:	andeq	sp, r1, ip, asr r9
   1c550:	andeq	sp, r1, r0, asr sl
   1c554:	andeq	r0, r2, r4, ror r9
   1c558:	andeq	r0, r2, r0, lsr #19
   1c55c:			; <UNDEFINED> instruction: 0x000209b8
   1c560:	ldrdeq	r0, [r2], -r8
   1c564:	andeq	r0, r2, r8, ror #19
   1c568:	andeq	r0, r2, r0, asr sl
   1c56c:	ldrdeq	r0, [r2], -r8
   1c570:	andeq	r0, r2, ip, lsl fp
   1c574:	andeq	r0, r2, r4, ror #19
   1c578:	andeq	r0, r2, r0, asr #20
   1c57c:	muleq	r2, r4, sl
   1c580:	strdeq	r0, [r2], -ip
   1c584:	andeq	r0, r2, r0, lsl fp
   1c588:	andeq	pc, r1, r4, ror #1
   1c58c:	andeq	lr, r1, r4, lsl #16
   1c590:	andeq	r0, r2, ip, lsr #21
   1c594:	andeq	r0, r2, r8, ror #20
   1c598:			; <UNDEFINED> instruction: 0x00020ab8
   1c59c:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
   1c5a0:	andeq	r0, r2, r0, lsl #20
   1c5a4:	andeq	r0, r2, r0, lsl sl
   1c5a8:	andeq	r0, r2, r8, lsr #20
   1c5ac:	ldrdeq	r0, [r2], -r8
   1c5b0:	andeq	lr, r1, r4, lsl r8
   1c5b4:	andeq	r0, r2, r4, lsl #21
   1c5b8:	andeq	r0, r2, r0, ror #20
   1c5bc:	andeq	r0, r2, r0, asr #21
   1c5c0:	push	{r4, lr}
   1c5c4:	mov	r2, #3
   1c5c8:	ldr	r4, [pc, #96]	; 1c630 <error@@Base+0x499c>
   1c5cc:	mov	r1, #1
   1c5d0:	ldr	r0, [pc, #92]	; 1c634 <error@@Base+0x49a0>
   1c5d4:	ldr	r3, [r4]
   1c5d8:	bl	10d70 <fwrite@plt>
   1c5dc:	ldr	r3, [r4]
   1c5e0:	mov	r2, #44	; 0x2c
   1c5e4:	mov	r1, #1
   1c5e8:	ldr	r0, [pc, #72]	; 1c638 <error@@Base+0x49a4>
   1c5ec:	bl	10d70 <fwrite@plt>
   1c5f0:	ldr	r3, [r4]
   1c5f4:	mov	r2, #49	; 0x31
   1c5f8:	mov	r1, #1
   1c5fc:	ldr	r0, [pc, #56]	; 1c63c <error@@Base+0x49a8>
   1c600:	bl	10d70 <fwrite@plt>
   1c604:	ldr	r3, [r4]
   1c608:	mov	r2, #53	; 0x35
   1c60c:	mov	r1, #1
   1c610:	ldr	r0, [pc, #40]	; 1c640 <error@@Base+0x49ac>
   1c614:	bl	10d70 <fwrite@plt>
   1c618:	ldr	r3, [r4]
   1c61c:	mov	r2, #5
   1c620:	mov	r1, #1
   1c624:	ldr	r0, [pc, #24]	; 1c644 <error@@Base+0x49b0>
   1c628:	pop	{r4, lr}
   1c62c:	b	10d70 <fwrite@plt>
   1c630:	andeq	r1, r3, r8, ror #14
   1c634:	andeq	ip, r1, r4, lsr #28
   1c638:	andeq	r0, r2, r4, asr #22
   1c63c:	andeq	r0, r2, r4, ror fp
   1c640:	andeq	r0, r2, r8, lsr #23
   1c644:	andeq	ip, r1, r0, ror lr
   1c648:	push	{r4, r5, r6, r7, r8, lr}
   1c64c:	mov	r2, #2
   1c650:	ldr	r5, [pc, #304]	; 1c788 <error@@Base+0x4af4>
   1c654:	mov	r1, #1
   1c658:	ldr	r0, [pc, #300]	; 1c78c <error@@Base+0x4af8>
   1c65c:	ldr	r3, [r5]
   1c660:	bl	10d70 <fwrite@plt>
   1c664:	ldr	r3, [pc, #292]	; 1c790 <error@@Base+0x4afc>
   1c668:	ldr	r3, [r3]
   1c66c:	cmp	r3, #0
   1c670:	movne	r2, #36	; 0x24
   1c674:	movne	r1, #1
   1c678:	moveq	r2, #48	; 0x30
   1c67c:	moveq	r1, #1
   1c680:	ldrne	r0, [pc, #268]	; 1c794 <error@@Base+0x4b00>
   1c684:	ldreq	r0, [pc, #268]	; 1c798 <error@@Base+0x4b04>
   1c688:	ldr	r3, [r5]
   1c68c:	bl	10d70 <fwrite@plt>
   1c690:	ldr	r3, [r5]
   1c694:	mov	r2, #12
   1c698:	mov	r1, #1
   1c69c:	ldr	r0, [pc, #248]	; 1c79c <error@@Base+0x4b08>
   1c6a0:	bl	10d70 <fwrite@plt>
   1c6a4:	ldr	r3, [r5]
   1c6a8:	mov	r2, #18
   1c6ac:	mov	r1, #1
   1c6b0:	ldr	r0, [pc, #232]	; 1c7a0 <error@@Base+0x4b0c>
   1c6b4:	bl	10d70 <fwrite@plt>
   1c6b8:	ldr	r1, [pc, #228]	; 1c7a4 <error@@Base+0x4b10>
   1c6bc:	ldr	r0, [r5]
   1c6c0:	bl	10df4 <fprintf@plt>
   1c6c4:	ldr	r3, [r5]
   1c6c8:	mov	r2, #14
   1c6cc:	mov	r1, #1
   1c6d0:	ldr	r0, [pc, #208]	; 1c7a8 <error@@Base+0x4b14>
   1c6d4:	bl	10d70 <fwrite@plt>
   1c6d8:	ldr	r3, [r5]
   1c6dc:	mov	r2, #18
   1c6e0:	mov	r1, #1
   1c6e4:	ldr	r0, [pc, #192]	; 1c7ac <error@@Base+0x4b18>
   1c6e8:	bl	10d70 <fwrite@plt>
   1c6ec:	ldr	r3, [pc, #188]	; 1c7b0 <error@@Base+0x4b1c>
   1c6f0:	ldr	r7, [r3]
   1c6f4:	cmp	r7, #0
   1c6f8:	beq	1c770 <error@@Base+0x4adc>
   1c6fc:	ldr	r8, [pc, #176]	; 1c7b4 <error@@Base+0x4b20>
   1c700:	b	1c710 <error@@Base+0x4a7c>
   1c704:	ldr	r7, [r7, #4]
   1c708:	cmp	r7, #0
   1c70c:	beq	1c770 <error@@Base+0x4adc>
   1c710:	ldr	r6, [r7]
   1c714:	ldr	r3, [r6, #4]
   1c718:	cmp	r3, #5
   1c71c:	bne	1c704 <error@@Base+0x4a70>
   1c720:	ldr	r4, [r6, #12]
   1c724:	cmp	r4, #0
   1c728:	beq	1c704 <error@@Base+0x4a70>
   1c72c:	ldr	r1, [r5]
   1c730:	mov	r0, #9
   1c734:	bl	10e78 <fputc@plt>
   1c738:	ldr	r1, [r4, #4]
   1c73c:	ldr	r0, [r6]
   1c740:	bl	17be8 <close@plt+0x6d1c>
   1c744:	ldr	r3, [r5]
   1c748:	mov	r2, #9
   1c74c:	mov	r1, #1
   1c750:	mov	r0, r8
   1c754:	bl	10d70 <fwrite@plt>
   1c758:	ldr	r4, [r4, #12]
   1c75c:	cmp	r4, #0
   1c760:	bne	1c72c <error@@Base+0x4a98>
   1c764:	ldr	r7, [r7, #4]
   1c768:	cmp	r7, #0
   1c76c:	bne	1c710 <error@@Base+0x4a7c>
   1c770:	ldr	r3, [r5]
   1c774:	mov	r2, #12
   1c778:	mov	r1, #1
   1c77c:	ldr	r0, [pc, #52]	; 1c7b8 <error@@Base+0x4b24>
   1c780:	pop	{r4, r5, r6, r7, r8, lr}
   1c784:	b	10d70 <fwrite@plt>
   1c788:	andeq	r1, r3, r8, ror #14
   1c78c:	andeq	sp, r1, r0, lsl #7
   1c790:	andeq	r1, r3, r0, ror #1
   1c794:	andeq	r0, r2, r0, ror #23
   1c798:	andeq	r0, r2, r8, lsl #24
   1c79c:	andeq	r0, r2, ip, lsr ip
   1c7a0:	andeq	r0, r2, ip, asr #24
   1c7a4:	andeq	r0, r2, r0, ror #24
   1c7a8:	muleq	r2, r4, ip
   1c7ac:	andeq	r0, r2, r4, lsr #25
   1c7b0:	andeq	r1, r3, r8, ror r7
   1c7b4:			; <UNDEFINED> instruction: 0x00020cb8
   1c7b8:	andeq	r0, r2, r4, asr #25
   1c7bc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c7c0:	mov	r7, r0
   1c7c4:	ldr	r6, [pc, #72]	; 1c814 <error@@Base+0x4b80>
   1c7c8:	ldr	r5, [pc, #72]	; 1c818 <error@@Base+0x4b84>
   1c7cc:	add	r6, pc, r6
   1c7d0:	add	r5, pc, r5
   1c7d4:	sub	r6, r6, r5
   1c7d8:	mov	r8, r1
   1c7dc:	mov	r9, r2
   1c7e0:	bl	10c78 <fdopen@plt-0x20>
   1c7e4:	asrs	r6, r6, #2
   1c7e8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c7ec:	mov	r4, #0
   1c7f0:	add	r4, r4, #1
   1c7f4:	ldr	r3, [r5], #4
   1c7f8:	mov	r2, r9
   1c7fc:	mov	r1, r8
   1c800:	mov	r0, r7
   1c804:	blx	r3
   1c808:	cmp	r6, r4
   1c80c:	bne	1c7f0 <error@@Base+0x4b5c>
   1c810:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c814:	andeq	r4, r1, r0, lsr #14
   1c818:	andeq	r4, r1, r8, lsl r7
   1c81c:	bx	lr

Disassembly of section .fini:

0001c820 <.fini>:
   1c820:	push	{r3, lr}
   1c824:	pop	{r3, pc}
