# TPU Systolic Array HW-accelerator
Tensor Processing Unit implementation in Verilog
![image](https://user-images.githubusercontent.com/59387743/214672108-84c2a86e-aa9b-47f8-b3a5-b7a6728de4e8.png)
![image](https://user-images.githubusercontent.com/59387743/214672245-abde68df-89de-4197-864f-924ebd10573f.png)
![image](https://user-images.githubusercontent.com/59387743/214672526-cabc0563-b628-41c9-b1fa-9eae61badb45.png)
![image](https://user-images.githubusercontent.com/59387743/214672704-dce0940e-2acc-4c5a-972e-e749c473c8b3.png)
