-makelib xcelium_lib/xbip_utils_v3_0_10 \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_reg_fd_v12_0_6 \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_pipe_v3_0_6 \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_addsub_v3_0_6 \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/c_addsub_v12_0_14 \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/c_addsub_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xbip_bram18k_v3_0_6 \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/mult_gen_v12_0_18 \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/mult_gen_v12_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_utils_v2_0_6 \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/cordic_v6_0_18 \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/hdl/cordic_v6_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/sim/cordic_0.vhd" \
-endlib
-makelib xcelium_lib/xbip_dsp48_multadd_v3_0_6 \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/floating_point_v7_1_15 \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/floating_point_v7_1_rfs.vhd" \
-endlib
-makelib xcelium_lib/floating_point_v7_1_15 \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/floating_point_v7_1_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog/phase_optimizer_cordic_fdiv_32ns_32ns_32_9_no_dsp_1.v" \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog/phase_optimizer_cordic_fmul_32ns_32ns_32_3_max_dsp_1.v" \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog/phase_optimizer_cordic_fpext_32ns_64_2_no_dsp_1.v" \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog/phase_optimizer_cordic_fsub_32ns_32ns_32_4_full_dsp_1.v" \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog/phase_optimizer_cordic_hls_deadlock_idx0_monitor.v" \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog/phase_optimizer_cordic_sitofp_32ns_32_4_no_dsp_1.v" \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/verilog/phase_optimizer_cordic.v" \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/ip/phase_optimizer_cordic_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v" \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/ip/phase_optimizer_cordic_fmul_32ns_32ns_32_3_max_dsp_1_ip.v" \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/ip/phase_optimizer_cordic_fpext_32ns_64_2_no_dsp_1_ip.v" \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/ip/phase_optimizer_cordic_fsub_32ns_32ns_32_4_full_dsp_1_ip.v" \
  "../../../../project_2.gen/sources_1/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/hdl/ip/phase_optimizer_cordic_sitofp_32ns_32_4_no_dsp_1_ip.v" \
  "../../../bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/phase_optimizer_cordic_0/sim/phase_optimizer_cordic_0.v" \
  "../../../bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/floating_point_0_4/sim/floating_point_0.v" \
  "../../../bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/float_div/sim/float_div.v" \
  "../../../bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/float_multi/sim/float_multi.v" \
  "../../../bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/fixed_to_float/sim/fixed_to_float.v" \
  "../../../bd/design_1/ipshared/56bd/sources_1/new/zff_2.v" \
  "../../../bd/design_1/ip/design_1_zadoff_chu_0_0/sim/design_1_zadoff_chu_0_0.v" \
  "../../../bd/design_1/sim/design_1.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

