read -sv run_verilog_mid/adder_32b_9_60_bcbf38aee112d1087cd21393a91fe7f2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_60_bcbf38aee112d1087cd21393a91fe7f2_yosys.v
