WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1255826 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1255826 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 14916339 heartbeat IPC: 0.6704 cumulative IPC: 0.366 (Simulation time: 00 hr 04 min 05 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 13660515 cumulative IPC: 0.366 (Simulation time: 00 hr 04 min 05 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 13660515 cumulative IPC: 0.366 (Simulation time: 00 hr 04 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_340B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.366 instructions: 5000003 cycles: 13660515
CPU 0 Branch Prediction Accuracy: 97.93% MPKI: 4.955 Average ROB Occupancy at Mispredict: 105.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0.0262
BRANCH_CONDITIONAL: 4.87
BRANCH_DIRECT_CALL: 0.0006
BRANCH_INDIRECT_CALL: 0.0348
BRANCH_RETURN: 0.0212

LLC TOTAL        ACCESS:     188437 HIT:      83789 MISS:     104648
LLC LOAD         ACCESS:     106010 HIT:      26442 MISS:      79568
LLC RFO          ACCESS:      14409 HIT:       1547 MISS:      12862
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      51185 HIT:      51135 MISS:         50
LLC TRANSLATION  ACCESS:      16833 HIT:       4665 MISS:      12168
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 521.8 cycles
cpu0_DTLB TOTAL        ACCESS:    1370805 HIT:    1228893 MISS:     141912
cpu0_DTLB LOAD         ACCESS:    1370805 HIT:    1228893 MISS:     141912
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 58.29 cycles
cpu0_ITLB TOTAL        ACCESS:     226591 HIT:     226302 MISS:        289
cpu0_ITLB LOAD         ACCESS:     226591 HIT:     226302 MISS:        289
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 71.13 cycles
cpu0_L1D TOTAL        ACCESS:    1751093 HIT:    1411596 MISS:     339497
cpu0_L1D LOAD         ACCESS:     855136 HIT:     644204 MISS:     210932
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     868866 HIT:     764786 MISS:     104080
cpu0_L1D TRANSLATION  ACCESS:      27091 HIT:       2606 MISS:      24485
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 167.3 cycles
cpu0_L1I TOTAL        ACCESS:     246172 HIT:     245794 MISS:        378
cpu0_L1I LOAD         ACCESS:     246172 HIT:     245794 MISS:        378
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 106.4 cycles
cpu0_L2C TOTAL        ACCESS:     219520 HIT:      82005 MISS:     137515
cpu0_L2C LOAD         ACCESS:     120483 HIT:      14473 MISS:     106010
cpu0_L2C RFO          ACCESS:      16520 HIT:       2111 MISS:      14409
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      58119 HIT:      57856 MISS:        263
cpu0_L2C TRANSLATION  ACCESS:      24398 HIT:       7565 MISS:      16833
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 417.9 cycles
cpu0_STLB TOTAL        ACCESS:      90065 HIT:      64119 MISS:      25946
cpu0_STLB LOAD         ACCESS:      90065 HIT:      64119 MISS:      25946
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 331.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      15203
  ROW_BUFFER_MISS:      89298
 AVG DBUS CONGESTED CYCLE: 3.946
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         87
  FULL:      42375
