# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 17:37:17 on Nov 13,2023
# vlog -reportprogress 300 -vlog01compat -work presynth F:/EDA_experiment/J3121000001_Comb/J3121000001_Comb/hdl/cyq_comb.v 
# -- Compiling module cyq_cp
# -- Compiling module cyq_jtd
# -- Compiling module cyq_74HC148
