
synthesis -f "U2_PRJ_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar 10 13:26:27 2023


Command Line:  synthesis -f U2_PRJ_impl1_lattice.synproj -gui -msgset C:/GIThab/LEDarray-controller/build2/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP100.
The -d option is LCMXO2-256HC.
Using package TQFP100.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-256HC

### Package : TQFP100

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = LED_ARRAY_SUB_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/GIThab/LEDarray-controller/build2 (searchpath added)
-p C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/GIThab/LEDarray-controller/build2/impl1 (searchpath added)
-p C:/GIThab/LEDarray-controller/build2 (searchpath added)
Verilog design file = C:/GIThab/LEDarray-controller/source/LED_ARRAY_SUB_top.v
NGD file = U2_PRJ_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/githab/ledarray-controller/source/led_array_sub_top.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): LED_ARRAY_SUB_top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/githab/ledarray-controller/source/led_array_sub_top.v(1): " arg1="LED_ARRAY_SUB_top" arg2="c:/githab/ledarray-controller/source/led_array_sub_top.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): " arg1="OSCH(NOM_FREQ=&quot;10.23&quot;)" arg2="C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1793"  />
Last elaborated design is LED_ARRAY_SUB_top()
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c256.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.41.
Top-level module name = LED_ARRAY_SUB_top.
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="count" arg1="one-hot"  />
State machine has 32 reachable states with original encodings of:

 00000 

 00001 

 00010 

 00011 

 00100 

 00101 

 00110 

 00111 

 01000 

 01001 

 01010 

 01011 

 01100 

 01101 

 01110 

 01111 

 10000 

 10001 

 10010 

 10011 

 10100 

 10101 

 10110 

 10111 

 11000 

 11001 

 11010 

 11011 

 11100 

 11101 

 11110 

 11111 

original encoding -> new encoding (one-hot encoding)

 00000 -> 00000000000000000000000000000001

 00001 -> 00000000000000000000000000000010

 00010 -> 00000000000000000000000000000100

 00011 -> 00000000000000000000000000001000

 00100 -> 00000000000000000000000000010000

 00101 -> 00000000000000000000000000100000

 00110 -> 00000000000000000000000001000000

 00111 -> 00000000000000000000000010000000

 01000 -> 00000000000000000000000100000000

 01001 -> 00000000000000000000001000000000

 01010 -> 00000000000000000000010000000000

 01011 -> 00000000000000000000100000000000

 01100 -> 00000000000000000001000000000000

 01101 -> 00000000000000000010000000000000

 01110 -> 00000000000000000100000000000000

 01111 -> 00000000000000001000000000000000

 10000 -> 00000000000000010000000000000000

 10001 -> 00000000000000100000000000000000

 10010 -> 00000000000001000000000000000000

 10011 -> 00000000000010000000000000000000

 10100 -> 00000000000100000000000000000000

 10101 -> 00000000001000000000000000000000

 10110 -> 00000000010000000000000000000000

 10111 -> 00000000100000000000000000000000

 11000 -> 00000001000000000000000000000000

 11001 -> 00000010000000000000000000000000

 11010 -> 00000100000000000000000000000000

 11011 -> 00001000000000000000000000000000

 11100 -> 00010000000000000000000000000000

 11101 -> 00100000000000000000000000000000

 11110 -> 01000000000000000000000000000000

 11111 -> 10000000000000000000000000000000




GSR instance connected to net i_RESET_n_c.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in LED_ARRAY_SUB_top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    179 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file U2_PRJ_impl1.ngd.

################### Begin Area Report (LED_ARRAY_SUB_top)######################
Number of register bits => 67 of 424 (15 % )
FD1P3IX => 31
FD1P3JX => 1
FD1S3AX => 4
FD1S3IX => 31
GSR => 1
IB => 3
LUT4 => 72
OB => 32
OSCH => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 67
Clock Enable Nets
Number of Clock Enables: 1
Top 1 highest fanout Clock Enables:
  Net : clk_enable_32, loads : 32
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n2294, loads : 32
  Net : clk_enable_32, loads : 32
  Net : o_LED_SINK_31_N_1_0, loads : 20
  Net : n1542, loads : 13
  Net : n1452, loads : 11
  Net : n1335, loads : 9
  Net : n1493, loads : 9
  Net : n190, loads : 8
  Net : n191, loads : 8
  Net : n192, loads : 7
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |  200.000 MHz|   75.409 MHz|     7 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 54.246  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.594  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-256HC -t TQFP100 -s 4 -oc Commercial   "U2_PRJ_impl1.ngd" -o "U2_PRJ_impl1_map.ncd" -pr "U2_PRJ_impl1.prf" -mp "U2_PRJ_impl1.mrp" -lpf "C:/GIThab/LEDarray-controller/build2/impl1/U2_PRJ_impl1.lpf" -lpf "C:/GIThab/LEDarray-controller/build2/U2_PRJ.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: U2_PRJ_impl1.ngd
   Picdevice="LCMXO2-256HC"

   Pictype="TQFP100"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-256HCTQFP100, Performance used: 4.

Loading device for application map from file 'xo2c256.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.41.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     67 out of   424 (16%)
      PFU registers:           67 out of   256 (26%)
      PIO registers:            0 out of   168 (0%)
   Number of SLICEs:        49 out of   128 (38%)
      SLICEs as Logic/ROM:     49 out of   128 (38%)
      SLICEs as RAM:            0 out of    96 (0%)
      SLICEs as Carry:          0 out of   128 (0%)
   Number of LUT4s:         64 out of   256 (25%)
      Number used as logic LUTs:         64
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 35 + 4(JTAG) out of 56 (70%)
   Number of block RAMs:  0 out of 0
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net clk: 49 loads, 49 rising, 0 falling (Driver: OSCH_inst )
   Number of Clock Enables:  1
     Net clk_enable_32: 16 loads, 16 LSLICEs
   Number of LSRs:  25
     Net n2216: 1 loads, 1 LSLICEs
     Net n193: 2 loads, 2 LSLICEs
     Net n2813: 1 loads, 1 LSLICEs
     Net n197: 2 loads, 2 LSLICEs
     Net n2819: 1 loads, 1 LSLICEs
     Net n201: 2 loads, 2 LSLICEs
     Net n2810: 1 loads, 1 LSLICEs
     Net n205: 2 loads, 2 LSLICEs
     Net n2176: 1 loads, 1 LSLICEs
     Net n209: 2 loads, 2 LSLICEs
     Net n2812: 1 loads, 1 LSLICEs
     Net n213: 2 loads, 2 LSLICEs
     Net n2816: 1 loads, 1 LSLICEs
     Net n217: 2 loads, 2 LSLICEs
     Net n2811: 1 loads, 1 LSLICEs
     Net n2294: 16 loads, 16 LSLICEs
     Net n219: 1 loads, 1 LSLICEs
     Net n195: 1 loads, 1 LSLICEs
     Net n215: 1 loads, 1 LSLICEs
     Net n211: 1 loads, 1 LSLICEs
     Net n203: 1 loads, 1 LSLICEs
     Net n207: 1 loads, 1 LSLICEs
     Net n190: 1 loads, 1 LSLICEs
     Net n199: 1 loads, 1 LSLICEs
     Net n191: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net o_LED_SINK_31_N_1_0: 20 loads
     Net clk_enable_32: 16 loads
     Net n2294: 16 loads
     Net n1542: 13 loads
     Net n1452: 11 loads
     Net n1335: 9 loads
     Net n1493: 9 loads
     Net n191: 9 loads
     Net n190: 8 loads
     Net n192: 7 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 32 MB

Dumping design to file U2_PRJ_impl1_map.ncd.

ncd2vdb "U2_PRJ_impl1_map.ncd" ".vdbs/U2_PRJ_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c256.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.

mpartrce -p "U2_PRJ_impl1.p2t" -f "U2_PRJ_impl1.p3t" -tf "U2_PRJ_impl1.pt" "U2_PRJ_impl1_map.ncd" "U2_PRJ_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "U2_PRJ_impl1_map.ncd"
Fri Mar 10 13:26:29 2023

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/GIThab/LEDarray-controller/build2/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF U2_PRJ_impl1_map.ncd U2_PRJ_impl1.dir/5_1.ncd U2_PRJ_impl1.prf
Preference file: U2_PRJ_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file U2_PRJ_impl1_map.ncd.
Design name: LED_ARRAY_SUB_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-256HC
Package:     TQFP100
Performance: 4
Loading device for application par from file 'xo2c256.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.41.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   35+4(JTAG)/56      70% used
                  35+4(JTAG)/56      70% bonded

   SLICE             49/128          38% used

   GSR                1/1           100% used
   OSC                1/1           100% used


Number of Signals: 135
Number of Connections: 410

Pin Constraint Summary:
   35 out of 35 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk (driver: OSCH_inst, clk load #: 49)


The following 2 signals are selected to use the secondary clock routing resources:
    clk_enable_32 (driver: SLICE_57, clk load #: 0, sr load #: 0, ce load #: 16)
    n2294 (driver: SLICE_57, clk load #: 0, sr load #: 16, ce load #: 0)

Signal i_RESET_n_c is selected as Global Set/Reset.
Starting Placer Phase 0.

Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
....................
Placer score = 11950.
Finished Placer Phase 1.  REAL time: 3 secs 

Starting Placer Phase 2.
.
Placer score =  11937
Finished Placer Phase 2.  REAL time: 3 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk" from OSC on comp "OSCH_inst" on site "OSC", clk load = 49
  SECONDARY "clk_enable_32" from F0 on comp "SLICE_57" on site "R2C6D", clk load = 0, ce load = 16, sr load = 0
  SECONDARY "n2294" from F1 on comp "SLICE_57" on site "R2C6D", clk load = 0, ce load = 0, sr load = 16

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 2 out of 8 (25%)

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   35 + 4(JTAG) out of 56 (69.6%) PIO sites used.
   35 + 4(JTAG) out of 56 (69.6%) bonded PIO sites used.
   Number of PIO comps: 35; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 0 / 14 (  0%)  | -          | -         |
| 1        | 7 / 14 ( 50%)  | 3.3V       | -         |
| 2        | 14 / 14 (100%) | 3.3V       | -         |
| 3        | 14 / 14 (100%) | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 3 secs 

Dumping design to file U2_PRJ_impl1.dir/5_1.ncd.

0 connections routed; 410 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 4 secs 

Start NBR router at 13:26:33 03/10/23

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 13:26:33 03/10/23

Start NBR section for initial routing at 13:26:33 03/10/23
Level 4, iteration 1
4(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 84.354ns/0.000ns; real time: 4 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 13:26:33 03/10/23
Level 4, iteration 1
2(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 84.354ns/0.000ns; real time: 4 secs 
Level 4, iteration 2
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 84.354ns/0.000ns; real time: 4 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 13:26:33 03/10/23

Start NBR section for re-routing at 13:26:33 03/10/23
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 84.354ns/0.000ns; real time: 4 secs 

Start NBR section for post-routing at 13:26:33 03/10/23

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 84.354ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 4 secs 
Total REAL time: 4 secs 
Completely routed.
End of route.  410 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file U2_PRJ_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 84.354
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.304
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 4 secs 
Total REAL time to completion: 4 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "U2_PRJ_impl1.t2b" -w "U2_PRJ_impl1.ncd" -jedec "U2_PRJ_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file U2_PRJ_impl1.ncd.
Design name: LED_ARRAY_SUB_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-256HC
Package:     TQFP100
Performance: 4
Loading device for application Bitgen from file 'xo2c256.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.41.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from U2_PRJ_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "U2_PRJ_impl1.jed".
