<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.5">
  <compounddef id="fpga_8h" kind="file">
    <compoundname>fpga.h</compoundname>
    <includes local="no">atomic</includes>
    <includes local="no">condition_variable</includes>
    <includes local="no">deque</includes>
    <includes local="no">future</includes>
    <includes local="no">memory</includes>
    <includes local="no">mutex</includes>
    <includes local="no">thread</includes>
    <includes local="no">unordered_map</includes>
    <includes local="no">vector</includes>
    <includes local="yes">CL/opencl.h</includes>
    <incdepgraph>
      <node id="48">
        <label>atomic</label>
      </node>
      <node id="47">
        <label>fpga.h</label>
        <link refid="fpga.h"/>
        <childnode refid="48" relation="include">
        </childnode>
        <childnode refid="49" relation="include">
        </childnode>
        <childnode refid="50" relation="include">
        </childnode>
        <childnode refid="51" relation="include">
        </childnode>
        <childnode refid="52" relation="include">
        </childnode>
        <childnode refid="53" relation="include">
        </childnode>
        <childnode refid="54" relation="include">
        </childnode>
        <childnode refid="55" relation="include">
        </childnode>
        <childnode refid="56" relation="include">
        </childnode>
        <childnode refid="57" relation="include">
        </childnode>
      </node>
      <node id="49">
        <label>condition_variable</label>
      </node>
      <node id="57">
        <label>CL/opencl.h</label>
      </node>
      <node id="51">
        <label>future</label>
      </node>
      <node id="56">
        <label>vector</label>
      </node>
      <node id="50">
        <label>deque</label>
      </node>
      <node id="55">
        <label>unordered_map</label>
      </node>
      <node id="53">
        <label>mutex</label>
      </node>
      <node id="54">
        <label>thread</label>
      </node>
      <node id="52">
        <label>memory</label>
      </node>
    </incdepgraph>
    <innerclass refid="structintel_1_1hexl_1_1fpga_1_1moduli__info__t" prot="public">intel::hexl::fpga::moduli_info_t</innerclass>
    <innerclass refid="structintel_1_1hexl_1_1fpga_1_1Object" prot="public">intel::hexl::fpga::Object</innerclass>
    <innerclass refid="structintel_1_1hexl_1_1fpga_1_1Object__NTT" prot="public">intel::hexl::fpga::Object_NTT</innerclass>
    <innerclass refid="structintel_1_1hexl_1_1fpga_1_1Object__INTT" prot="public">intel::hexl::fpga::Object_INTT</innerclass>
    <innerclass refid="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply" prot="public">intel::hexl::fpga::Object_DyadicMultiply</innerclass>
    <innerclass refid="classintel_1_1hexl_1_1fpga_1_1Buffer" prot="public">intel::hexl::fpga::Buffer</innerclass>
    <innerclass refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject" prot="public">intel::hexl::fpga::FPGAObject</innerclass>
    <innerclass refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT" prot="public">intel::hexl::fpga::FPGAObject_NTT</innerclass>
    <innerclass refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT" prot="public">intel::hexl::fpga::FPGAObject_INTT</innerclass>
    <innerclass refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply" prot="public">intel::hexl::fpga::FPGAObject_DyadicMultiply</innerclass>
    <innerclass refid="classintel_1_1hexl_1_1fpga_1_1Device" prot="public">intel::hexl::fpga::Device</innerclass>
    <innerclass refid="classintel_1_1hexl_1_1fpga_1_1DevicePool" prot="public">intel::hexl::fpga::DevicePool</innerclass>
    <innernamespace refid="namespaceintel">intel</innernamespace>
    <innernamespace refid="namespaceintel_1_1hexl">intel::hexl</innernamespace>
    <innernamespace refid="namespaceintel_1_1hexl_1_1fpga">intel::hexl::fpga</innernamespace>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <programlisting>
<codeline lineno="1"><highlight class="comment">//<sp/>Copyright<sp/>(C)<sp/>2020-2021<sp/>Intel<sp/>Corporation</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="2"><highlight class="normal"></highlight><highlight class="comment">//<sp/>SPDX-License-Identifier:<sp/>Apache-2.0</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="3"><highlight class="normal"></highlight></codeline>
<codeline lineno="4"><highlight class="normal"></highlight><highlight class="preprocessor">#ifndef<sp/>__FPGA_H__</highlight></codeline>
<codeline lineno="5"><highlight class="preprocessor"></highlight><highlight class="preprocessor">#define<sp/>__FPGA_H__</highlight></codeline>
<codeline lineno="6"><highlight class="preprocessor"></highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="7"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;atomic&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="8"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;condition_variable&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="9"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;deque&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="10"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;future&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="11"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;memory&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="12"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;mutex&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="13"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;thread&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="14"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;unordered_map&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="15"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&lt;vector&gt;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="16"><highlight class="normal"></highlight></codeline>
<codeline lineno="17"><highlight class="normal"></highlight><highlight class="preprocessor">#include<sp/>&quot;CL/opencl.h&quot;</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="18"><highlight class="normal"></highlight></codeline>
<codeline lineno="19"><highlight class="normal"></highlight><highlight class="keyword">namespace<sp/></highlight><highlight class="normal">intel<sp/>{</highlight></codeline>
<codeline lineno="20"><highlight class="normal"></highlight><highlight class="keyword">namespace<sp/></highlight><highlight class="normal">hexl<sp/>{</highlight></codeline>
<codeline lineno="21"><highlight class="normal"></highlight><highlight class="keyword">namespace<sp/></highlight><highlight class="normal">fpga<sp/>{</highlight></codeline>
<codeline lineno="22"><highlight class="normal"></highlight></codeline>
<codeline lineno="23" refid="namespaceintel_1_1hexl_1_1fpga_1abec5370ea5966ed3c9aee7817e805337" refkind="member"><highlight class="normal">__extension__<sp/></highlight><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">unsigned</highlight><highlight class="normal"><sp/>__int128<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1abec5370ea5966ed3c9aee7817e805337" kindref="member">fpga_uint128_t</ref>;</highlight></codeline>
<codeline lineno="30" refid="structintel_1_1hexl_1_1fpga_1_1moduli__info__t" refkind="compound"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal">{</highlight></codeline>
<codeline lineno="31" refid="structintel_1_1hexl_1_1fpga_1_1moduli__info__t_1af853b928372ebd6d6f7e5f2d7aa8bba7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1moduli__info__t_1af853b928372ebd6d6f7e5f2d7aa8bba7" kindref="member">modulus</ref>;</highlight></codeline>
<codeline lineno="32" refid="structintel_1_1hexl_1_1fpga_1_1moduli__info__t_1aeb4594d54e3df5373014386e6addbaa4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1moduli__info__t_1aeb4594d54e3df5373014386e6addbaa4" kindref="member">len</ref>;</highlight></codeline>
<codeline lineno="33" refid="structintel_1_1hexl_1_1fpga_1_1moduli__info__t_1ac767dd0d3287329d896e6de911c1f4af" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1moduli__info__t_1ac767dd0d3287329d896e6de911c1f4af" kindref="member">barr_lo</ref>;</highlight></codeline>
<codeline lineno="34"><highlight class="normal">}<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1moduli__info__t" kindref="compound">moduli_info_t</ref>;</highlight></codeline>
<codeline lineno="35"><highlight class="normal"></highlight></codeline>
<codeline lineno="43"><highlight class="normal"></highlight></codeline>
<codeline lineno="44" refid="structintel_1_1hexl_1_1fpga_1_1Object" refkind="compound"><highlight class="normal"></highlight><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structintel_1_1hexl_1_1fpga_1_1Object" kindref="compound">Object</ref><sp/>{</highlight></codeline>
<codeline lineno="45"><highlight class="normal"></highlight><highlight class="keyword">public</highlight><highlight class="normal">:</highlight></codeline>
<codeline lineno="46"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object_1afa220dffb807566bebbfa2e0349cedf9" kindref="member">Object</ref>();</highlight></codeline>
<codeline lineno="47"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">virtual</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object_1a53dd49a3d2fe50a55d91eda3f139e04f" kindref="member">~Object</ref>()<sp/>=<sp/></highlight><highlight class="keywordflow">default</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="48"><highlight class="normal"></highlight></codeline>
<codeline lineno="49" refid="structintel_1_1hexl_1_1fpga_1_1Object_1a8d6495f3b68194f0c38927d76e9c652c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">bool</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object_1a8d6495f3b68194f0c38927d76e9c652c" kindref="member">ready_</ref>;</highlight></codeline>
<codeline lineno="50" refid="structintel_1_1hexl_1_1fpga_1_1Object_1ade9313d87b44bc1bfeccca2f5829ceae" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">int</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object_1ade9313d87b44bc1bfeccca2f5829ceae" kindref="member">id_</ref>;</highlight></codeline>
<codeline lineno="51" refid="structintel_1_1hexl_1_1fpga_1_1Object_1a0da02feafb293ff8cea005f6312bd638" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">unsigned</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">int</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object_1a0da02feafb293ff8cea005f6312bd638" kindref="member">g_wid_</ref>;</highlight></codeline>
<codeline lineno="52"><highlight class="normal">};</highlight></codeline>
<codeline lineno="53"><highlight class="normal"></highlight></codeline>
<codeline lineno="64" refid="structintel_1_1hexl_1_1fpga_1_1Object__NTT" refkind="compound"><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__NTT" kindref="compound">Object_NTT</ref><sp/>:<sp/></highlight><highlight class="keyword">public</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object" kindref="compound">Object</ref><sp/>{</highlight></codeline>
<codeline lineno="65"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">explicit</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__NTT_1a0e477200da8200247454023763e37cf4" kindref="member">Object_NTT</ref>(uint64_t*<sp/>coeff_poly,</highlight></codeline>
<codeline lineno="66"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint64_t*<sp/>root_of_unity_powers,</highlight></codeline>
<codeline lineno="67"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint64_t*<sp/>precon_root_of_unity_powers,</highlight></codeline>
<codeline lineno="68"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint64_t<sp/>coeff_modulus,<sp/>uint64_t<sp/>n);</highlight></codeline>
<codeline lineno="69"><highlight class="normal"></highlight></codeline>
<codeline lineno="70" refid="structintel_1_1hexl_1_1fpga_1_1Object__NTT_1a456d2d8f4eac2f2f5360ce83b4bed98d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__NTT_1a456d2d8f4eac2f2f5360ce83b4bed98d" kindref="member">coeff_poly_</ref>;</highlight></codeline>
<codeline lineno="71" refid="structintel_1_1hexl_1_1fpga_1_1Object__NTT_1a02ad1422d0256bfe1cee773d45faca5f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__NTT_1a02ad1422d0256bfe1cee773d45faca5f" kindref="member">root_of_unity_powers_</ref>;</highlight></codeline>
<codeline lineno="72" refid="structintel_1_1hexl_1_1fpga_1_1Object__NTT_1ac7d181c6f3d75a62f42e3115541450a2" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__NTT_1ac7d181c6f3d75a62f42e3115541450a2" kindref="member">precon_root_of_unity_powers_</ref>;</highlight></codeline>
<codeline lineno="73" refid="structintel_1_1hexl_1_1fpga_1_1Object__NTT_1a534bfc6c711a0dd767d511087a86666d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__NTT_1a534bfc6c711a0dd767d511087a86666d" kindref="member">coeff_modulus_</ref>;</highlight></codeline>
<codeline lineno="74" refid="structintel_1_1hexl_1_1fpga_1_1Object__NTT_1a680eca9bf78e81f26426cf0dc9b52f5e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__NTT_1a680eca9bf78e81f26426cf0dc9b52f5e" kindref="member">n_</ref>;</highlight></codeline>
<codeline lineno="75"><highlight class="normal">};</highlight></codeline>
<codeline lineno="76"><highlight class="normal"></highlight></codeline>
<codeline lineno="91" refid="structintel_1_1hexl_1_1fpga_1_1Object__INTT" refkind="compound"><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__INTT" kindref="compound">Object_INTT</ref><sp/>:<sp/></highlight><highlight class="keyword">public</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object" kindref="compound">Object</ref><sp/>{</highlight></codeline>
<codeline lineno="92"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">explicit</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__INTT_1a6adb4aade14db1ab41a49f21b7915527" kindref="member">Object_INTT</ref>(uint64_t*<sp/>coeff_poly,</highlight></codeline>
<codeline lineno="93"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint64_t*<sp/>inv_root_of_unity_powers,</highlight></codeline>
<codeline lineno="94"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint64_t*<sp/>precon_inv_root_of_unity_powers,</highlight></codeline>
<codeline lineno="95"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint64_t<sp/>coeff_modulus,<sp/>uint64_t<sp/>inv_n,</highlight></codeline>
<codeline lineno="96"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint64_t<sp/>inv_n_w,<sp/>uint64_t<sp/>n);</highlight></codeline>
<codeline lineno="97"><highlight class="normal"></highlight></codeline>
<codeline lineno="98" refid="structintel_1_1hexl_1_1fpga_1_1Object__INTT_1a4193d2648e27da868ba8790083a6b749" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__INTT_1a4193d2648e27da868ba8790083a6b749" kindref="member">coeff_poly_</ref>;</highlight></codeline>
<codeline lineno="99" refid="structintel_1_1hexl_1_1fpga_1_1Object__INTT_1a4821a007e352a4f2f5eff215476f2d5f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__INTT_1a4821a007e352a4f2f5eff215476f2d5f" kindref="member">inv_root_of_unity_powers_</ref>;</highlight></codeline>
<codeline lineno="100" refid="structintel_1_1hexl_1_1fpga_1_1Object__INTT_1a916b6af204fa6a6236b3d7a332bb9999" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__INTT_1a916b6af204fa6a6236b3d7a332bb9999" kindref="member">precon_inv_root_of_unity_powers_</ref>;</highlight></codeline>
<codeline lineno="101" refid="structintel_1_1hexl_1_1fpga_1_1Object__INTT_1a32f41552e25ee8102e9844040a3dbce5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__INTT_1a32f41552e25ee8102e9844040a3dbce5" kindref="member">coeff_modulus_</ref>;</highlight></codeline>
<codeline lineno="102" refid="structintel_1_1hexl_1_1fpga_1_1Object__INTT_1a3b21373f1684a50b92b48938b3705fd8" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__INTT_1a3b21373f1684a50b92b48938b3705fd8" kindref="member">inv_n_</ref>;</highlight></codeline>
<codeline lineno="103" refid="structintel_1_1hexl_1_1fpga_1_1Object__INTT_1a09781e11982cbac5a01a16610f725f79" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__INTT_1a09781e11982cbac5a01a16610f725f79" kindref="member">inv_n_w_</ref>;</highlight></codeline>
<codeline lineno="104" refid="structintel_1_1hexl_1_1fpga_1_1Object__INTT_1a3e0c80ff67c84bbae44082bca8a6a1f5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__INTT_1a3e0c80ff67c84bbae44082bca8a6a1f5" kindref="member">n_</ref>;</highlight></codeline>
<codeline lineno="105"><highlight class="normal">};</highlight></codeline>
<codeline lineno="116" refid="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply" refkind="compound"><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply" kindref="compound">Object_DyadicMultiply</ref><sp/>:<sp/></highlight><highlight class="keyword">public</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object" kindref="compound">Object</ref><sp/>{</highlight></codeline>
<codeline lineno="117"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">explicit</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_1ae5dfbf4542c84cf45cefbbca727d4409" kindref="member">Object_DyadicMultiply</ref>(uint64_t*<sp/>results,<sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint64_t*<sp/>operand1,</highlight></codeline>
<codeline lineno="118"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint64_t*<sp/>operand2,<sp/>uint64_t<sp/>n,</highlight></codeline>
<codeline lineno="119"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint64_t*<sp/>moduli,<sp/>uint64_t<sp/>n_moduli);</highlight></codeline>
<codeline lineno="120"><highlight class="normal"></highlight></codeline>
<codeline lineno="121" refid="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_1a89aa54444543557280ff1ebcd250a605" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_1a89aa54444543557280ff1ebcd250a605" kindref="member">results_</ref>;</highlight></codeline>
<codeline lineno="122" refid="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_1af4fecd5061fed1e44ff810d214d9bd73" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_1af4fecd5061fed1e44ff810d214d9bd73" kindref="member">operand1_</ref>;</highlight></codeline>
<codeline lineno="123" refid="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_1a6593688f27a8830c1bb8ce0918db40cd" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_1a6593688f27a8830c1bb8ce0918db40cd" kindref="member">operand2_</ref>;</highlight></codeline>
<codeline lineno="124" refid="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_1a836ee7996c0ab56d069fce808e9a58e4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_1a836ee7996c0ab56d069fce808e9a58e4" kindref="member">n_</ref>;</highlight></codeline>
<codeline lineno="125" refid="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_1a9cf828fe97ff3a03e38597bb9ed8ecf5" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_1a9cf828fe97ff3a03e38597bb9ed8ecf5" kindref="member">moduli_</ref>;</highlight></codeline>
<codeline lineno="126" refid="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_1ac3d5d1a291f486d9ca341f2f88ed772e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object__DyadicMultiply_1ac3d5d1a291f486d9ca341f2f88ed772e" kindref="member">n_moduli_</ref>;</highlight></codeline>
<codeline lineno="127"><highlight class="normal">};</highlight></codeline>
<codeline lineno="155" refid="classintel_1_1hexl_1_1fpga_1_1Buffer" refkind="compound"><highlight class="keyword">class<sp/></highlight><highlight class="normal"><ref refid="classintel_1_1hexl_1_1fpga_1_1Buffer" kindref="compound">Buffer</ref><sp/>{</highlight></codeline>
<codeline lineno="156"><highlight class="normal"></highlight><highlight class="keyword">public</highlight><highlight class="normal">:</highlight></codeline>
<codeline lineno="157" refid="classintel_1_1hexl_1_1fpga_1_1Buffer_1ad6b70e490557e9c8035810efdb5fb770" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Buffer_1ad6b70e490557e9c8035810efdb5fb770" kindref="member">Buffer</ref>(uint64_t<sp/>capacity,<sp/>uint64_t<sp/>n_batch_dyadic_multiply,</highlight></codeline>
<codeline lineno="158"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint64_t<sp/>n_batch_ntt,<sp/>uint64_t<sp/>n_batch_intt)</highlight></codeline>
<codeline lineno="159"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/>capacity_(capacity),</highlight></codeline>
<codeline lineno="160"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>n_batch_dyadic_multiply_(n_batch_dyadic_multiply),</highlight></codeline>
<codeline lineno="161"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>n_batch_ntt_(n_batch_ntt),</highlight></codeline>
<codeline lineno="162"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>n_batch_intt_(n_batch_intt),</highlight></codeline>
<codeline lineno="163"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>total_worksize_DyadicMultiply_(1),</highlight></codeline>
<codeline lineno="164"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>num_DyadicMultiply_(0),</highlight></codeline>
<codeline lineno="165"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>total_worksize_NTT_(1),</highlight></codeline>
<codeline lineno="166"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>num_NTT_(0),</highlight></codeline>
<codeline lineno="167"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>total_worksize_INTT_(1),</highlight></codeline>
<codeline lineno="168"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>num_INTT_(0)<sp/>{}</highlight></codeline>
<codeline lineno="169"><highlight class="normal"></highlight></codeline>
<codeline lineno="170"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Buffer_1a6644861e903def2ff1aef60c94f4a8f6" kindref="member">push</ref>(<ref refid="structintel_1_1hexl_1_1fpga_1_1Object" kindref="compound">Object</ref>*<sp/>obj);</highlight></codeline>
<codeline lineno="171"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1Object" kindref="compound">Object</ref>*<sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Buffer_1abf9ee3bd20574de86aae2dc8af3913be" kindref="member">front</ref>();</highlight></codeline>
<codeline lineno="172"><highlight class="normal"><sp/><sp/><sp/><sp/>std::vector&lt;Object*&gt;<sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Buffer_1ac60152c34dc6d5ac1275db07293fc7dc" kindref="member">pop</ref>();</highlight></codeline>
<codeline lineno="173"><highlight class="normal"></highlight></codeline>
<codeline lineno="174"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Buffer_1a03dbef5789ed9c28bd1b63b35164ab41" kindref="member">size</ref>();</highlight></codeline>
<codeline lineno="175"><highlight class="normal"></highlight></codeline>
<codeline lineno="176" refid="classintel_1_1hexl_1_1fpga_1_1Buffer_1a346da8900c5d0f689de15c754ff22095" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Buffer_1a346da8900c5d0f689de15c754ff22095" kindref="member">get_worksize_DyadicMultiply</ref>()</highlight><highlight class="keyword"><sp/>const<sp/></highlight><highlight class="normal">{</highlight></codeline>
<codeline lineno="177"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>total_worksize_DyadicMultiply_;</highlight></codeline>
<codeline lineno="178"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="179" refid="classintel_1_1hexl_1_1fpga_1_1Buffer_1a7814dc29476fa0be598a8f2f99043024" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Buffer_1a7814dc29476fa0be598a8f2f99043024" kindref="member">get_worksize_NTT</ref>()</highlight><highlight class="keyword"><sp/>const<sp/></highlight><highlight class="normal">{<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>total_worksize_NTT_;<sp/>}</highlight></codeline>
<codeline lineno="180" refid="classintel_1_1hexl_1_1fpga_1_1Buffer_1a7147f2da3c6cbeeaf13f70d725622a87" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Buffer_1a7147f2da3c6cbeeaf13f70d725622a87" kindref="member">get_worksize_INTT</ref>()</highlight><highlight class="keyword"><sp/>const<sp/></highlight><highlight class="normal">{<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>total_worksize_INTT_;<sp/>}</highlight></codeline>
<codeline lineno="181"><highlight class="normal"></highlight></codeline>
<codeline lineno="182" refid="classintel_1_1hexl_1_1fpga_1_1Buffer_1a3ed2fb00d1e5eb733162588d30a395df" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Buffer_1a3ed2fb00d1e5eb733162588d30a395df" kindref="member">set_worksize_DyadicMultiply</ref>(uint64_t<sp/>ws)<sp/>{</highlight></codeline>
<codeline lineno="183"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>total_worksize_DyadicMultiply_<sp/>=<sp/>ws;</highlight></codeline>
<codeline lineno="184"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>num_DyadicMultiply_<sp/>=<sp/>total_worksize_DyadicMultiply_;</highlight></codeline>
<codeline lineno="185"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="186" refid="classintel_1_1hexl_1_1fpga_1_1Buffer_1aa6c582210106d0e189630dbd47a2b613" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Buffer_1aa6c582210106d0e189630dbd47a2b613" kindref="member">set_worksize_NTT</ref>(uint64_t<sp/>ws)<sp/>{</highlight></codeline>
<codeline lineno="187"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>total_worksize_NTT_<sp/>=<sp/>ws;</highlight></codeline>
<codeline lineno="188"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>num_NTT_<sp/>=<sp/>total_worksize_NTT_;</highlight></codeline>
<codeline lineno="189"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="190" refid="classintel_1_1hexl_1_1fpga_1_1Buffer_1aa9d41687d0a35d75bb12b96373a3ddf4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Buffer_1aa9d41687d0a35d75bb12b96373a3ddf4" kindref="member">set_worksize_INTT</ref>(uint64_t<sp/>ws)<sp/>{</highlight></codeline>
<codeline lineno="191"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>total_worksize_INTT_<sp/>=<sp/>ws;</highlight></codeline>
<codeline lineno="192"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>num_INTT_<sp/>=<sp/>total_worksize_INTT_;</highlight></codeline>
<codeline lineno="193"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="194"><highlight class="normal"></highlight></codeline>
<codeline lineno="195"><highlight class="normal"></highlight><highlight class="keyword">private</highlight><highlight class="normal">:</highlight></codeline>
<codeline lineno="196"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/>get_worksize_int_DyadicMultiply()</highlight><highlight class="keyword"><sp/>const<sp/></highlight><highlight class="normal">{</highlight></codeline>
<codeline lineno="197"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((num_DyadicMultiply_<sp/>&gt;<sp/>n_batch_dyadic_multiply_)</highlight></codeline>
<codeline lineno="198"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>?<sp/>n_batch_dyadic_multiply_</highlight></codeline>
<codeline lineno="199"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>:<sp/>num_DyadicMultiply_);</highlight></codeline>
<codeline lineno="200"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="201"><highlight class="normal"></highlight></codeline>
<codeline lineno="202"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/>get_worksize_int_NTT()</highlight><highlight class="keyword"><sp/>const<sp/></highlight><highlight class="normal">{</highlight></codeline>
<codeline lineno="203"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((num_NTT_<sp/>&gt;<sp/>n_batch_ntt_)<sp/>?<sp/>n_batch_ntt_<sp/>:<sp/>num_NTT_);</highlight></codeline>
<codeline lineno="204"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="205"><highlight class="normal"></highlight></codeline>
<codeline lineno="206"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/>get_worksize_int_INTT()</highlight><highlight class="keyword"><sp/>const<sp/></highlight><highlight class="normal">{</highlight></codeline>
<codeline lineno="207"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>((num_INTT_<sp/>&gt;<sp/>n_batch_intt_)<sp/>?<sp/>n_batch_intt_<sp/>:<sp/>num_INTT_);</highlight></codeline>
<codeline lineno="208"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="209"><highlight class="normal"></highlight></codeline>
<codeline lineno="210"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>update_work_size(uint64_t<sp/>ws)<sp/>{<sp/>num_DyadicMultiply_<sp/>-=<sp/>ws;<sp/>}</highlight></codeline>
<codeline lineno="211"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>update_DyadicMultiply_work_size(uint64_t<sp/>ws)<sp/>{</highlight></codeline>
<codeline lineno="212"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>num_DyadicMultiply_<sp/>-=<sp/>ws;</highlight></codeline>
<codeline lineno="213"><highlight class="normal"><sp/><sp/><sp/><sp/>}</highlight></codeline>
<codeline lineno="214"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>update_NTT_work_size(uint64_t<sp/>ws)<sp/>{<sp/>num_NTT_<sp/>-=<sp/>ws;<sp/>}</highlight></codeline>
<codeline lineno="215"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>update_INTT_work_size(uint64_t<sp/>ws)<sp/>{<sp/>num_INTT_<sp/>-=<sp/>ws;<sp/>}</highlight></codeline>
<codeline lineno="216"><highlight class="normal"></highlight></codeline>
<codeline lineno="217"><highlight class="normal"><sp/><sp/><sp/><sp/>std::mutex<sp/>mu_;</highlight></codeline>
<codeline lineno="218"><highlight class="normal"><sp/><sp/><sp/><sp/>std::mutex<sp/>mu_size_;</highlight></codeline>
<codeline lineno="219"><highlight class="normal"><sp/><sp/><sp/><sp/>std::condition_variable<sp/>cond_;</highlight></codeline>
<codeline lineno="220"><highlight class="normal"><sp/><sp/><sp/><sp/>std::deque&lt;Object*&gt;<sp/>buffer_;</highlight></codeline>
<codeline lineno="221"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint64_t<sp/>capacity_;</highlight></codeline>
<codeline lineno="222"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint64_t<sp/>n_batch_dyadic_multiply_;</highlight></codeline>
<codeline lineno="223"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint64_t<sp/>n_batch_ntt_;</highlight></codeline>
<codeline lineno="224"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>uint64_t<sp/>n_batch_intt_;</highlight></codeline>
<codeline lineno="225"><highlight class="normal"></highlight></codeline>
<codeline lineno="226"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/>total_worksize_DyadicMultiply_;</highlight></codeline>
<codeline lineno="227"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/>num_DyadicMultiply_;</highlight></codeline>
<codeline lineno="228"><highlight class="normal"></highlight></codeline>
<codeline lineno="229"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/>total_worksize_NTT_;</highlight></codeline>
<codeline lineno="230"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/>num_NTT_;</highlight></codeline>
<codeline lineno="231"><highlight class="normal"></highlight></codeline>
<codeline lineno="232"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/>total_worksize_INTT_;</highlight></codeline>
<codeline lineno="233"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/>num_INTT_;</highlight></codeline>
<codeline lineno="234"><highlight class="normal">};</highlight></codeline>
<codeline lineno="250" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject" refkind="compound"><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject" kindref="compound">FPGAObject</ref><sp/>{</highlight></codeline>
<codeline lineno="251"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject_1a1b07c859e7c9205ac12cdb7cd0ba61f7" kindref="member">FPGAObject</ref>(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>cl_context&amp;<sp/>context,<sp/>uint64_t<sp/>n_batch);</highlight></codeline>
<codeline lineno="252"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">virtual</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject_1adecdea2bd81579b973e9292045c8d400" kindref="member">~FPGAObject</ref>()<sp/>=<sp/></highlight><highlight class="keywordflow">default</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="253"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">virtual</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject_1abd665113bfb3b0e7a33e09078f01ae43" kindref="member">fill_in_data</ref>(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>std::vector&lt;Object*&gt;&amp;<sp/>objs)<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="254"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">virtual</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject_1a954c4c75077a7c406f6c81517ea7bb04" kindref="member">fill_out_data</ref>(uint64_t*<sp/>results)<sp/>=<sp/>0;</highlight></codeline>
<codeline lineno="255"><highlight class="normal"></highlight></codeline>
<codeline lineno="256"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject_1a0131d230161e662b63af86099177beb7" kindref="member">recycle</ref>();</highlight></codeline>
<codeline lineno="257"><highlight class="normal"></highlight></codeline>
<codeline lineno="258" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject_1a87af81d73a95ab1c31c8cd9ebf4b1bba" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>cl_context&amp;<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject_1a87af81d73a95ab1c31c8cd9ebf4b1bba" kindref="member">context_</ref>;</highlight></codeline>
<codeline lineno="259" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject_1a246901212706cfac8299f3b47419f33f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">int</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject_1a246901212706cfac8299f3b47419f33f" kindref="member">tag_</ref>;</highlight></codeline>
<codeline lineno="260" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject_1a350704607558ab455334aebe055fc2d4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject_1a350704607558ab455334aebe055fc2d4" kindref="member">n_batch_</ref>;</highlight></codeline>
<codeline lineno="261"><highlight class="normal"></highlight></codeline>
<codeline lineno="262" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject_1a51ecca2b08e9e9d67036d8419acca68b" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>std::vector&lt;Object*&gt;<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject_1a51ecca2b08e9e9d67036d8419acca68b" kindref="member">in_objs_</ref>;</highlight></codeline>
<codeline lineno="263"><highlight class="normal"></highlight></codeline>
<codeline lineno="264" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject_1a99733056751a8574c4573210bb03d5a3" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/>std::atomic&lt;int&gt;<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject_1a99733056751a8574c4573210bb03d5a3" kindref="member">g_tag_</ref>;</highlight></codeline>
<codeline lineno="265"><highlight class="normal">};</highlight></codeline>
<codeline lineno="266"><highlight class="normal"></highlight></codeline>
<codeline lineno="282" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT" refkind="compound"><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT" kindref="compound">FPGAObject_NTT</ref><sp/>:<sp/></highlight><highlight class="keyword">public</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject" kindref="compound">FPGAObject</ref><sp/>{</highlight></codeline>
<codeline lineno="283"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">explicit</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_1a0ea057e0cc2e3a1b13917ac8f1bd1af3" kindref="member">FPGAObject_NTT</ref>(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>cl_context&amp;<sp/>context,<sp/>uint64_t<sp/>coeff_count,</highlight></codeline>
<codeline lineno="284"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint64_t<sp/>batch_size);</highlight></codeline>
<codeline lineno="285"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_1abae77f82236fa240111b32bd1b665a21" kindref="member">~FPGAObject_NTT</ref>();</highlight></codeline>
<codeline lineno="286"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_1a3aa5e6c85ae154bcf98ba99205feda16" kindref="member">fill_in_data</ref>(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>std::vector&lt;Object*&gt;&amp;<sp/>objs)<sp/></highlight><highlight class="keyword">override</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="287"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_1a4f31676fdaf820560f625d2f468da397" kindref="member">fill_out_data</ref>(uint64_t*<sp/>coeff_poly)<sp/></highlight><highlight class="keyword">override</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="288"><highlight class="normal"></highlight></codeline>
<codeline lineno="289" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_1a899dea2730faece216ae48d60bb14b07" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_1a899dea2730faece216ae48d60bb14b07" kindref="member">coeff_poly_in_svm_</ref>;</highlight></codeline>
<codeline lineno="290" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_1a1263c41528af5e32878a535d5422b33d" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_1a1263c41528af5e32878a535d5422b33d" kindref="member">root_of_unity_powers_in_svm_</ref>;</highlight></codeline>
<codeline lineno="291" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_1a7ac4c0e1180cf9b29998f1e2ae1c074c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_1a7ac4c0e1180cf9b29998f1e2ae1c074c" kindref="member">precon_root_of_unity_powers_in_svm_</ref>;</highlight></codeline>
<codeline lineno="292" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_1aef6ec35bf5733224ffd5d1be64de4ab1" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_1aef6ec35bf5733224ffd5d1be64de4ab1" kindref="member">coeff_modulus_in_svm_</ref>;</highlight></codeline>
<codeline lineno="293" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_1aa7b2933a6ad042a0ec97aa5b7eff3c5e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT_1aa7b2933a6ad042a0ec97aa5b7eff3c5e" kindref="member">n_</ref>;</highlight></codeline>
<codeline lineno="294"><highlight class="normal">};</highlight></codeline>
<codeline lineno="295"><highlight class="normal"></highlight></codeline>
<codeline lineno="313" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT" refkind="compound"><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT" kindref="compound">FPGAObject_INTT</ref><sp/>:<sp/></highlight><highlight class="keyword">public</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject" kindref="compound">FPGAObject</ref><sp/>{</highlight></codeline>
<codeline lineno="314"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">explicit</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_1a153585cd172743a16e84efd8659aa66c" kindref="member">FPGAObject_INTT</ref>(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>cl_context&amp;<sp/>context,<sp/>uint64_t<sp/>coeff_count,</highlight></codeline>
<codeline lineno="315"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint64_t<sp/>batch_size);</highlight></codeline>
<codeline lineno="316"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_1a7cedf64bc8c7af8f1a77dd68e9dd2037" kindref="member">~FPGAObject_INTT</ref>();</highlight></codeline>
<codeline lineno="317"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_1a3af9d73a583150a06fee9288a7938e31" kindref="member">fill_in_data</ref>(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>std::vector&lt;Object*&gt;&amp;<sp/>objs)<sp/></highlight><highlight class="keyword">override</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="318"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_1a18c10384468f7e39f15b2059fe59d5db" kindref="member">fill_out_data</ref>(uint64_t*<sp/>coeff_poly)<sp/></highlight><highlight class="keyword">override</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="319"><highlight class="normal"></highlight></codeline>
<codeline lineno="320" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_1a5da6fc4cb5bebebb021c6cc2b94bbd7a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_1a5da6fc4cb5bebebb021c6cc2b94bbd7a" kindref="member">coeff_poly_in_svm_</ref>;</highlight></codeline>
<codeline lineno="321" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_1ab85ed19766b48f1cd854a07786b59f8f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_1ab85ed19766b48f1cd854a07786b59f8f" kindref="member">inv_root_of_unity_powers_in_svm_</ref>;</highlight></codeline>
<codeline lineno="322" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_1a9a18cf43978c3d56bad1e3494e25859a" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_1a9a18cf43978c3d56bad1e3494e25859a" kindref="member">precon_inv_root_of_unity_powers_in_svm_</ref>;</highlight></codeline>
<codeline lineno="323" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_1a7a893fbe1ec584f7fb59e49dfce3d45e" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_1a7a893fbe1ec584f7fb59e49dfce3d45e" kindref="member">coeff_modulus_in_svm_</ref>;</highlight></codeline>
<codeline lineno="324" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_1af7b22e09b44bad334bbf2597619b74fd" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_1af7b22e09b44bad334bbf2597619b74fd" kindref="member">inv_n_in_svm_</ref>;</highlight></codeline>
<codeline lineno="325" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_1a4d7e4702797bb9e28dd27436e8d981e6" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_1a4d7e4702797bb9e28dd27436e8d981e6" kindref="member">inv_n_w_in_svm_</ref>;</highlight></codeline>
<codeline lineno="326" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_1a79d41547e934454b4c4719d2a0d1fd4f" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT_1a79d41547e934454b4c4719d2a0d1fd4f" kindref="member">n_</ref>;</highlight></codeline>
<codeline lineno="327"><highlight class="normal">};</highlight></codeline>
<codeline lineno="328"><highlight class="normal"></highlight></codeline>
<codeline lineno="346" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply" refkind="compound"><highlight class="keyword">struct<sp/></highlight><highlight class="normal"><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply" kindref="compound">FPGAObject_DyadicMultiply</ref><sp/>:<sp/></highlight><highlight class="keyword">public</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject" kindref="compound">FPGAObject</ref><sp/>{</highlight></codeline>
<codeline lineno="347"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">explicit</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_1a2246da0a69a18053fe76d8d5b07a3b14" kindref="member">FPGAObject_DyadicMultiply</ref>(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>cl_context&amp;<sp/>context,</highlight></codeline>
<codeline lineno="348"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint64_t<sp/>coeff_size,</highlight></codeline>
<codeline lineno="349"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>modulus_size,</highlight></codeline>
<codeline lineno="350"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint64_t<sp/>batch_size);</highlight></codeline>
<codeline lineno="351"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_1adba71553a77b8e2dea74e6c33fde39f5" kindref="member">~FPGAObject_DyadicMultiply</ref>();</highlight></codeline>
<codeline lineno="352"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_1aa4f825403efabeffbf3c9eee6cf0ecb1" kindref="member">fill_in_data</ref>(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>std::vector&lt;Object*&gt;&amp;<sp/>objs)<sp/></highlight><highlight class="keyword">override</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="353"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_1a2a95c53a7a8bcca57da535a5ad6e7692" kindref="member">fill_out_data</ref>(uint64_t*<sp/>results)<sp/></highlight><highlight class="keyword">override</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="354"><highlight class="normal"></highlight></codeline>
<codeline lineno="355" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_1a0b6fe933fcb78eefa5296400044bfb72" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_1a0b6fe933fcb78eefa5296400044bfb72" kindref="member">operand1_in_svm_</ref>;</highlight></codeline>
<codeline lineno="356" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_1a9ea681f4c0135059114239ee3159fe7c" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_1a9ea681f4c0135059114239ee3159fe7c" kindref="member">operand2_in_svm_</ref>;</highlight></codeline>
<codeline lineno="357" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_1a4e248c4090cb01ca4f4a4a927f3a5ee0" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1moduli__info__t" kindref="compound">moduli_info_t</ref>*<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_1a4e248c4090cb01ca4f4a4a927f3a5ee0" kindref="member">moduli_info_</ref>;</highlight></codeline>
<codeline lineno="358" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_1addc32ca18fbc7359effd95d67a50c561" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_1addc32ca18fbc7359effd95d67a50c561" kindref="member">n_</ref>;</highlight></codeline>
<codeline lineno="359" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_1a1050f5eda0ca0d101a44ba609a1cfed7" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_1a1050f5eda0ca0d101a44ba609a1cfed7" kindref="member">n_moduli_</ref>;</highlight></codeline>
<codeline lineno="360" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_1a1a0d9e75b852a481bc7c6676854b3bcc" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_mem<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_1a1a0d9e75b852a481bc7c6676854b3bcc" kindref="member">operands_in_ddr_</ref>;</highlight></codeline>
<codeline lineno="361" refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_1a5e4758ba8ce2f59c59c214783b85c9c4" refkind="member"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_mem<sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply_1a5e4758ba8ce2f59c59c214783b85c9c4" kindref="member">results_out_ddr_</ref>;</highlight></codeline>
<codeline lineno="362"><highlight class="normal">};</highlight></codeline>
<codeline lineno="367" refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca665be2b62dd76ce44231d0503e468464" refkind="member"><highlight class="keyword">typedef</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">enum</highlight><highlight class="normal"><sp/>{<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca665be2b62dd76ce44231d0503e468464" kindref="member">NONE</ref><sp/>=<sp/>0,<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca6553acb72b13a76b0cf31197badbc164" kindref="member">EMU</ref>,<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbca7fef8fda7839a871ec648c0283640975" kindref="member">FPGA</ref><sp/>}<sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a1a264f07facc5f24376170ea052e4fbc" kindref="member">DEV_TYPE</ref>;</highlight></codeline>
<codeline lineno="385" refid="classintel_1_1hexl_1_1fpga_1_1Device" refkind="compound"><highlight class="keyword">class<sp/></highlight><highlight class="normal"><ref refid="classintel_1_1hexl_1_1fpga_1_1Device" kindref="compound">Device</ref><sp/>{</highlight></codeline>
<codeline lineno="386"><highlight class="normal"></highlight><highlight class="keyword">public</highlight><highlight class="normal">:</highlight></codeline>
<codeline lineno="387"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Device_1a444b8a5c92f908f0e61cb5c3513e36a9" kindref="member">Device</ref>(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>cl_device_id&amp;<sp/>device,<sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Buffer" kindref="compound">Buffer</ref>&amp;<sp/>buffer,</highlight></codeline>
<codeline lineno="388"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>std::shared_future&lt;bool&gt;<sp/>exit_signal,<sp/>uint64_t<sp/>coeff_size,</highlight></codeline>
<codeline lineno="389"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint32_t<sp/>modulus_size,<sp/>uint64_t<sp/>batch_size_dyadic_multiply,</highlight></codeline>
<codeline lineno="390"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint64_t<sp/>batch_size_ntt,<sp/>uint64_t<sp/>batch_size_intt,<sp/>uint32_t<sp/>debug);</highlight></codeline>
<codeline lineno="391"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Device_1ad7adf350f85c3d0b66607424d3281d5f" kindref="member">~Device</ref>();</highlight></codeline>
<codeline lineno="392"><highlight class="normal"></highlight></codeline>
<codeline lineno="393"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Device_1a91c2dde32f856517ba1f90e6191d2850" kindref="member">run</ref>();</highlight></codeline>
<codeline lineno="394"><highlight class="normal"></highlight></codeline>
<codeline lineno="395"><highlight class="normal"></highlight><highlight class="keyword">private</highlight><highlight class="normal">:</highlight></codeline>
<codeline lineno="396"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">enum</highlight><highlight class="normal"><sp/>{<sp/>CREDIT<sp/>=<sp/>8<sp/>};</highlight></codeline>
<codeline lineno="397"><highlight class="normal"></highlight></codeline>
<codeline lineno="398"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">enum<sp/>class</highlight><highlight class="normal"><sp/>kernel_t<sp/>{<sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Device_1a59f2a5bf63e26126217e94b7c43cf87ba94c122cc10319d992712e96232a03f74" kindref="member">INTEGRATED</ref>,<sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Device_1a59f2a5bf63e26126217e94b7c43cf87baf1662e45a778e27ff6afab122707fe50" kindref="member">DYADIC_MULTIPLY</ref>,<sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Device_1a59f2a5bf63e26126217e94b7c43cf87bae87c409c7bdebbc2084ef9f37e8de9ae" kindref="member">NTT</ref>,<sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Device_1a59f2a5bf63e26126217e94b7c43cf87ba766fa95963449b904a3269953efd6a35" kindref="member">INTT</ref><sp/>};</highlight></codeline>
<codeline lineno="399"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>process_blocking_api();</highlight></codeline>
<codeline lineno="400"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">bool</highlight><highlight class="normal"><sp/>process_input(</highlight><highlight class="keywordtype">int</highlight><highlight class="normal"><sp/>index);</highlight></codeline>
<codeline lineno="401"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">bool</highlight><highlight class="normal"><sp/>process_output();</highlight></codeline>
<codeline lineno="402"><highlight class="normal"></highlight></codeline>
<codeline lineno="403"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">bool</highlight><highlight class="normal"><sp/>process_output_dyadic_multiply();</highlight></codeline>
<codeline lineno="404"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">bool</highlight><highlight class="normal"><sp/>process_output_NTT();</highlight></codeline>
<codeline lineno="405"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">bool</highlight><highlight class="normal"><sp/>process_output_INTT();</highlight></codeline>
<codeline lineno="406"><highlight class="normal"></highlight></codeline>
<codeline lineno="407"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>enqueue_input_data(<ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject" kindref="compound">FPGAObject</ref>*<sp/>fpga_obj);</highlight></codeline>
<codeline lineno="408"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>enqueue_input_data_dyadic_multiply(</highlight></codeline>
<codeline lineno="409"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__DyadicMultiply" kindref="compound">FPGAObject_DyadicMultiply</ref>*<sp/>fpga_obj);</highlight></codeline>
<codeline lineno="410"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>enqueue_input_data_NTT(<ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__NTT" kindref="compound">FPGAObject_NTT</ref>*<sp/>fpga_obj);</highlight></codeline>
<codeline lineno="411"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/>enqueue_input_data_INTT(<ref refid="structintel_1_1hexl_1_1fpga_1_1FPGAObject__INTT" kindref="compound">FPGAObject_INTT</ref>*<sp/>fpga_obj);</highlight></codeline>
<codeline lineno="412"><highlight class="normal"></highlight></codeline>
<codeline lineno="413"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">int</highlight><highlight class="normal"><sp/>device_id()<sp/>{<sp/></highlight><highlight class="keywordflow">return</highlight><highlight class="normal"><sp/>id_;<sp/>}</highlight></codeline>
<codeline lineno="414"><highlight class="normal"></highlight></codeline>
<codeline lineno="415"><highlight class="normal"><sp/><sp/><sp/><sp/>kernel_t<sp/>get_kernel_type();</highlight></codeline>
<codeline lineno="416"><highlight class="normal"><sp/><sp/><sp/><sp/>std::string<sp/>get_bitstream_name();</highlight></codeline>
<codeline lineno="417"><highlight class="normal"></highlight></codeline>
<codeline lineno="418"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>cl_device_id&amp;<sp/>device_;</highlight></codeline>
<codeline lineno="419"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Buffer" kindref="compound">Buffer</ref>&amp;<sp/>buffer_;</highlight></codeline>
<codeline lineno="420"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">unsigned</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">int</highlight><highlight class="normal"><sp/>credit_;</highlight></codeline>
<codeline lineno="421"><highlight class="normal"><sp/><sp/><sp/><sp/>std::shared_future&lt;bool&gt;<sp/>future_exit_;</highlight></codeline>
<codeline lineno="422"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">int</highlight><highlight class="normal"><sp/>id_;</highlight></codeline>
<codeline lineno="423"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keywordtype">int</highlight><highlight class="normal"><sp/>device_id_;</highlight></codeline>
<codeline lineno="424"><highlight class="normal"><sp/><sp/><sp/><sp/>kernel_t<sp/>kernel_type_;</highlight></codeline>
<codeline lineno="425"><highlight class="normal"></highlight></codeline>
<codeline lineno="426"><highlight class="normal"><sp/><sp/><sp/><sp/>std::vector&lt;FPGAObject*&gt;<sp/>fpgaObjects_;</highlight></codeline>
<codeline lineno="427"><highlight class="normal"></highlight></codeline>
<codeline lineno="428"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_context<sp/>context_;</highlight></codeline>
<codeline lineno="429"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_program<sp/>program_;</highlight></codeline>
<codeline lineno="430"><highlight class="normal"></highlight></codeline>
<codeline lineno="431"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>DYADIC_MULTIPLY<sp/>section</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="432"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_command_queue<sp/>dyadic_multiply_input_queue_;</highlight></codeline>
<codeline lineno="433"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_command_queue<sp/>dyadic_multiply_output_queue_;</highlight></codeline>
<codeline lineno="434"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_kernel<sp/>dyadic_multiply_input_fifo_kernel_;</highlight></codeline>
<codeline lineno="435"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_kernel<sp/>dyadic_multiply_output_fifo_nb_kernel_;</highlight></codeline>
<codeline lineno="436"><highlight class="normal"></highlight></codeline>
<codeline lineno="437"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t*<sp/>dyadic_multiply_results_out_svm_;</highlight></codeline>
<codeline lineno="438"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">int</highlight><highlight class="normal">*<sp/>dyadic_multiply_tag_out_svm_;</highlight></codeline>
<codeline lineno="439"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keywordtype">int</highlight><highlight class="normal">*<sp/>dyadic_multiply_results_out_valid_svm_;</highlight></codeline>
<codeline lineno="440"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="441"><highlight class="normal"></highlight></codeline>
<codeline lineno="442"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>NTT<sp/>section</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="443"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_command_queue<sp/>ntt_load_queue_;</highlight></codeline>
<codeline lineno="444"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_command_queue<sp/>ntt_store_queue_;</highlight></codeline>
<codeline lineno="445"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_kernel<sp/>ntt_load_kernel_;</highlight></codeline>
<codeline lineno="446"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_kernel<sp/>ntt_store_kernel_;</highlight></codeline>
<codeline lineno="447"><highlight class="normal"></highlight></codeline>
<codeline lineno="448"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t*<sp/>NTT_coeff_poly_svm_;</highlight></codeline>
<codeline lineno="449"><highlight class="normal"></highlight></codeline>
<codeline lineno="450"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//<sp/>INTT<sp/>section</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="451"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_command_queue<sp/>intt_INTT_queue_;</highlight></codeline>
<codeline lineno="452"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_command_queue<sp/>intt_load_queue_;</highlight></codeline>
<codeline lineno="453"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_command_queue<sp/>intt_store_queue_;</highlight></codeline>
<codeline lineno="454"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_kernel<sp/>intt_INTT_kernel_;</highlight></codeline>
<codeline lineno="455"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_kernel<sp/>intt_load_kernel_;</highlight></codeline>
<codeline lineno="456"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_kernel<sp/>intt_store_kernel_;</highlight></codeline>
<codeline lineno="457"><highlight class="normal"></highlight></codeline>
<codeline lineno="458"><highlight class="normal"><sp/><sp/><sp/><sp/>uint64_t*<sp/>INTT_coeff_poly_svm_;</highlight></codeline>
<codeline lineno="459"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="comment">//</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="460"><highlight class="normal"></highlight></codeline>
<codeline lineno="461"><highlight class="normal"><sp/><sp/><sp/><sp/>uint32_t<sp/>debug_;</highlight></codeline>
<codeline lineno="462"><highlight class="normal"></highlight></codeline>
<codeline lineno="463"><highlight class="normal"><sp/><sp/><sp/><sp/></highlight><highlight class="keyword">static</highlight><highlight class="normal"><sp/></highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/>std::unordered_map&lt;std::string,<sp/>kernel_t&gt;<sp/>kernels;</highlight></codeline>
<codeline lineno="464"><highlight class="normal">};</highlight></codeline>
<codeline lineno="480" refid="classintel_1_1hexl_1_1fpga_1_1DevicePool" refkind="compound"><highlight class="keyword">class<sp/></highlight><highlight class="normal"><ref refid="classintel_1_1hexl_1_1fpga_1_1DevicePool" kindref="compound">DevicePool</ref><sp/>{</highlight></codeline>
<codeline lineno="481"><highlight class="normal"></highlight><highlight class="keyword">public</highlight><highlight class="normal">:</highlight></codeline>
<codeline lineno="482"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1DevicePool_1a3561da094204c47678f022a2d5ac26ab" kindref="member">DevicePool</ref>(</highlight><highlight class="keywordtype">int</highlight><highlight class="normal"><sp/>choice,<sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Buffer" kindref="compound">Buffer</ref>&amp;<sp/>buffer,<sp/>std::future&lt;bool&gt;&amp;<sp/>exit_signal,</highlight></codeline>
<codeline lineno="483"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint64_t<sp/>coeff_size,<sp/>uint32_t<sp/>modulus_size,</highlight></codeline>
<codeline lineno="484"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint64_t<sp/>batch_size_dyadic_multiply,<sp/>uint64_t<sp/>batch_size_ntt,</highlight></codeline>
<codeline lineno="485"><highlight class="normal"><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/><sp/>uint64_t<sp/>batch_size_intt,<sp/>uint32_t<sp/>debug);</highlight></codeline>
<codeline lineno="486"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1DevicePool_1af8404b1e8d112a2bd8c89e980dd69354" kindref="member">~DevicePool</ref>();</highlight></codeline>
<codeline lineno="487"><highlight class="normal"></highlight></codeline>
<codeline lineno="488"><highlight class="normal"></highlight><highlight class="keyword">private</highlight><highlight class="normal">:</highlight></codeline>
<codeline lineno="489"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1DevicePool_1a3561da094204c47678f022a2d5ac26ab" kindref="member">DevicePool</ref>(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1DevicePool" kindref="compound">DevicePool</ref>&amp;<sp/>d)<sp/>=<sp/></highlight><highlight class="keyword">delete</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="490"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1DevicePool" kindref="compound">DevicePool</ref>&amp;<sp/>operator=(</highlight><highlight class="keyword">const</highlight><highlight class="normal"><sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1DevicePool" kindref="compound">DevicePool</ref>&amp;<sp/>d)<sp/>=<sp/></highlight><highlight class="keyword">delete</highlight><highlight class="normal">;</highlight></codeline>
<codeline lineno="491"><highlight class="normal"></highlight></codeline>
<codeline lineno="492"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_platform_id<sp/>platform_;</highlight></codeline>
<codeline lineno="493"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_uint<sp/>device_count_;</highlight></codeline>
<codeline lineno="494"><highlight class="normal"><sp/><sp/><sp/><sp/>cl_device_id*<sp/>cl_devices_;</highlight></codeline>
<codeline lineno="495"><highlight class="normal"><sp/><sp/><sp/><sp/><ref refid="classintel_1_1hexl_1_1fpga_1_1Device" kindref="compound">Device</ref>**<sp/>devices_;</highlight></codeline>
<codeline lineno="496"><highlight class="normal"><sp/><sp/><sp/><sp/>std::shared_future&lt;bool&gt;<sp/>future_exit_;</highlight></codeline>
<codeline lineno="497"><highlight class="normal"></highlight></codeline>
<codeline lineno="498"><highlight class="normal"><sp/><sp/><sp/><sp/>std::vector&lt;std::thread&gt;<sp/>runners_;</highlight></codeline>
<codeline lineno="499"><highlight class="normal">};</highlight></codeline>
<codeline lineno="504"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1aa7d5b6c103f848f3b642938edf97ae22" kindref="member">attach_fpga_pooling</ref>();</highlight></codeline>
<codeline lineno="509"><highlight class="keywordtype">void</highlight><highlight class="normal"><sp/><ref refid="namespaceintel_1_1hexl_1_1fpga_1a768c1508c039dd1e8664cfec3a7bb159" kindref="member">detach_fpga_pooling</ref>();</highlight></codeline>
<codeline lineno="510"><highlight class="normal"></highlight></codeline>
<codeline lineno="511"><highlight class="normal">}<sp/><sp/></highlight><highlight class="comment">//<sp/>namespace<sp/>fpga</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="512"><highlight class="normal">}<sp/><sp/></highlight><highlight class="comment">//<sp/>namespace<sp/>hexl</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="513"><highlight class="normal">}<sp/><sp/></highlight><highlight class="comment">//<sp/>namespace<sp/>intel</highlight><highlight class="normal"></highlight></codeline>
<codeline lineno="514"><highlight class="normal"></highlight></codeline>
<codeline lineno="515"><highlight class="normal"></highlight><highlight class="preprocessor">#endif</highlight></codeline>
    </programlisting>
    <location file="/home/ymeng12/he-fpga-github/host/inc/fpga.h"/>
  </compounddef>
</doxygen>
