

================================================================
== Vivado HLS Report for 'convert_edge'
================================================================
* Date:           Thu Jul  4 02:08:11 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        kociembaHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.377|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    2|    1|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    119|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     89|
|Register         |        -|      -|      15|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      15|    208|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |ap_condition_109   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_123   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_138   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_46    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_54    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_63    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_73    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_84    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_96    |    and   |      0|  0|   2|           1|           1|
    |tmp_205_fu_108_p2  |   icmp   |      0|  0|   9|           4|           2|
    |tmp_206_fu_114_p2  |   icmp   |      0|  0|   9|           4|           2|
    |tmp_207_fu_120_p2  |   icmp   |      0|  0|   9|           4|           3|
    |tmp_208_fu_126_p2  |   icmp   |      0|  0|   9|           4|           3|
    |tmp_209_fu_132_p2  |   icmp   |      0|  0|   9|           4|           3|
    |tmp_210_fu_138_p2  |   icmp   |      0|  0|   9|           4|           3|
    |tmp_211_fu_144_p2  |   icmp   |      0|  0|  11|           4|           5|
    |tmp_212_fu_150_p2  |   icmp   |      0|  0|   9|           4|           4|
    |tmp_213_fu_156_p2  |   icmp   |      0|  0|   9|           4|           4|
    |tmp_fu_96_p2       |   icmp   |      0|  0|   9|           4|           1|
    |tmp_s_fu_102_p2    |   icmp   |      0|  0|   9|           4|           1|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 119|          53|          40|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  21|          4|    1|          4|
    |ap_return     |   9|          2|    4|          8|
    |merge_reg_84  |   9|          2|    4|          8|
    |p_0_reg_34    |  50|         11|    4|         44|
    +--------------+----+-----------+-----+-----------+
    |Total         |  89|         19|   13|         64|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  3|   0|    3|          0|
    |ap_return_preg  |  4|   0|    4|          0|
    |merge_reg_84    |  4|   0|    4|          0|
    |p_0_reg_34      |  4|   0|    4|          0|
    +----------------+---+----+-----+-----------+
    |Total           | 15|   0|   15|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | convert_edge | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | convert_edge | return value |
|ap_start   |  in |    1| ap_ctrl_hs | convert_edge | return value |
|ap_done    | out |    1| ap_ctrl_hs | convert_edge | return value |
|ap_idle    | out |    1| ap_ctrl_hs | convert_edge | return value |
|ap_ready   | out |    1| ap_ctrl_hs | convert_edge | return value |
|ap_return  | out |    4| ap_ctrl_hs | convert_edge | return value |
|in_r       |  in |    4|   ap_none  |     in_r     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

