Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Aug  2 12:57:16 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ADC_test_timing_summary_routed.rpt -rpx ADC_test_timing_summary_routed.rpx
| Design       : ADC_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: AD9783_inst0/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ADC1/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 176 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 5 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.006      -35.846                     66                  814        0.064        0.000                      0                  814       -0.350       -0.700                       2                   769  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
clk                                                {0.000 5.000}        10.000          100.000         
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_trigger_reg_n_0                 {0.000 5.000}        10.000          100.000         
  ADC2/LTC2195_SPI_inst/spi_clk                    {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[7]                                 {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[8]                                 {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[9]                                 {0.000 5.000}        10.000          100.000         
  ADC2/spi_trigger_reg_n_0                         {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2                             {0.000 2.500}        5.000           200.000         
  MMCME2_BASE_inst_n_2_1                           {0.000 2.500}        5.000           200.000         
    DCI1_out_p                                     {0.000 2.500}        5.000           200.000         
  clkDLYi                                          {0.625 3.125}        5.000           200.000         
  clkFB                                            {0.000 5.000}        10.000          100.000         
  clkFB_1                                          {0.000 5.000}        10.000          100.000         
  clkFB_2                                          {0.000 5.000}        10.000          100.000         
  clkFB_3                                          {0.000 5.000}        10.000          100.000         
  clkPS_int_1                                      {0.000 5.000}        10.000          100.000         
    ENC_p                                          {5.000 10.000}       10.000          100.000         
  clk_div_int                                      {1.250 6.250}        10.000          100.000         
  clk_div_int_1                                    {1.250 6.250}        10.000          100.000         
  clk_int                                          {0.000 0.625}        1.250           800.000         
  clk_int_1                                        {0.000 0.625}        1.250           800.000         
  rstLEDclk/clk__0                                 {0.000 5.000}        10.000          100.000         
    rst_in                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                      6.198        0.000                      0                  228        0.098        0.000                      0                  228        3.000        0.000                       0                   250  
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        7.512        0.000                      0                   31        0.192        0.000                      0                   31        4.600        0.000                       0                    18  
  AD9783_inst1/spi_trigger_reg_n_0                                                                                                                                                                   4.600        0.000                       0                     5  
  ADC2/LTC2195_SPI_inst/spi_clk                          7.677        0.000                      0                   69        0.122        0.000                      0                   69        4.220        0.000                       0                    40  
  ADC2/spi_data[7]                                                                                                                                                                                   4.600        0.000                       0                     4  
  ADC2/spi_data[8]                                                                                                                                                                                   4.600        0.000                       0                     6  
  ADC2/spi_data[9]                                                                                                                                                                                   4.600        0.000                       0                     4  
  ADC2/spi_trigger_reg_n_0                                                                                                                                                                           4.600        0.000                       0                    27  
  MMCME2_BASE_inst_n_2                                   2.043        0.000                      0                   32        0.457        0.000                      0                   32        2.150        0.000                       0                    50  
  MMCME2_BASE_inst_n_2_1                                 1.903        0.000                      0                   32        0.265        0.000                      0                   32        2.150        0.000                       0                    50  
  clkDLYi                                                                                                                                                                                            3.400        0.000                       0                     3  
  clkFB                                                                                                                                                                                              8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkFB_2                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkFB_3                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkPS_int_1                                                                                                                                                                                        8.400        0.000                       0                     3  
  clk_div_int                                            7.595        0.000                      0                    9        0.211        0.000                      0                    9        4.600        0.000                       0                    11  
  clk_div_int_1                                          8.334        0.000                      0                    9        0.223        0.000                      0                    9        4.600        0.000                       0                    11  
  clk_int                                                                                                                                                                                           -0.350       -0.350                       1                    12  
  clk_int_1                                                                                                                                                                                         -0.350       -0.350                       1                    12  
  rstLEDclk/clk__0                                       6.229        0.000                      0                   61        0.231        0.000                      0                   61        4.650        0.000                       0                    32  
    rst_in                                                                                                                                                                                           0.000        0.000                       0                   269  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  clk                                                    8.179        0.000                      0                    6        0.382        0.000                      0                    6  
AD9783_inst1/spi_trigger_reg_n_0                 clk                                                    3.485        0.000                      0                    1        0.339        0.000                      0                    1  
ADC2/LTC2195_SPI_inst/spi_clk                    clk                                                    6.656        0.000                      0                    8        0.495        0.000                      0                    8  
ADC2/spi_data[7]                                 clk                                                    3.459        0.000                      0                    1        0.331        0.000                      0                    1  
ADC2/spi_data[8]                                 clk                                                    2.894        0.000                      0                    1        0.603        0.000                      0                    1  
ADC2/spi_data[9]                                 clk                                                    3.592        0.000                      0                    1        0.282        0.000                      0                    1  
ADC2/spi_trigger_reg_n_0                         clk                                                    3.212        0.000                      0                    1        0.447        0.000                      0                    1  
clk_div_int                                      clk                                                    1.940        0.000                      0                   39        2.410        0.000                      0                   39  
clk_div_int_1                                    clk                                                    0.752        0.000                      0                   39        2.869        0.000                      0                   39  
rstLEDclk/clk__0                                 clk                                                    2.278        0.000                      0                    1        0.722        0.000                      0                    1  
rst_in                                           clk                                                    0.569        0.000                      0                    9        1.227        0.000                      0                    9  
AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        3.191        0.000                      0                   18        0.247        0.000                      0                   18  
rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -0.562       -5.971                     17                   18        0.927        0.000                      0                   18  
ADC2/spi_data[7]                                 ADC2/LTC2195_SPI_inst/spi_clk                          7.823        0.000                      0                    2        0.416        0.000                      0                    2  
ADC2/spi_data[8]                                 ADC2/LTC2195_SPI_inst/spi_clk                          7.262        0.000                      0                    3        0.565        0.000                      0                    3  
ADC2/spi_data[9]                                 ADC2/LTC2195_SPI_inst/spi_clk                          7.948        0.000                      0                    1        0.277        0.000                      0                    1  
ADC2/spi_trigger_reg_n_0                         ADC2/LTC2195_SPI_inst/spi_clk                          2.858        0.000                      0                   44        0.203        0.000                      0                   44  
rst_in                                           ADC2/LTC2195_SPI_inst/spi_clk                         -1.006      -27.859                     40                   44        1.144        0.000                      0                   44  
clk                                              MMCME2_BASE_inst_n_2                                   0.543        0.000                      0                   31        0.064        0.000                      0                   31  
clk                                              MMCME2_BASE_inst_n_2_1                                 0.533        0.000                      0                   31        0.066        0.000                      0                   31  
clk                                              clk_div_int                                            1.013        0.000                      0                    1        6.027        0.000                      0                    1  
rst_in                                           clk_div_int                                           -0.418       -1.743                      7                    9        2.817        0.000                      0                    9  
clk                                              clk_div_int_1                                          1.785        0.000                      0                    1        4.349        0.000                      0                    1  
rst_in                                           clk_div_int_1                                         -0.063       -0.063                      1                    9        2.324        0.000                      0                    9  
rst_in                                           rstLEDclk/clk__0                                       3.020        0.000                      0                    1        0.618        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                       From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       ----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        3.091        0.000                      0                    4        5.253        0.000                      0                    4  
**async_default**                                rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        0.987        0.000                      0                   17        1.106        0.000                      0                   17  
**async_default**                                rst_in                                           AD9783_inst1/spi_trigger_reg_n_0                       7.805        0.000                      0                    1        0.149        0.000                      0                    1  
**async_default**                                ADC2/spi_data[7]                                 ADC2/LTC2195_SPI_inst/spi_clk                          3.721        0.000                      0                    2        0.340        0.000                      0                    2  
**async_default**                                ADC2/spi_data[8]                                 ADC2/LTC2195_SPI_inst/spi_clk                          2.990        0.000                      0                    4        0.632        0.000                      0                    4  
**async_default**                                ADC2/spi_data[9]                                 ADC2/LTC2195_SPI_inst/spi_clk                          3.933        0.000                      0                    2        0.700        0.000                      0                    2  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/LTC2195_SPI_inst/spi_clk                          2.960        0.000                      0                   20        4.837        0.000                      0                   20  
**async_default**                                rst_in                                           ADC2/LTC2195_SPI_inst/spi_clk                          0.446        0.000                      0                   33        1.146        0.000                      0                   33  
**async_default**                                ADC2/spi_data[7]                                 ADC2/spi_data[7]                                       0.941        0.000                      0                    1        6.651        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[7]                                       6.214        0.000                      0                    1        1.178        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[7]                                       3.212        0.000                      0                    1        2.449        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 ADC2/spi_data[8]                                       1.033        0.000                      0                    1        6.568        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[8]                                       6.229        0.000                      0                    1        1.066        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[8]                                       3.647        0.000                      0                    1        2.096        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 ADC2/spi_data[9]                                      -0.210       -0.210                      1                    1        7.200        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[9]                                       5.202        0.000                      0                    1        1.680        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[9]                                       2.689        0.000                      0                    1        2.675        0.000                      0                    1  
**async_default**                                ADC2/spi_data[7]                                 ADC2/spi_trigger_reg_n_0                               0.439        0.000                      0                    1        6.627        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 ADC2/spi_trigger_reg_n_0                               0.250        0.000                      0                    1        6.730        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 ADC2/spi_trigger_reg_n_0                              -0.017       -0.017                      1                    1        6.699        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_trigger_reg_n_0                               5.732        0.000                      0                    3        1.657        0.000                      0                    3  
**async_default**                                rst_in                                           ADC2/spi_trigger_reg_n_0                               2.882        0.000                      0                    4        0.661        0.000                      0                    4  
**async_default**                                rst_in                                           clk                                                    0.565        0.000                      0                  130        6.134        0.000                      0                  130  
**async_default**                                rst_in                                           clkPS_int_1                                            1.168        0.000                      0                    1        0.918        0.000                      0                    1  
**async_default**                                ADC2/spi_data[7]                                 rst_in                                                 8.131        0.000                      0                    1        0.083        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 rst_in                                                 7.938        0.000                      0                    1        0.203        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 rst_in                                                 7.532        0.000                      0                    1        0.282        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         rst_in                                                 3.109        0.000                      0                    3        4.727        0.000                      0                    3  
**async_default**                                clk                                              rst_in                                                 3.094        0.000                      0                    5        1.613        0.000                      0                    5  
**async_default**                                rst_in                                           rst_in                                                 0.996        0.000                      0                   12        4.154        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.556ns (16.957%)  route 2.723ns (83.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.269     4.538 f  rstLEDclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.598     5.135    rstLEDclk/counter_reg_n_0_[3]
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.066     5.201 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.797     5.999    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.167 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.588     6.754    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y146        LUT4 (Prop_lut4_I3_O)        0.053     6.807 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.740     7.547    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X55Y150        FDRE (Setup_fdre_C_R)       -0.367    13.745    rstLEDclk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.556ns (16.957%)  route 2.723ns (83.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.269     4.538 f  rstLEDclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.598     5.135    rstLEDclk/counter_reg_n_0_[3]
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.066     5.201 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.797     5.999    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.167 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.588     6.754    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y146        LUT4 (Prop_lut4_I3_O)        0.053     6.807 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.740     7.547    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X55Y150        FDRE (Setup_fdre_C_R)       -0.367    13.745    rstLEDclk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.556ns (16.957%)  route 2.723ns (83.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.269     4.538 f  rstLEDclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.598     5.135    rstLEDclk/counter_reg_n_0_[3]
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.066     5.201 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.797     5.999    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.167 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.588     6.754    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y146        LUT4 (Prop_lut4_I3_O)        0.053     6.807 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.740     7.547    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X55Y150        FDRE (Setup_fdre_C_R)       -0.367    13.745    rstLEDclk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.198ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 0.556ns (16.957%)  route 2.723ns (83.043%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.269     4.538 f  rstLEDclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.598     5.135    rstLEDclk/counter_reg_n_0_[3]
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.066     5.201 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.797     5.999    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.167 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.588     6.754    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y146        LUT4 (Prop_lut4_I3_O)        0.053     6.807 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.740     7.547    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X55Y150        FDRE (Setup_fdre_C_R)       -0.367    13.745    rstLEDclk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  6.198    

Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.556ns (17.540%)  route 2.614ns (82.460%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.269     4.538 f  rstLEDclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.598     5.135    rstLEDclk/counter_reg_n_0_[3]
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.066     5.201 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.797     5.999    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.167 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.588     6.754    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y146        LUT4 (Prop_lut4_I3_O)        0.053     6.807 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.631     7.438    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[25]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X55Y151        FDRE (Setup_fdre_C_R)       -0.367    13.745    rstLEDclk/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  6.307    

Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.556ns (17.540%)  route 2.614ns (82.460%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.269     4.538 f  rstLEDclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.598     5.135    rstLEDclk/counter_reg_n_0_[3]
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.066     5.201 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.797     5.999    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.167 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.588     6.754    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y146        LUT4 (Prop_lut4_I3_O)        0.053     6.807 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.631     7.438    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X55Y151        FDRE (Setup_fdre_C_R)       -0.367    13.745    rstLEDclk/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -7.438    
  -------------------------------------------------------------------
                         slack                                  6.307    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.556ns (18.157%)  route 2.506ns (81.843%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.269     4.538 f  rstLEDclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.598     5.135    rstLEDclk/counter_reg_n_0_[3]
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.066     5.201 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.797     5.999    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.167 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.588     6.754    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y146        LUT4 (Prop_lut4_I3_O)        0.053     6.807 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.523     7.331    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[17]/C
                         clock pessimism              0.293    14.248    
                         clock uncertainty           -0.035    14.212    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.845    rstLEDclk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.556ns (18.157%)  route 2.506ns (81.843%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.269     4.538 f  rstLEDclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.598     5.135    rstLEDclk/counter_reg_n_0_[3]
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.066     5.201 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.797     5.999    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.167 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.588     6.754    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y146        LUT4 (Prop_lut4_I3_O)        0.053     6.807 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.523     7.331    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[18]/C
                         clock pessimism              0.293    14.248    
                         clock uncertainty           -0.035    14.212    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.845    rstLEDclk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.556ns (18.157%)  route 2.506ns (81.843%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.269     4.538 f  rstLEDclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.598     5.135    rstLEDclk/counter_reg_n_0_[3]
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.066     5.201 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.797     5.999    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.167 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.588     6.754    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y146        LUT4 (Prop_lut4_I3_O)        0.053     6.807 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.523     7.331    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[19]/C
                         clock pessimism              0.293    14.248    
                         clock uncertainty           -0.035    14.212    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.845    rstLEDclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 0.556ns (18.157%)  route 2.506ns (81.843%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 13.954 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.269     4.538 f  rstLEDclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.598     5.135    rstLEDclk/counter_reg_n_0_[3]
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.066     5.201 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.797     5.999    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.167 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.588     6.754    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y146        LUT4 (Prop_lut4_I3_O)        0.053     6.807 r  rstLEDclk/counter[26]_i_1/O
                         net (fo=23, routed)          0.523     7.331    rstLEDclk/counter[26]_i_1_n_0
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.281    13.954    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
                         clock pessimism              0.293    14.248    
                         clock uncertainty           -0.035    14.212    
    SLICE_X55Y149        FDRE (Setup_fdre_C_R)       -0.367    13.845    rstLEDclk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.845    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                  6.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.253ns (70.499%)  route 0.106ns (29.501%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.002 r  rstLEDclk/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.002    rstLEDclk/data0[21]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.264ns (71.376%)  route 0.106ns (28.624%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.013 r  rstLEDclk/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.013    rstLEDclk/data0[23]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.272ns (71.982%)  route 0.106ns (28.018%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.021 r  rstLEDclk/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.021    rstLEDclk/data0[22]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.277ns (72.348%)  route 0.106ns (27.652%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.026 r  rstLEDclk/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.026    rstLEDclk/data0[24]
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.278ns (72.420%)  route 0.106ns (27.580%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.986 r  rstLEDclk/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    rstLEDclk/counter_reg[24]_i_1_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.027 r  rstLEDclk/counter_reg[26]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.027    rstLEDclk/data0[25]
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[25]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y151        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 AD9783_inst0/counter_f_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/counter_f_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.314%)  route 0.095ns (42.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.634     1.735    AD9783_inst0/clk_in
    SLICE_X9Y53          FDPE                                         r  AD9783_inst0/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDPE (Prop_fdpe_C_Q)         0.100     1.835 r  AD9783_inst0/counter_f_reg[0]/Q
                         net (fo=8, routed)           0.095     1.931    AD9783_inst0/counter_f_reg__0[0]
    SLICE_X8Y53          LUT6 (Prop_lut6_I2_O)        0.028     1.959 r  AD9783_inst0/counter_f[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.959    AD9783_inst0/counter0[5]
    SLICE_X8Y53          FDPE                                         r  AD9783_inst0/counter_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.854     2.103    AD9783_inst0/clk_in
    SLICE_X8Y53          FDPE                                         r  AD9783_inst0/counter_f_reg[5]/C
                         clock pessimism             -0.356     1.746    
    SLICE_X8Y53          FDPE (Hold_fdpe_C_D)         0.087     1.833    AD9783_inst0/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.297ns (73.721%)  route 0.106ns (26.279%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.986 r  rstLEDclk/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    rstLEDclk/counter_reg[24]_i_1_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.046 r  rstLEDclk/counter_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.046    rstLEDclk/data0[26]
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y151        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 AD9783_inst0/FSM_onehot_state_f_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/FSM_onehot_state_f_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.055%)  route 0.113ns (46.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.664     1.765    AD9783_inst0/clk_in
    SLICE_X7Y56          FDCE                                         r  AD9783_inst0/FSM_onehot_state_f_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.100     1.865 r  AD9783_inst0/FSM_onehot_state_f_reg[5]/Q
                         net (fo=6, routed)           0.113     1.978    AD9783_inst0/FSM_onehot_state_f_reg_n_0_[5]
    SLICE_X6Y56          LUT6 (Prop_lut6_I1_O)        0.028     2.006 r  AD9783_inst0/FSM_onehot_state_f[6]_i_1__1/O
                         net (fo=1, routed)           0.000     2.006    AD9783_inst0/FSM_onehot_state_f[6]_i_1__1_n_0
    SLICE_X6Y56          FDCE                                         r  AD9783_inst0/FSM_onehot_state_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.884     2.133    AD9783_inst0/clk_in
    SLICE_X6Y56          FDCE                                         r  AD9783_inst0/FSM_onehot_state_f_reg[6]/C
                         clock pessimism             -0.356     1.776    
    SLICE_X6Y56          FDCE (Hold_fdce_C_D)         0.087     1.863    AD9783_inst0/FSM_onehot_state_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.130ns (51.503%)  route 0.122ns (48.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.686     1.787    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X15Y49         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.100     1.887 r  ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/Q
                         net (fo=8, routed)           0.122     2.010    ADC1/LTC2195_SPI_inst/clk_counter[0]
    SLICE_X14Y49         LUT5 (Prop_lut5_I2_O)        0.030     2.040 r  ADC1/LTC2195_SPI_inst/clk_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.040    ADC1/LTC2195_SPI_inst/clk_counter_0[3]
    SLICE_X14Y49         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.926     2.175    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X14Y49         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism             -0.376     1.798    
    SLICE_X14Y49         FDCE (Hold_fdce_C_D)         0.096     1.894    ADC1/LTC2195_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/spi_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.132ns (51.480%)  route 0.124ns (48.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.686     1.787    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X15Y49         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDCE (Prop_fdce_C_Q)         0.100     1.887 r  ADC1/LTC2195_SPI_inst/clk_counter_reg[0]/Q
                         net (fo=8, routed)           0.124     2.012    ADC1/LTC2195_SPI_inst/clk_counter[0]
    SLICE_X14Y49         LUT5 (Prop_lut5_I2_O)        0.032     2.044 r  ADC1/LTC2195_SPI_inst/spi_clk_i_1/O
                         net (fo=1, routed)           0.000     2.044    ADC1/LTC2195_SPI_inst/spi_clk_1
    SLICE_X14Y49         FDCE                                         r  ADC1/LTC2195_SPI_inst/spi_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.926     2.175    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X14Y49         FDCE                                         r  ADC1/LTC2195_SPI_inst/spi_clk_reg/C
                         clock pessimism             -0.376     1.798    
    SLICE_X14Y49         FDCE (Hold_fdce_C_D)         0.096     1.894    ADC1/LTC2195_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y8    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X9Y53      AD9783_inst0/counter_f_reg[1]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X8Y53      AD9783_inst0/counter_f_reg[4]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X0Y45      AD9783_inst1/counter_f_reg[4]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X0Y88      ADC1/FR_out_reg[7]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X7Y42      ADC2/counter_f_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X9Y53      AD9783_inst0/counter_f_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X8Y53      AD9783_inst0/counter_f_reg[4]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X0Y45      AD9783_inst1/counter_f_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X0Y45      AD9783_inst1/counter_f_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        7.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.512ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 1.003ns (42.637%)  route 1.349ns (57.363%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     4.783    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.269     5.052 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.547     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.246     5.845 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/Q
                         net (fo=3, routed)           0.782     6.627    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[6]
    SLICE_X6Y46          LUT1 (Prop_lut1_I0_O)        0.158     6.785 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     6.785    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_i_3__2_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.095 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.095    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     7.232 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__1/O[2]
                         net (fo=1, routed)           0.567     7.799    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__1_n_5
    SLICE_X4Y45          LUT2 (Prop_lut2_I1_O)        0.152     7.951 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_2__2/O
                         net (fo=1, routed)           0.000     7.951    AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_2__2_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.387    15.068    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.395    15.464    
                         clock uncertainty           -0.035    15.428    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.035    15.463    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         15.463    
                         arrival time                          -7.951    
  -------------------------------------------------------------------
                         slack                                  7.512    

Slack (MET) :             7.563ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.016ns (43.617%)  route 1.313ns (56.383%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     4.783    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.269     5.052 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.547     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.246     5.845 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/Q
                         net (fo=3, routed)           0.782     6.627    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[6]
    SLICE_X6Y46          LUT1 (Prop_lut1_I0_O)        0.158     6.785 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     6.785    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_i_3__2_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.095 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.095    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     7.230 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__1/O[0]
                         net (fo=1, routed)           0.531     7.761    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__1_n_7
    SLICE_X4Y45          LUT2 (Prop_lut2_I1_O)        0.167     7.928 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[9]_i_1__2/O
                         net (fo=1, routed)           0.000     7.928    AD9783_inst1/AD_9783_SPI_inst/counter_f[9]_i_1__2_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.387    15.068    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.395    15.464    
                         clock uncertainty           -0.035    15.428    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.063    15.491    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         15.491    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  7.563    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.428ns (20.924%)  route 1.617ns (79.076%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     4.783    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.269     5.052 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.547     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.269     5.868 r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/Q
                         net (fo=3, routed)           0.787     6.654    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[3]
    SLICE_X7Y46          LUT4 (Prop_lut4_I3_O)        0.053     6.707 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_5__2/O
                         net (fo=1, routed)           0.421     7.129    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_5__2_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I1_O)        0.053     7.182 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__2/O
                         net (fo=2, routed)           0.409     7.591    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__2_n_0
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.053     7.644 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__2/O
                         net (fo=1, routed)           0.000     7.644    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__2_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.334    15.016    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.370    15.386    
                         clock uncertainty           -0.035    15.351    
    SLICE_X7Y47          FDCE (Setup_fdce_C_D)        0.035    15.386    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.757ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.091ns (47.048%)  route 1.228ns (52.952%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     4.783    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.269     5.052 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.447     5.499    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.246     5.745 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/Q
                         net (fo=3, routed)           0.560     6.304    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[2]
    SLICE_X6Y45          LUT1 (Prop_lut1_I0_O)        0.158     6.462 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.462    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_3__2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.772 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.772    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     6.984 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0/O[1]
                         net (fo=1, routed)           0.668     7.653    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_n_6
    SLICE_X5Y44          LUT2 (Prop_lut2_I1_O)        0.165     7.818 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[6]_i_1__6/O
                         net (fo=1, routed)           0.000     7.818    AD9783_inst1/AD_9783_SPI_inst/counter_f[6]_i_1__6_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.470    15.151    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.395    15.547    
                         clock uncertainty           -0.035    15.511    
    SLICE_X5Y44          FDCE (Setup_fdce_C_D)        0.063    15.574    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         15.574    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  7.757    

Slack (MET) :             7.804ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 1.002ns (44.679%)  route 1.241ns (55.321%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     4.783    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.269     5.052 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.447     5.499    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.246     5.745 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/Q
                         net (fo=3, routed)           0.560     6.304    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[2]
    SLICE_X6Y45          LUT1 (Prop_lut1_I0_O)        0.158     6.462 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.462    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_3__2_n_0
    SLICE_X6Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     6.772 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.772    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.907 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0/O[0]
                         net (fo=1, routed)           0.681     7.588    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_n_7
    SLICE_X5Y44          LUT2 (Prop_lut2_I1_O)        0.153     7.741 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[5]_i_1__6/O
                         net (fo=1, routed)           0.000     7.741    AD9783_inst1/AD_9783_SPI_inst/counter_f[5]_i_1__6_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.470    15.151    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.395    15.547    
                         clock uncertainty           -0.035    15.511    
    SLICE_X5Y44          FDCE (Setup_fdce_C_D)        0.034    15.545    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         15.545    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  7.804    

Slack (MET) :             7.817ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.085ns (49.964%)  route 1.087ns (50.036%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 15.189 - 10.000 ) 
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     4.783    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.269     5.052 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.547     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.246     5.845 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/Q
                         net (fo=3, routed)           0.782     6.627    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[6]
    SLICE_X6Y46          LUT1 (Prop_lut1_I0_O)        0.158     6.785 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     6.785    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_i_3__2_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.095 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.095    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_n_0
    SLICE_X6Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     7.307 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__1/O[1]
                         net (fo=1, routed)           0.304     7.611    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__1_n_6
    SLICE_X7Y45          LUT2 (Prop_lut2_I1_O)        0.159     7.770 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[10]_i_1__2/O
                         net (fo=1, routed)           0.000     7.770    AD9783_inst1/AD_9783_SPI_inst/counter_f[10]_i_1__2_n_0
    SLICE_X7Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.508    15.189    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.370    15.559    
                         clock uncertainty           -0.035    15.524    
    SLICE_X7Y45          FDCE (Setup_fdce_C_D)        0.063    15.587    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  7.817    

Slack (MET) :             7.880ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.905ns (44.971%)  route 1.107ns (55.029%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     4.783    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.269     5.052 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.547     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.246     5.845 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/Q
                         net (fo=3, routed)           0.782     6.627    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[6]
    SLICE_X6Y46          LUT1 (Prop_lut1_I0_O)        0.158     6.785 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     6.785    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_i_3__2_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.340     7.125 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0/O[2]
                         net (fo=1, routed)           0.325     7.450    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_n_5
    SLICE_X4Y45          LUT2 (Prop_lut2_I1_O)        0.161     7.611 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[7]_i_1__6/O
                         net (fo=1, routed)           0.000     7.611    AD9783_inst1/AD_9783_SPI_inst/counter_f[7]_i_1__6_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.387    15.068    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              0.395    15.464    
                         clock uncertainty           -0.035    15.428    
    SLICE_X4Y45          FDCE (Setup_fdce_C_D)        0.063    15.491    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         15.491    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  7.880    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.929ns (43.949%)  route 1.185ns (56.051%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     4.783    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.269     5.052 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.547     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.246     5.845 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/Q
                         net (fo=3, routed)           0.782     6.627    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[6]
    SLICE_X6Y46          LUT1 (Prop_lut1_I0_O)        0.158     6.785 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_i_3__2/O
                         net (fo=1, routed)           0.000     6.785    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_i_3__2_n_0
    SLICE_X6Y46          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.374     7.159 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0/O[3]
                         net (fo=1, routed)           0.403     7.562    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_n_4
    SLICE_X5Y44          LUT2 (Prop_lut2_I1_O)        0.151     7.713 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[8]_i_1__2/O
                         net (fo=1, routed)           0.000     7.713    AD9783_inst1/AD_9783_SPI_inst/counter_f[8]_i_1__2_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.470    15.151    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              0.447    15.599    
                         clock uncertainty           -0.035    15.563    
    SLICE_X5Y44          FDCE (Setup_fdce_C_D)        0.063    15.626    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         15.626    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             7.915ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.428ns (22.882%)  route 1.442ns (77.118%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.599ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     4.783    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.269     5.052 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.547     5.599    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.269     5.868 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/Q
                         net (fo=3, routed)           0.787     6.654    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[3]
    SLICE_X7Y46          LUT4 (Prop_lut4_I3_O)        0.053     6.707 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_5__2/O
                         net (fo=1, routed)           0.421     7.129    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_5__2_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I1_O)        0.053     7.182 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__2/O
                         net (fo=2, routed)           0.234     7.416    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__2_n_0
    SLICE_X7Y47          LUT6 (Prop_lut6_I4_O)        0.053     7.469 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__2/O
                         net (fo=1, routed)           0.000     7.469    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__2_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.334    15.016    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.370    15.386    
                         clock uncertainty           -0.035    15.351    
    SLICE_X7Y47          FDCE (Setup_fdce_C_D)        0.034    15.385    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.385    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  7.915    

Slack (MET) :             8.042ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        1.546ns  (logic 0.454ns (29.374%)  route 1.092ns (70.626%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    5.545ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     4.783    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.269     5.052 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.494     5.545    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.246     5.791 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=6, routed)           0.581     6.372    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X5Y46          LUT3 (Prop_lut3_I2_O)        0.155     6.527 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=2, routed)           0.141     6.667    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X5Y46          LUT5 (Prop_lut5_I4_O)        0.053     6.720 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__2/O
                         net (fo=1, routed)           0.370     7.091    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X4Y47          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.360    15.042    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y47          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.370    15.412    
                         clock uncertainty           -0.035    15.376    
    SLICE_X4Y47          FDRE (Setup_fdre_C_CE)      -0.244    15.132    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -7.091    
  -------------------------------------------------------------------
                         slack                                  8.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.251%)  route 0.143ns (52.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.717     1.818    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.100     1.918 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.244     2.163    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y46          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDPE (Prop_fdpe_C_Q)         0.100     2.263 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=6, routed)           0.143     2.406    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I0_O)        0.028     2.434 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     2.434    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.276     2.606    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.424     2.182    
    SLICE_X4Y46          FDCE (Hold_fdce_C_D)         0.060     2.242    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.242    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.508%)  route 0.153ns (54.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.717     1.818    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.100     1.918 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.280     2.198    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDCE (Prop_fdce_C_Q)         0.100     2.298 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.153     2.451    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[0]
    SLICE_X7Y45          LUT2 (Prop_lut2_I1_O)        0.028     2.479 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[0]_i_1__6/O
                         net (fo=1, routed)           0.000     2.479    AD9783_inst1/AD_9783_SPI_inst/counter_f[0]_i_1__6_n_0
    SLICE_X7Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.324     2.653    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.455     2.198    
    SLICE_X7Y45          FDCE (Hold_fdce_C_D)         0.061     2.259    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/D
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.129ns (38.095%)  route 0.210ns (61.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.554ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.717     1.818    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.100     1.918 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.184     2.103    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.100     2.203 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.210     2.412    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X4Y47          LUT2 (Prop_lut2_I0_O)        0.029     2.441 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_2__2/O
                         net (fo=1, routed)           0.000     2.441    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_2__2_n_0
    SLICE_X4Y47          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.224     2.554    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y47          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.411     2.143    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.075     2.218    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           2.441    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.130ns (28.560%)  route 0.325ns (71.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.717     1.818    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.100     1.918 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.184     2.103    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.100     2.203 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.325     2.528    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.030     2.558 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[6]_i_1__6/O
                         net (fo=1, routed)           0.000     2.558    AD9783_inst1/AD_9783_SPI_inst/counter_f[6]_i_1__6_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.307     2.637    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.411     2.225    
    SLICE_X5Y44          FDCE (Hold_fdce_C_D)         0.075     2.300    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.130ns (31.580%)  route 0.282ns (68.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.717     1.818    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.100     1.918 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.184     2.103    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.100     2.203 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.282     2.484    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X4Y45          LUT2 (Prop_lut2_I0_O)        0.030     2.514 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[2]_i_1__6/O
                         net (fo=1, routed)           0.000     2.514    AD9783_inst1/AD_9783_SPI_inst/counter_f[2]_i_1__6_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.255     2.585    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.411     2.173    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.075     2.248    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.790%)  route 0.202ns (61.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.717     1.818    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.100     1.918 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.184     2.103    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.100     2.203 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/Q
                         net (fo=8, routed)           0.202     2.405    AD9783_inst1/AD_9783_SPI_inst/state[1]
    SLICE_X7Y47          LUT6 (Prop_lut6_I0_O)        0.028     2.433 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.433    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__2_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.212     2.542    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.439     2.103    
    SLICE_X7Y47          FDCE (Hold_fdce_C_D)         0.061     2.164    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.128ns (28.245%)  route 0.325ns (71.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.717     1.818    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.100     1.918 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.184     2.103    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.100     2.203 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.325     2.528    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.028     2.556 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[3]_i_1__6/O
                         net (fo=1, routed)           0.000     2.556    AD9783_inst1/AD_9783_SPI_inst/counter_f[3]_i_1__6_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.307     2.637    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.411     2.225    
    SLICE_X5Y44          FDCE (Hold_fdce_C_D)         0.060     2.285    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.246%)  route 0.282ns (68.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.717     1.818    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.100     1.918 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.184     2.103    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.100     2.203 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.282     2.484    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X4Y45          LUT2 (Prop_lut2_I0_O)        0.028     2.512 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_2__2/O
                         net (fo=1, routed)           0.000     2.512    AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_2__2_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.255     2.585    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.411     2.173    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.060     2.233    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.525%)  route 0.213ns (62.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.717     1.818    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.100     1.918 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.184     2.103    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.100     2.203 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.213     2.416    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.028     2.444 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__2/O
                         net (fo=1, routed)           0.000     2.444    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__2_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.212     2.542    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.439     2.103    
    SLICE_X7Y47          FDCE (Hold_fdce_C_D)         0.060     2.163    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.758%)  route 0.251ns (66.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.717     1.818    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.100     1.918 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.244     2.163    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y46          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDPE (Prop_fdpe_C_Q)         0.100     2.263 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=6, routed)           0.142     2.405    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I4_O)        0.028     2.433 r  AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__2/O
                         net (fo=2, routed)           0.109     2.542    AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__2_n_0
    SLICE_X7Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.272     2.601    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism             -0.411     2.190    
    SLICE_X7Y46          FDCE (Hold_fdce_C_D)         0.047     2.237    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X7Y45  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X4Y45  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X5Y44  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X4Y45  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X5Y44  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X4Y45  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X4Y47  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X7Y46  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X7Y45  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X4Y45  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X4Y45  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X4Y45  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X4Y45  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X7Y46  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X4Y45  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X5Y44  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X4Y45  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X5Y44  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X4Y45  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y47  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.350         5.000       4.650      SLICE_X3Y46  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X7Y45  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X7Y45  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X4Y45  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X4Y45  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X4Y45  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X5Y44  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X4Y45  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X5Y44  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X5Y44  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y45  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y45  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X7Y47  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X7Y47  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X3Y46  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X4Y46  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X4Y46  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X7Y47  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X7Y47  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X3Y46  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/LTC2195_SPI_inst/spi_clk
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.677ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.919ns (38.381%)  route 1.475ns (61.619%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.904     4.782    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.246     5.028 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.435     5.462    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.369     5.831 f  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/Q
                         net (fo=3, routed)           0.895     6.726    ADC2/LTC2195_SPI_inst/counter_f_reg_n_0_[10]
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.053     6.779 r  ADC2/LTC2195_SPI_inst/counter_f0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000     6.779    ADC2/LTC2195_SPI_inst/counter_f0_carry__1_i_2__0_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.345     7.124 r  ADC2/LTC2195_SPI_inst/counter_f0_carry__1/O[2]
                         net (fo=1, routed)           0.580     7.705    ADC2/LTC2195_SPI_inst/counter_f0_carry__1_n_5
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.152     7.857 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_2__0/O
                         net (fo=1, routed)           0.000     7.857    ADC2/LTC2195_SPI_inst/counter_f[11]_i_2__0_n_0
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.387    15.049    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.366    15.415    
                         clock uncertainty           -0.035    15.380    
    SLICE_X2Y43          FDCE (Setup_fdce_C_D)        0.154    15.534    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         15.534    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 0.644ns (28.515%)  route 1.614ns (71.485%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.474ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.904     4.782    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.246     5.028 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.446     5.474    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.382     5.856 f  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/Q
                         net (fo=3, routed)           0.811     6.666    ADC2/LTC2195_SPI_inst/counter_f_reg_n_0_[8]
    SLICE_X1Y44          LUT4 (Prop_lut4_I2_O)        0.156     6.822 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_5__0/O
                         net (fo=1, routed)           0.558     7.380    ADC2/LTC2195_SPI_inst/state_f[2]_i_5__0_n_0
    SLICE_X1Y43          LUT6 (Prop_lut6_I1_O)        0.053     7.433 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_3__0/O
                         net (fo=2, routed)           0.246     7.679    ADC2/LTC2195_SPI_inst/state_f[2]_i_3__0_n_0
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.053     7.732 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.732    ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0_n_0
    SLICE_X1Y44          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.357    15.018    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y44          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.366    15.385    
                         clock uncertainty           -0.035    15.349    
    SLICE_X1Y44          FDCE (Setup_fdce_C_D)        0.116    15.465    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.465    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.735ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.023ns (43.097%)  route 1.351ns (56.903%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.904     4.782    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.246     5.028 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.435     5.462    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.369     5.831 r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.740     6.571    ADC2/LTC2195_SPI_inst/counter_f_reg_n_0_[0]
    SLICE_X0Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     6.917 r  ADC2/LTC2195_SPI_inst/counter_f0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.917    ADC2/LTC2195_SPI_inst/counter_f0_carry_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.056 r  ADC2/LTC2195_SPI_inst/counter_f0_carry__0/O[0]
                         net (fo=1, routed)           0.611     7.667    ADC2/LTC2195_SPI_inst/counter_f0_carry__0_n_7
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.169     7.836 r  ADC2/LTC2195_SPI_inst/counter_f[5]_i_1__4/O
                         net (fo=1, routed)           0.000     7.836    ADC2/LTC2195_SPI_inst/counter_f[5]_i_1__4_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.383    15.044    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.418    15.462    
                         clock uncertainty           -0.035    15.427    
    SLICE_X7Y43          FDCE (Setup_fdce_C_D)        0.144    15.571    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         15.571    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                  7.735    

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 1.093ns (46.490%)  route 1.258ns (53.510%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.904     4.782    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.246     5.028 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.435     5.462    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.369     5.831 r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.740     6.571    ADC2/LTC2195_SPI_inst/counter_f_reg_n_0_[0]
    SLICE_X0Y42          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     6.917 r  ADC2/LTC2195_SPI_inst/counter_f0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.917    ADC2/LTC2195_SPI_inst/counter_f0_carry_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.130 r  ADC2/LTC2195_SPI_inst/counter_f0_carry__0/O[1]
                         net (fo=1, routed)           0.519     7.649    ADC2/LTC2195_SPI_inst/counter_f0_carry__0_n_6
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.165     7.814 r  ADC2/LTC2195_SPI_inst/counter_f[6]_i_1__4/O
                         net (fo=1, routed)           0.000     7.814    ADC2/LTC2195_SPI_inst/counter_f[6]_i_1__4_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.383    15.044    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.418    15.462    
                         clock uncertainty           -0.035    15.427    
    SLICE_X7Y43          FDCE (Setup_fdce_C_D)        0.144    15.571    ADC2/LTC2195_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         15.571    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  7.758    

Slack (MET) :             7.766ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.920ns (39.277%)  route 1.422ns (60.723%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.904     4.782    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.246     5.028 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.435     5.462    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.369     5.831 r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.740     6.571    ADC2/LTC2195_SPI_inst/counter_f_reg_n_0_[0]
    SLICE_X0Y42          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.394     6.965 r  ADC2/LTC2195_SPI_inst/counter_f0_carry/O[3]
                         net (fo=1, routed)           0.683     7.648    ADC2/LTC2195_SPI_inst/counter_f0_carry_n_4
    SLICE_X7Y43          LUT2 (Prop_lut2_I0_O)        0.157     7.805 r  ADC2/LTC2195_SPI_inst/counter_f[4]_i_1__4/O
                         net (fo=1, routed)           0.000     7.805    ADC2/LTC2195_SPI_inst/counter_f[4]_i_1__4_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.383    15.044    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.418    15.462    
                         clock uncertainty           -0.035    15.427    
    SLICE_X7Y43          FDCE (Setup_fdce_C_D)        0.144    15.571    ADC2/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         15.571    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  7.766    

Slack (MET) :             7.783ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.115ns (48.524%)  route 1.183ns (51.476%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.904     4.782    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.246     5.028 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.435     5.462    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.346     5.808 r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/Q
                         net (fo=3, routed)           0.767     6.576    ADC2/LTC2195_SPI_inst/counter_f_reg_n_0_[6]
    SLICE_X0Y43          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.404     6.979 r  ADC2/LTC2195_SPI_inst/counter_f0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    ADC2/LTC2195_SPI_inst/counter_f0_carry__0_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.192 r  ADC2/LTC2195_SPI_inst/counter_f0_carry__1/O[1]
                         net (fo=1, routed)           0.416     7.608    ADC2/LTC2195_SPI_inst/counter_f0_carry__1_n_6
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.152     7.760 r  ADC2/LTC2195_SPI_inst/counter_f[10]_i_1__0/O
                         net (fo=1, routed)           0.000     7.760    ADC2/LTC2195_SPI_inst/counter_f[10]_i_1__0_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.383    15.044    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.418    15.462    
                         clock uncertainty           -0.035    15.427    
    SLICE_X7Y43          FDCE (Setup_fdce_C_D)        0.116    15.543    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         15.543    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  7.783    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.422ns (22.954%)  route 1.416ns (77.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.904     4.782    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.246     5.028 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.615     5.642    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.369     6.011 r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          1.150     7.162    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X3Y43          LUT6 (Prop_lut6_I2_O)        0.053     7.215 r  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           0.266     7.481    ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.479    15.140    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y42          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.366    15.506    
                         clock uncertainty           -0.035    15.471    
    SLICE_X1Y42          FDRE (Setup_fdre_C_CE)      -0.163    15.308    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         15.308    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.838ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.422ns (21.177%)  route 1.571ns (78.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.280ns = ( 15.280 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.904     4.782    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.246     5.028 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.615     5.642    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.369     6.011 r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          1.078     7.089    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X3Y41          LUT6 (Prop_lut6_I0_O)        0.053     7.142 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           0.493     7.635    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X2Y40          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.619    15.280    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y40          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.366    15.646    
                         clock uncertainty           -0.035    15.611    
    SLICE_X2Y40          FDRE (Setup_fdre_C_CE)      -0.138    15.473    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         15.473    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  7.838    

Slack (MET) :             7.842ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 1.054ns (46.889%)  route 1.194ns (53.111%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.904     4.782    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.246     5.028 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.435     5.462    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          FDCE (Prop_fdce_C_Q)         0.346     5.808 r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/Q
                         net (fo=3, routed)           0.767     6.576    ADC2/LTC2195_SPI_inst/counter_f_reg_n_0_[6]
    SLICE_X0Y43          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.404     6.979 r  ADC2/LTC2195_SPI_inst/counter_f0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.979    ADC2/LTC2195_SPI_inst/counter_f0_carry__0_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.118 r  ADC2/LTC2195_SPI_inst/counter_f0_carry__1/O[0]
                         net (fo=1, routed)           0.427     7.545    ADC2/LTC2195_SPI_inst/counter_f0_carry__1_n_7
    SLICE_X2Y43          LUT2 (Prop_lut2_I1_O)        0.165     7.710 r  ADC2/LTC2195_SPI_inst/counter_f[9]_i_1__0/O
                         net (fo=1, routed)           0.000     7.710    ADC2/LTC2195_SPI_inst/counter_f[9]_i_1__0_n_0
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.387    15.049    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.366    15.415    
                         clock uncertainty           -0.035    15.380    
    SLICE_X2Y43          FDCE (Setup_fdce_C_D)        0.173    15.553    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         15.553    
                         arrival time                          -7.710    
  -------------------------------------------------------------------
                         slack                                  7.842    

Slack (MET) :             7.845ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/D
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.436ns (22.495%)  route 1.502ns (77.505%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 15.165 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.904     4.782    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.246     5.028 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.615     5.642    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.369     6.011 f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=12, routed)          0.830     6.841    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X1Y42          LUT2 (Prop_lut2_I1_O)        0.067     6.908 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_2/O
                         net (fo=2, routed)           0.673     7.581    ADC2/LTC2195_SPI_inst/spi_scs_out_i_2_n_0
    SLICE_X3Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.504    15.165    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.366    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)       -0.070    15.426    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         15.426    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  7.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.207ns (67.093%)  route 0.102ns (32.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.716     1.817    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.091     1.908 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.293     2.201    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.143     2.344 r  ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/Q
                         net (fo=1, routed)           0.102     2.445    ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3_n_0
    SLICE_X2Y42          LUT2 (Prop_lut2_I0_O)        0.064     2.509 r  ADC2/LTC2195_SPI_inst/data_out_reg_gate/O
                         net (fo=1, routed)           0.000     2.509    ADC2/LTC2195_SPI_inst/data_out_reg_gate_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.347     2.665    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism             -0.409     2.255    
    SLICE_X2Y42          FDCE (Hold_fdce_C_D)         0.132     2.387    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.751%)  route 0.259ns (61.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.716     1.817    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.091     1.908 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.202     2.110    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y44          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.136     2.246 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.259     2.506    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.028     2.534 r  ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.534    ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.339     2.656    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.409     2.247    
    SLICE_X5Y43          FDCE (Hold_fdce_C_D)         0.106     2.353    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.615%)  route 0.240ns (59.385%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.716     1.817    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.091     1.908 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.298     2.206    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y42          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_fdpe_C_Q)         0.136     2.342 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/Q
                         net (fo=2, routed)           0.240     2.582    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P_n_0
    SLICE_X4Y41          LUT5 (Prop_lut5_I0_O)        0.028     2.610 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000     2.610    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X4Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.718    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.409     2.308    
    SLICE_X4Y41          FDCE (Hold_fdce_C_D)         0.106     2.414    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -2.414    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.626%)  route 0.240ns (59.374%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.716     1.817    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.091     1.908 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.298     2.206    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y42          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDPE (Prop_fdpe_C_Q)         0.136     2.342 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/Q
                         net (fo=2, routed)           0.240     2.582    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P_n_0
    SLICE_X5Y41          LUT3 (Prop_lut3_I0_O)        0.028     2.610 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000     2.610    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.718    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.409     2.308    
    SLICE_X5Y41          FDPE (Hold_fdpe_C_D)         0.105     2.413    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.286%)  route 0.150ns (47.714%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.716     1.817    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.091     1.908 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.238     2.146    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.136     2.282 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/Q
                         net (fo=3, routed)           0.150     2.432    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C_n_0
    SLICE_X4Y42          LUT3 (Prop_lut3_I2_O)        0.028     2.460 r  ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1/O
                         net (fo=1, routed)           0.000     2.460    ADC2/LTC2195_SPI_inst/data_out[7]_C_i_1_n_0
    SLICE_X4Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.267     2.585    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.438     2.146    
    SLICE_X4Y42          FDCE (Hold_fdce_C_D)         0.105     2.251    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.286%)  route 0.276ns (62.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.716     1.817    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.091     1.908 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.202     2.110    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y44          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDCE (Prop_fdce_C_Q)         0.136     2.246 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.276     2.522    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y43          LUT5 (Prop_lut5_I0_O)        0.028     2.550 r  ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           0.000     2.550    ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X1Y43          FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.320     2.637    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.409     2.228    
    SLICE_X1Y43          FDPE (Hold_fdpe_C_D)         0.105     2.333    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.154ns (50.091%)  route 0.153ns (49.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.716     1.817    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.091     1.908 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.298     2.206    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.154     2.360 r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/Q
                         net (fo=1, routed)           0.153     2.514    ADC2/LTC2195_SPI_inst/data_out_reg_c_0_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.347     2.665    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism             -0.458     2.206    
    SLICE_X2Y42          FDCE (Hold_fdce_C_D)         0.090     2.296    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.517%)  route 0.222ns (57.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.716     1.817    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.091     1.908 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.279     2.187    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDPE (Prop_fdpe_C_Q)         0.136     2.323 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=10, routed)          0.222     2.545    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I3_O)        0.028     2.573 r  ADC2/LTC2195_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     2.573    ADC2/LTC2195_SPI_inst/ready_out_i_1_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.339     2.656    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.409     2.247    
    SLICE_X5Y43          FDCE (Hold_fdce_C_D)         0.105     2.352    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.133%)  route 0.216ns (56.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.716     1.817    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.091     1.908 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.352     2.260    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDPE (Prop_fdpe_C_Q)         0.136     2.396 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/Q
                         net (fo=2, routed)           0.216     2.613    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P_n_0
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.028     2.641 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000     2.641    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X3Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.717    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.409     2.308    
    SLICE_X3Y40          FDPE (Hold_fdpe_C_D)         0.105     2.413    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.143ns (48.277%)  route 0.153ns (51.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.716     1.817    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.091     1.908 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.298     2.206    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDCE (Prop_fdce_C_Q)         0.143     2.349 r  ADC2/LTC2195_SPI_inst/data_out_reg_c/Q
                         net (fo=1, routed)           0.153     2.502    ADC2/LTC2195_SPI_inst/data_out_reg_c_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.347     2.665    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism             -0.458     2.206    
    SLICE_X2Y42          FDCE (Hold_fdce_C_D)         0.068     2.274    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/LTC2195_SPI_inst/spi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/LTC2195_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X7Y43  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X7Y43  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X7Y43  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X2Y43  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X2Y43  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X2Y41  ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X2Y41  ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/C
Min Period        n/a     FDPE/C      n/a            0.750         10.000      9.250      SLICE_X5Y41  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X2Y42  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X2Y42  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y41  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y41  ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y41  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y41  ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X2Y43  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X2Y43  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         5.000       4.600      SLICE_X2Y41  ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
Low Pulse Width   Fast    FDRE/C      n/a            0.400         5.000       4.600      SLICE_X2Y41  ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X2Y42  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X2Y42  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y41  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y41  ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y41  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y41  ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X7Y43  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X7Y43  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X7Y43  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X2Y41  ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X2Y41  ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X3Y41  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_data[7]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[7]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[7]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X5Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X4Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X3Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X3Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X5Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X4Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_data[8]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[8]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[8]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X4Y41  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X5Y41  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X4Y41  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X5Y41  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X4Y41  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X5Y41  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X4Y41  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X5Y41  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_data[9]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[9]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[9]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X2Y39  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X2Y39  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y39  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y39  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X3Y40  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y39  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X3Y40  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y39  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X2Y39  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y43  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X2Y39  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y43  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y39  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X1Y43  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X3Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y42  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y41  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X5Y41  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y42  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X4Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X5Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        2.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.269ns (11.828%)  route 2.005ns (88.172%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.873ns = ( 12.873 - 5.000 ) 
    Source Clock Delay      (SCD):    8.352ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.493     8.352    AD9783_inst0/clkD
    SLICE_X0Y124         FDRE                                         r  AD9783_inst0/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.269     8.621 r  AD9783_inst0/data_in_reg[9]/Q
                         net (fo=1, routed)           2.005    10.626    AD9783_inst0/data_in[9]
    OLOGIC_X0Y184        ODDR                                         r  AD9783_inst0/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.458    12.873    AD9783_inst0/clkD
    OLOGIC_X0Y184        ODDR                                         r  AD9783_inst0/pins[9].ODDR_inst/C
                         clock pessimism              0.443    13.317    
                         clock uncertainty           -0.072    13.245    
    OLOGIC_X0Y184        ODDR (Setup_oddr_C_D1)      -0.576    12.669    AD9783_inst0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.669    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.269ns (11.847%)  route 2.002ns (88.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.871ns = ( 12.871 - 5.000 ) 
    Source Clock Delay      (SCD):    8.352ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.493     8.352    AD9783_inst0/clkD
    SLICE_X0Y124         FDRE                                         r  AD9783_inst0/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.269     8.621 r  AD9783_inst0/data_in_reg[8]/Q
                         net (fo=1, routed)           2.002    10.622    AD9783_inst0/data_in[8]
    OLOGIC_X0Y182        ODDR                                         r  AD9783_inst0/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.456    12.871    AD9783_inst0/clkD
    OLOGIC_X0Y182        ODDR                                         r  AD9783_inst0/pins[8].ODDR_inst/C
                         clock pessimism              0.443    13.315    
                         clock uncertainty           -0.072    13.243    
    OLOGIC_X0Y182        ODDR (Setup_oddr_C_D1)      -0.576    12.667    AD9783_inst0/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                         -10.622    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.269ns (13.085%)  route 1.787ns (86.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.868ns = ( 12.868 - 5.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.501     8.360    AD9783_inst0/clkD
    SLICE_X0Y118         FDRE                                         r  AD9783_inst0/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.269     8.629 r  AD9783_inst0/data_in_reg[7]/Q
                         net (fo=1, routed)           1.787    10.415    AD9783_inst0/data_in[7]
    OLOGIC_X0Y170        ODDR                                         r  AD9783_inst0/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.453    12.868    AD9783_inst0/clkD
    OLOGIC_X0Y170        ODDR                                         r  AD9783_inst0/pins[7].ODDR_inst/C
                         clock pessimism              0.443    13.312    
                         clock uncertainty           -0.072    13.240    
    OLOGIC_X0Y170        ODDR (Setup_oddr_C_D1)      -0.576    12.664    AD9783_inst0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.269ns (13.184%)  route 1.771ns (86.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.876ns = ( 12.876 - 5.000 ) 
    Source Clock Delay      (SCD):    8.371ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.512     8.371    AD9783_inst0/clkD
    SLICE_X0Y106         FDRE                                         r  AD9783_inst0/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.269     8.640 r  AD9783_inst0/data_in_reg[0]/Q
                         net (fo=1, routed)           1.771    10.411    AD9783_inst0/data_in[0]
    OLOGIC_X0Y156        ODDR                                         r  AD9783_inst0/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.461    12.876    AD9783_inst0/clkD
    OLOGIC_X0Y156        ODDR                                         r  AD9783_inst0/pins[0].ODDR_inst/C
                         clock pessimism              0.443    13.320    
                         clock uncertainty           -0.072    13.248    
    OLOGIC_X0Y156        ODDR (Setup_oddr_C_D1)      -0.576    12.672    AD9783_inst0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.269ns (13.501%)  route 1.724ns (86.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.876ns = ( 12.876 - 5.000 ) 
    Source Clock Delay      (SCD):    8.370ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.511     8.370    AD9783_inst0/clkD
    SLICE_X0Y107         FDRE                                         r  AD9783_inst0/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.269     8.639 r  AD9783_inst0/data_in_reg[2]/Q
                         net (fo=1, routed)           1.724    10.362    AD9783_inst0/data_in[2]
    OLOGIC_X0Y158        ODDR                                         r  AD9783_inst0/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.461    12.876    AD9783_inst0/clkD
    OLOGIC_X0Y158        ODDR                                         r  AD9783_inst0/pins[2].ODDR_inst/C
                         clock pessimism              0.443    13.320    
                         clock uncertainty           -0.072    13.248    
    OLOGIC_X0Y158        ODDR (Setup_oddr_C_D1)      -0.576    12.672    AD9783_inst0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.269ns (13.578%)  route 1.712ns (86.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.865ns = ( 12.865 - 5.000 ) 
    Source Clock Delay      (SCD):    8.357ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.498     8.357    AD9783_inst0/clkD
    SLICE_X0Y121         FDRE                                         r  AD9783_inst0/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.269     8.626 r  AD9783_inst0/data_in_reg[5]/Q
                         net (fo=1, routed)           1.712    10.338    AD9783_inst0/data_in[5]
    OLOGIC_X0Y174        ODDR                                         r  AD9783_inst0/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.450    12.865    AD9783_inst0/clkD
    OLOGIC_X0Y174        ODDR                                         r  AD9783_inst0/pins[5].ODDR_inst/C
                         clock pessimism              0.443    13.309    
                         clock uncertainty           -0.072    13.237    
    OLOGIC_X0Y174        ODDR (Setup_oddr_C_D1)      -0.576    12.661    AD9783_inst0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.269ns (13.656%)  route 1.701ns (86.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.875ns = ( 12.875 - 5.000 ) 
    Source Clock Delay      (SCD):    8.367ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.508     8.367    AD9783_inst0/clkD
    SLICE_X0Y112         FDRE                                         r  AD9783_inst0/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.269     8.636 r  AD9783_inst0/data_in_reg[3]/Q
                         net (fo=1, routed)           1.701    10.336    AD9783_inst0/data_in[3]
    OLOGIC_X0Y162        ODDR                                         r  AD9783_inst0/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.460    12.875    AD9783_inst0/clkD
    OLOGIC_X0Y162        ODDR                                         r  AD9783_inst0/pins[3].ODDR_inst/C
                         clock pessimism              0.443    13.319    
                         clock uncertainty           -0.072    13.247    
    OLOGIC_X0Y162        ODDR (Setup_oddr_C_D1)      -0.576    12.671    AD9783_inst0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.671    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.269ns (13.709%)  route 1.693ns (86.291%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.875ns = ( 12.875 - 5.000 ) 
    Source Clock Delay      (SCD):    8.372ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.513     8.372    AD9783_inst0/clkD
    SLICE_X0Y148         FDRE                                         r  AD9783_inst0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.269     8.641 r  AD9783_inst0/data_in_reg[32]/Q
                         net (fo=1, routed)           1.693    10.334    AD9783_inst0/data_in[32]
    OLOGIC_X0Y188        ODDR                                         r  AD9783_inst0/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.460    12.875    AD9783_inst0/clkD
    OLOGIC_X0Y188        ODDR                                         r  AD9783_inst0/pins[14].ODDR_inst/C
                         clock pessimism              0.443    13.319    
                         clock uncertainty           -0.072    13.247    
    OLOGIC_X0Y188        ODDR (Setup_oddr_C_D2)      -0.569    12.678    AD9783_inst0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.269ns (13.903%)  route 1.666ns (86.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.875ns = ( 12.875 - 5.000 ) 
    Source Clock Delay      (SCD):    8.368ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.509     8.368    AD9783_inst0/clkD
    SLICE_X0Y111         FDRE                                         r  AD9783_inst0/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.269     8.637 r  AD9783_inst0/data_in_reg[1]/Q
                         net (fo=1, routed)           1.666    10.302    AD9783_inst0/data_in[1]
    OLOGIC_X0Y160        ODDR                                         r  AD9783_inst0/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.460    12.875    AD9783_inst0/clkD
    OLOGIC_X0Y160        ODDR                                         r  AD9783_inst0/pins[1].ODDR_inst/C
                         clock pessimism              0.443    13.319    
                         clock uncertainty           -0.072    13.247    
    OLOGIC_X0Y160        ODDR (Setup_oddr_C_D1)      -0.576    12.671    AD9783_inst0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.671    
                         arrival time                         -10.302    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.269ns (13.918%)  route 1.664ns (86.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 12.867 - 5.000 ) 
    Source Clock Delay      (SCD):    8.359ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.500     8.359    AD9783_inst0/clkD
    SLICE_X0Y119         FDRE                                         r  AD9783_inst0/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.269     8.628 r  AD9783_inst0/data_in_reg[10]/Q
                         net (fo=1, routed)           1.664    10.291    AD9783_inst0/data_in[10]
    OLOGIC_X0Y178        ODDR                                         r  AD9783_inst0/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.452    12.867    AD9783_inst0/clkD
    OLOGIC_X0Y178        ODDR                                         r  AD9783_inst0/pins[10].ODDR_inst/C
                         clock pessimism              0.443    13.311    
                         clock uncertainty           -0.072    13.239    
    OLOGIC_X0Y178        ODDR (Setup_oddr_C_D1)      -0.576    12.663    AD9783_inst0/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -10.291    
  -------------------------------------------------------------------
                         slack                                  2.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.100ns (16.942%)  route 0.490ns (83.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.849ns
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.611     3.182    AD9783_inst0/clkD
    SLICE_X0Y139         FDRE                                         r  AD9783_inst0/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.100     3.282 r  AD9783_inst0/data_in_reg[21]/Q
                         net (fo=1, routed)           0.490     3.772    AD9783_inst0/data_in[21]
    OLOGIC_X0Y162        ODDR                                         r  AD9783_inst0/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.831     3.849    AD9783_inst0/clkD
    OLOGIC_X0Y162        ODDR                                         r  AD9783_inst0/pins[3].ODDR_inst/C
                         clock pessimism             -0.446     3.402    
    OLOGIC_X0Y162        ODDR (Hold_oddr_C_D2)       -0.087     3.315    AD9783_inst0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.772    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.100ns (22.959%)  route 0.336ns (77.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.849ns
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.600     3.171    AD9783_inst0/clkD
    SLICE_X0Y150         FDRE                                         r  AD9783_inst0/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.100     3.271 r  AD9783_inst0/data_in_reg[19]/Q
                         net (fo=1, routed)           0.336     3.607    AD9783_inst0/data_in[19]
    OLOGIC_X0Y160        ODDR                                         r  AD9783_inst0/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.831     3.849    AD9783_inst0/clkD
    OLOGIC_X0Y160        ODDR                                         r  AD9783_inst0/pins[1].ODDR_inst/C
                         clock pessimism             -0.619     3.229    
    OLOGIC_X0Y160        ODDR (Hold_oddr_C_D2)       -0.087     3.142    AD9783_inst0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.607    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.100ns (16.501%)  route 0.506ns (83.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.605     3.176    AD9783_inst0/clkD
    SLICE_X0Y130         FDRE                                         r  AD9783_inst0/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.100     3.276 r  AD9783_inst0/data_in_reg[20]/Q
                         net (fo=2, routed)           0.506     3.782    AD9783_inst0/data_in[20]
    OLOGIC_X0Y156        ODDR                                         r  AD9783_inst0/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.832     3.850    AD9783_inst0/clkD
    OLOGIC_X0Y156        ODDR                                         r  AD9783_inst0/pins[0].ODDR_inst/C
                         clock pessimism             -0.446     3.403    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D2)       -0.087     3.316    AD9783_inst0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.782    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.100ns (16.176%)  route 0.518ns (83.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.840ns
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.613     3.184    AD9783_inst0/clkD
    SLICE_X0Y145         FDRE                                         r  AD9783_inst0/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.100     3.284 r  AD9783_inst0/data_in_reg[23]/Q
                         net (fo=1, routed)           0.518     3.802    AD9783_inst0/data_in[23]
    OLOGIC_X0Y174        ODDR                                         r  AD9783_inst0/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.822     3.840    AD9783_inst0/clkD
    OLOGIC_X0Y174        ODDR                                         r  AD9783_inst0/pins[5].ODDR_inst/C
                         clock pessimism             -0.446     3.393    
    OLOGIC_X0Y174        ODDR (Hold_oddr_C_D2)       -0.087     3.306    AD9783_inst0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.306    
                         arrival time                           3.802    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.100ns (15.218%)  route 0.557ns (84.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    3.176ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.605     3.176    AD9783_inst0/clkD
    SLICE_X0Y130         FDRE                                         r  AD9783_inst0/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.100     3.276 r  AD9783_inst0/data_in_reg[20]/Q
                         net (fo=2, routed)           0.557     3.833    AD9783_inst0/data_in[20]
    OLOGIC_X0Y158        ODDR                                         r  AD9783_inst0/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.832     3.850    AD9783_inst0/clkD
    OLOGIC_X0Y158        ODDR                                         r  AD9783_inst0/pins[2].ODDR_inst/C
                         clock pessimism             -0.446     3.403    
    OLOGIC_X0Y158        ODDR (Hold_oddr_C_D2)       -0.087     3.316    AD9783_inst0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.833    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.100ns (19.486%)  route 0.413ns (80.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.844ns
    Source Clock Delay      (SCD):    3.171ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.600     3.171    AD9783_inst0/clkD
    SLICE_X0Y150         FDRE                                         r  AD9783_inst0/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.100     3.271 r  AD9783_inst0/data_in_reg[24]/Q
                         net (fo=1, routed)           0.413     3.684    AD9783_inst0/data_in[24]
    OLOGIC_X0Y168        ODDR                                         r  AD9783_inst0/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.826     3.844    AD9783_inst0/clkD
    OLOGIC_X0Y168        ODDR                                         r  AD9783_inst0/pins[6].ODDR_inst/C
                         clock pessimism             -0.619     3.224    
    OLOGIC_X0Y168        ODDR (Hold_oddr_C_D2)       -0.087     3.137    AD9783_inst0/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.137    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.100ns (14.525%)  route 0.588ns (85.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.840ns
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.613     3.184    AD9783_inst0/clkD
    SLICE_X0Y145         FDRE                                         r  AD9783_inst0/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.100     3.284 r  AD9783_inst0/data_in_reg[31]/Q
                         net (fo=1, routed)           0.588     3.873    AD9783_inst0/data_in[31]
    OLOGIC_X0Y176        ODDR                                         r  AD9783_inst0/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.822     3.840    AD9783_inst0/clkD
    OLOGIC_X0Y176        ODDR                                         r  AD9783_inst0/pins[13].ODDR_inst/C
                         clock pessimism             -0.446     3.393    
    OLOGIC_X0Y176        ODDR (Hold_oddr_C_D2)       -0.087     3.306    AD9783_inst0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.306    
                         arrival time                           3.873    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.100ns (14.374%)  route 0.596ns (85.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.841ns
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.611     3.182    AD9783_inst0/clkD
    SLICE_X0Y139         FDRE                                         r  AD9783_inst0/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.100     3.282 r  AD9783_inst0/data_in_reg[22]/Q
                         net (fo=1, routed)           0.596     3.878    AD9783_inst0/data_in[22]
    OLOGIC_X0Y172        ODDR                                         r  AD9783_inst0/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.823     3.841    AD9783_inst0/clkD
    OLOGIC_X0Y172        ODDR                                         r  AD9783_inst0/pins[4].ODDR_inst/C
                         clock pessimism             -0.446     3.394    
    OLOGIC_X0Y172        ODDR (Hold_oddr_C_D2)       -0.087     3.307    AD9783_inst0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.307    
                         arrival time                           3.878    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.100ns (13.988%)  route 0.615ns (86.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.842ns
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.611     3.182    AD9783_inst0/clkD
    SLICE_X0Y139         FDRE                                         r  AD9783_inst0/data_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.100     3.282 r  AD9783_inst0/data_in_reg[25]/Q
                         net (fo=1, routed)           0.615     3.897    AD9783_inst0/data_in[25]
    OLOGIC_X0Y170        ODDR                                         r  AD9783_inst0/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.824     3.842    AD9783_inst0/clkD
    OLOGIC_X0Y170        ODDR                                         r  AD9783_inst0/pins[7].ODDR_inst/C
                         clock pessimism             -0.446     3.395    
    OLOGIC_X0Y170        ODDR (Hold_oddr_C_D2)       -0.087     3.308    AD9783_inst0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.100ns (13.462%)  route 0.643ns (86.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.849ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.602     3.173    AD9783_inst0/clkD
    SLICE_X0Y127         FDRE                                         r  AD9783_inst0/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.100     3.273 r  AD9783_inst0/data_in_reg[14]/Q
                         net (fo=1, routed)           0.643     3.916    AD9783_inst0/data_in[14]
    OLOGIC_X0Y188        ODDR                                         r  AD9783_inst0/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.831     3.849    AD9783_inst0/clkD
    OLOGIC_X0Y188        ODDR                                         r  AD9783_inst0/pins[14].ODDR_inst/C
                         clock pessimism             -0.446     3.402    
    OLOGIC_X0Y188        ODDR (Hold_oddr_C_D1)       -0.087     3.315    AD9783_inst0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.601    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { AD9783_inst0/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y0    AD9783_inst0/BUFG_clkD/I
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y164    AD9783_inst0/pins[16].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y160    AD9783_inst0/pins[1].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y158    AD9783_inst0/pins[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y162    AD9783_inst0/pins[3].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y172    AD9783_inst0/pins[4].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y174    AD9783_inst0/pins[5].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y168    AD9783_inst0/pins[6].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y170    AD9783_inst0/pins[7].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y182    AD9783_inst0/pins[8].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y119     AD9783_inst0/data_in_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y124     AD9783_inst0/data_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y150     AD9783_inst0/data_in_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y150     AD9783_inst0/data_in_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y130     AD9783_inst0/data_in_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y150     AD9783_inst0/data_in_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y151     AD9783_inst0/data_in_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y151     AD9783_inst0/data_in_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y118     AD9783_inst0/data_in_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y118     AD9783_inst0/data_in_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y106     AD9783_inst0/data_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y119     AD9783_inst0/data_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y124     AD9783_inst0/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y128     AD9783_inst0/data_in_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y121     AD9783_inst0/data_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y127     AD9783_inst0/data_in_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y130     AD9783_inst0/data_in_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y145     AD9783_inst0/data_in_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y145     AD9783_inst0/data_in_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y107     AD9783_inst0/data_in_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2_1
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        1.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.269ns (10.607%)  route 2.267ns (89.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    7.790ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.509     7.790    AD9783_inst1/clkD
    SLICE_X0Y152         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y152         FDRE (Prop_fdre_C_Q)         0.269     8.059 r  AD9783_inst1/data_in_reg[13]/Q
                         net (fo=1, routed)           2.267    10.325    AD9783_inst1/data_in[13]
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.586    12.440    AD9783_inst1/clkD
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/C
                         clock pessimism              0.436    12.877    
                         clock uncertainty           -0.072    12.805    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D1)      -0.576    12.229    AD9783_inst1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.269ns (10.739%)  route 2.236ns (89.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.443ns = ( 12.443 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.513     7.794    AD9783_inst1/clkD
    SLICE_X0Y149         FDRE                                         r  AD9783_inst1/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.269     8.063 r  AD9783_inst1/data_in_reg[8]/Q
                         net (fo=1, routed)           2.236    10.298    AD9783_inst1/data_in[8]
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.589    12.443    AD9783_inst1/clkD
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/C
                         clock pessimism              0.426    12.870    
                         clock uncertainty           -0.072    12.798    
    OLOGIC_X0Y218        ODDR (Setup_oddr_C_D1)      -0.576    12.222    AD9783_inst1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 0.269ns (10.765%)  route 2.230ns (89.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 12.449 - 5.000 ) 
    Source Clock Delay      (SCD):    7.791ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.510     7.791    AD9783_inst1/clkD
    SLICE_X0Y140         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.269     8.060 r  AD9783_inst1/data_in_reg[4]/Q
                         net (fo=1, routed)           2.230    10.289    AD9783_inst1/data_in[4]
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.595    12.449    AD9783_inst1/clkD
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/C
                         clock pessimism              0.426    12.876    
                         clock uncertainty           -0.072    12.804    
    OLOGIC_X0Y204        ODDR (Setup_oddr_C_D1)      -0.576    12.228    AD9783_inst1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.269ns (10.836%)  route 2.213ns (89.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.445ns = ( 12.445 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.513     7.794    AD9783_inst1/clkD
    SLICE_X0Y149         FDRE                                         r  AD9783_inst1/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.269     8.063 r  AD9783_inst1/data_in_reg[9]/Q
                         net (fo=1, routed)           2.213    10.276    AD9783_inst1/data_in[9]
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.591    12.445    AD9783_inst1/clkD
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/C
                         clock pessimism              0.426    12.872    
                         clock uncertainty           -0.072    12.800    
    OLOGIC_X0Y216        ODDR (Setup_oddr_C_D1)      -0.576    12.224    AD9783_inst1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.471ns  (logic 0.269ns (10.886%)  route 2.202ns (89.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.447ns = ( 12.447 - 5.000 ) 
    Source Clock Delay      (SCD):    7.793ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.512     7.793    AD9783_inst1/clkD
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.269     8.062 r  AD9783_inst1/data_in_reg[6]/Q
                         net (fo=1, routed)           2.202    10.264    AD9783_inst1/data_in[6]
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.593    12.447    AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism              0.426    12.874    
                         clock uncertainty           -0.072    12.802    
    OLOGIC_X0Y210        ODDR (Setup_oddr_C_D1)      -0.576    12.226    AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.269ns (11.951%)  route 1.982ns (88.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.316ns = ( 12.316 - 5.000 ) 
    Source Clock Delay      (SCD):    7.789ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.508     7.789    AD9783_inst1/clkD
    SLICE_X0Y137         FDRE                                         r  AD9783_inst1/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.269     8.058 r  AD9783_inst1/data_in_reg[1]/Q
                         net (fo=1, routed)           1.982    10.039    AD9783_inst1/data_in[1]
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.462    12.316    AD9783_inst1/clkD
    OLOGIC_X0Y196        ODDR                                         r  AD9783_inst1/pins[1].ODDR_inst/C
                         clock pessimism              0.426    12.743    
                         clock uncertainty           -0.072    12.671    
    OLOGIC_X0Y196        ODDR (Setup_oddr_C_D1)      -0.576    12.095    AD9783_inst1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.269ns (11.343%)  route 2.103ns (88.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 12.448 - 5.000 ) 
    Source Clock Delay      (SCD):    7.789ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.508     7.789    AD9783_inst1/clkD
    SLICE_X0Y154         FDRE                                         r  AD9783_inst1/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.269     8.058 r  AD9783_inst1/data_in_reg[23]/Q
                         net (fo=1, routed)           2.103    10.160    AD9783_inst1/data_in[23]
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.594    12.448    AD9783_inst1/clkD
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/C
                         clock pessimism              0.436    12.885    
                         clock uncertainty           -0.072    12.813    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D2)      -0.569    12.244    AD9783_inst1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -10.160    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.269ns (12.151%)  route 1.945ns (87.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.317ns = ( 12.317 - 5.000 ) 
    Source Clock Delay      (SCD):    7.791ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.510     7.791    AD9783_inst1/clkD
    SLICE_X0Y140         FDRE                                         r  AD9783_inst1/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.269     8.060 r  AD9783_inst1/data_in_reg[3]/Q
                         net (fo=1, routed)           1.945    10.004    AD9783_inst1/data_in[3]
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.463    12.317    AD9783_inst1/clkD
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/C
                         clock pessimism              0.426    12.744    
                         clock uncertainty           -0.072    12.672    
    OLOGIC_X0Y198        ODDR (Setup_oddr_C_D1)      -0.576    12.096    AD9783_inst1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.341ns  (logic 0.269ns (11.490%)  route 2.072ns (88.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 12.448 - 5.000 ) 
    Source Clock Delay      (SCD):    7.793ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.512     7.793    AD9783_inst1/clkD
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.269     8.062 r  AD9783_inst1/data_in_reg[5]/Q
                         net (fo=1, routed)           2.072    10.134    AD9783_inst1/data_in[5]
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.594    12.448    AD9783_inst1/clkD
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/C
                         clock pessimism              0.426    12.875    
                         clock uncertainty           -0.072    12.803    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D1)      -0.576    12.227    AD9783_inst1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[8].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.269ns (11.609%)  route 2.048ns (88.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.443ns = ( 12.443 - 5.000 ) 
    Source Clock Delay      (SCD):    7.789ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.508     7.789    AD9783_inst1/clkD
    SLICE_X0Y154         FDRE                                         r  AD9783_inst1/data_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.269     8.058 r  AD9783_inst1/data_in_reg[26]/Q
                         net (fo=1, routed)           2.048    10.106    AD9783_inst1/data_in[26]
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.589    12.443    AD9783_inst1/clkD
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/C
                         clock pessimism              0.436    12.880    
                         clock uncertainty           -0.072    12.808    
    OLOGIC_X0Y218        ODDR (Setup_oddr_C_D2)      -0.569    12.239    AD9783_inst1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  2.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.100ns (41.761%)  route 0.139ns (58.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.731ns
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.710     3.037    AD9783_inst1/clkD
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.100     3.137 r  AD9783_inst1/data_in_reg[15]/Q
                         net (fo=1, routed)           0.139     3.277    AD9783_inst1/data_in[15]
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.979     3.731    AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism             -0.632     3.098    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D1)       -0.087     3.011    AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.458%)  route 0.182ns (64.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.716     3.043    AD9783_inst1/clkD
    SLICE_X0Y9           FDRE                                         r  AD9783_inst1/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.100     3.143 r  AD9783_inst1/data_in_reg[14]/Q
                         net (fo=1, routed)           0.182     3.325    AD9783_inst1/data_in[14]
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.984     3.736    AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism             -0.632     3.103    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D1)       -0.087     3.016    AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.325    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.100ns (31.151%)  route 0.221ns (68.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.712     3.039    AD9783_inst1/clkD
    SLICE_X0Y16          FDRE                                         r  AD9783_inst1/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.100     3.139 r  AD9783_inst1/data_in_reg[32]/Q
                         net (fo=1, routed)           0.221     3.360    AD9783_inst1/data_in[32]
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.984     3.736    AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism             -0.632     3.103    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D2)       -0.087     3.016    AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.360    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.100ns (26.096%)  route 0.283ns (73.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.731ns
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.705     3.032    AD9783_inst1/clkD
    SLICE_X0Y26          FDRE                                         r  AD9783_inst1/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.100     3.132 r  AD9783_inst1/data_in_reg[33]/Q
                         net (fo=1, routed)           0.283     3.415    AD9783_inst1/data_in[33]
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.979     3.731    AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism             -0.632     3.098    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D2)       -0.087     3.011    AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.415    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.100ns (14.031%)  route 0.613ns (85.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.683ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.614     2.941    AD9783_inst1/clkD
    SLICE_X0Y147         FDRE                                         r  AD9783_inst1/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.100     3.041 r  AD9783_inst1/data_in_reg[24]/Q
                         net (fo=1, routed)           0.613     3.654    AD9783_inst1/data_in[24]
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.931     3.683    AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism             -0.424     3.258    
    OLOGIC_X0Y210        ODDR (Hold_oddr_C_D2)       -0.087     3.171    AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.171    
                         arrival time                           3.654    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.100ns (13.454%)  route 0.643ns (86.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.676ns
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.595     2.922    AD9783_inst1/clkD
    SLICE_X0Y164         FDRE                                         r  AD9783_inst1/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y164         FDRE (Prop_fdre_C_Q)         0.100     3.022 r  AD9783_inst1/data_in_reg[31]/Q
                         net (fo=1, routed)           0.643     3.666    AD9783_inst1/data_in[31]
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.924     3.676    AD9783_inst1/clkD
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/C
                         clock pessimism             -0.432     3.243    
    OLOGIC_X0Y220        ODDR (Hold_oddr_C_D2)       -0.087     3.156    AD9783_inst1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.156    
                         arrival time                           3.666    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.100ns (13.038%)  route 0.667ns (86.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.675ns
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.595     2.922    AD9783_inst1/clkD
    SLICE_X0Y163         FDRE                                         r  AD9783_inst1/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.100     3.022 r  AD9783_inst1/data_in_reg[29]/Q
                         net (fo=1, routed)           0.667     3.689    AD9783_inst1/data_in[29]
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.923     3.675    AD9783_inst1/clkD
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/C
                         clock pessimism             -0.432     3.242    
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D2)       -0.087     3.155    AD9783_inst1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.100ns (13.090%)  route 0.664ns (86.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.674ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.598     2.925    AD9783_inst1/clkD
    SLICE_X0Y157         FDRE                                         r  AD9783_inst1/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.100     3.025 r  AD9783_inst1/data_in_reg[28]/Q
                         net (fo=1, routed)           0.664     3.689    AD9783_inst1/data_in[28]
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.922     3.674    AD9783_inst1/clkD
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/C
                         clock pessimism             -0.432     3.241    
    OLOGIC_X0Y224        ODDR (Hold_oddr_C_D2)       -0.087     3.154    AD9783_inst1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.154    
                         arrival time                           3.689    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.100ns (12.600%)  route 0.694ns (87.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.593     2.920    AD9783_inst1/clkD
    SLICE_X0Y167         FDRE                                         r  AD9783_inst1/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.100     3.020 r  AD9783_inst1/data_in_reg[30]/Q
                         net (fo=1, routed)           0.694     3.714    AD9783_inst1/data_in[30]
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.928     3.680    AD9783_inst1/clkD
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/C
                         clock pessimism             -0.432     3.247    
    OLOGIC_X0Y236        ODDR (Hold_oddr_C_D2)       -0.087     3.160    AD9783_inst1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.160    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.100ns (12.406%)  route 0.706ns (87.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.675ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.599     2.926    AD9783_inst1/clkD
    SLICE_X0Y154         FDRE                                         r  AD9783_inst1/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.100     3.026 r  AD9783_inst1/data_in_reg[11]/Q
                         net (fo=1, routed)           0.706     3.732    AD9783_inst1/data_in[11]
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.923     3.675    AD9783_inst1/clkD
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/C
                         clock pessimism             -0.432     3.242    
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D1)       -0.087     3.155    AD9783_inst1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.732    
  -------------------------------------------------------------------
                         slack                                  0.577    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y1    AD9783_inst1/BUFG_clkD/I
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y196    AD9783_inst1/pins[1].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y202    AD9783_inst1/pins[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y198    AD9783_inst1/pins[3].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y204    AD9783_inst1/pins[4].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y206    AD9783_inst1/pins[5].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y210    AD9783_inst1/pins[6].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y208    AD9783_inst1/pins[7].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y218    AD9783_inst1/pins[8].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y216    AD9783_inst1/pins[9].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y152     AD9783_inst1/data_in_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y154     AD9783_inst1/data_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y160     AD9783_inst1/data_in_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y152     AD9783_inst1/data_in_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y9       AD9783_inst1/data_in_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y154     AD9783_inst1/data_in_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y154     AD9783_inst1/data_in_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y154     AD9783_inst1/data_in_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y160     AD9783_inst1/data_in_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y157     AD9783_inst1/data_in_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y160     AD9783_inst1/data_in_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y160     AD9783_inst1/data_in_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y140     AD9783_inst1/data_in_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y167     AD9783_inst1/data_in_reg[30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y140     AD9783_inst1/data_in_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y140     AD9783_inst1/data_in_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y132     AD9783_inst1/data_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y152     AD9783_inst1/data_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y154     AD9783_inst1/data_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y152     AD9783_inst1/data_in_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { AD9783_inst0/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y6    AD9783_inst0/BUFG_clkDLY/I
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    AD9783_inst0/ODDR_CLK/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_3
  To Clock:  clkFB_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_3
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkPS_int_1
  To Clock:  clkPS_int_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkPS_int_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y7    ADC2/BUFG_clkPS/I
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC2/ODDR_inst/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        7.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.595ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.012ns  (logic 0.269ns (13.367%)  route 1.743ns (86.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 18.706 - 11.250 ) 
    Source Clock Delay      (SCD):    8.191ns = ( 9.441 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905     9.441    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.269     9.710 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.743    11.453    ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.597    18.706    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    19.145    
                         clock uncertainty           -0.080    19.065    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.048    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.048    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  7.595    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.782ns  (logic 0.269ns (15.097%)  route 1.513ns (84.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 18.703 - 11.250 ) 
    Source Clock Delay      (SCD):    8.191ns = ( 9.441 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905     9.441    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.269     9.710 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.513    11.222    ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.594    18.703    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    19.142    
                         clock uncertainty           -0.080    19.062    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.045    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.045    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             8.072ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.805ns  (logic 0.269ns (14.903%)  route 1.536ns (85.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.652ns = ( 18.902 - 11.250 ) 
    Source Clock Delay      (SCD):    8.191ns = ( 9.441 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905     9.441    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.269     9.710 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.536    11.246    ADC1/bit_slip
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.793    18.902    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.512    19.415    
                         clock uncertainty           -0.080    19.335    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.318    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.318    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                  8.072    

Slack (MET) :             8.225ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.650ns  (logic 0.269ns (16.307%)  route 1.381ns (83.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.649ns = ( 18.899 - 11.250 ) 
    Source Clock Delay      (SCD):    8.191ns = ( 9.441 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905     9.441    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.269     9.710 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.381    11.090    ADC1/bit_slip
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.790    18.899    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.512    19.412    
                         clock uncertainty           -0.080    19.332    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.315    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.315    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  8.225    

Slack (MET) :             8.272ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.327ns  (logic 0.269ns (20.268%)  route 1.058ns (79.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 18.698 - 11.250 ) 
    Source Clock Delay      (SCD):    8.191ns = ( 9.441 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905     9.441    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.269     9.710 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.058    10.768    ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.589    18.698    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    19.137    
                         clock uncertainty           -0.080    19.057    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.040    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.040    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                  8.272    

Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.275ns  (logic 0.322ns (25.251%)  route 0.953ns (74.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.652ns = ( 18.902 - 11.250 ) 
    Source Clock Delay      (SCD):    7.978ns = ( 9.228 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.692     9.228    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.269     9.497 r  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.953    10.450    ADC1/state
    SLICE_X0Y49          LUT3 (Prop_lut3_I0_O)        0.053    10.503 r  ADC1/bit_slip_i_1__0/O
                         net (fo=1, routed)           0.000    10.503    ADC1/bit_slip_i_1__0_n_0
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.793    18.902    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.438    19.341    
                         clock uncertainty           -0.080    19.261    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)        0.035    19.296    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         19.296    
                         arrival time                         -10.503    
  -------------------------------------------------------------------
                         slack                                  8.793    

Slack (MET) :             9.084ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.871ns  (logic 0.399ns (45.786%)  route 0.472ns (54.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.445ns = ( 18.695 - 11.250 ) 
    Source Clock Delay      (SCD):    7.978ns = ( 9.228 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.692     9.228    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.246     9.474 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.472     9.946    ADC1/counter_reg_n_0_[1]
    SLICE_X0Y72          LUT6 (Prop_lut6_I1_O)        0.153    10.099 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    10.099    ADC1/BS_state_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.586    18.695    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.532    19.228    
                         clock uncertainty           -0.080    19.148    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.035    19.183    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         19.183    
                         arrival time                         -10.099    
  -------------------------------------------------------------------
                         slack                                  9.084    

Slack (MET) :             9.101ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.882ns  (logic 0.414ns (46.922%)  route 0.468ns (53.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.445ns = ( 18.695 - 11.250 ) 
    Source Clock Delay      (SCD):    7.978ns = ( 9.228 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.692     9.228    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.246     9.474 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           0.468     9.942    ADC1/counter_reg_n_0_[1]
    SLICE_X0Y72          LUT4 (Prop_lut4_I0_O)        0.168    10.110 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.110    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.586    18.695    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.532    19.228    
                         clock uncertainty           -0.080    19.148    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.063    19.211    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.211    
                         arrival time                         -10.110    
  -------------------------------------------------------------------
                         slack                                  9.101    

Slack (MET) :             9.172ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.783ns  (logic 0.322ns (41.132%)  route 0.461ns (58.868%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.445ns = ( 18.695 - 11.250 ) 
    Source Clock Delay      (SCD):    7.978ns = ( 9.228 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.692     9.228    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.269     9.497 f  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.461     9.957    ADC1/counter_reg_n_0_[0]
    SLICE_X0Y72          LUT3 (Prop_lut3_I0_O)        0.053    10.010 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    10.010    ADC1/counter[0]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.586    18.695    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.532    19.228    
                         clock uncertainty           -0.080    19.148    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.034    19.182    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         19.182    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  9.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.286ns  (logic 0.130ns (45.455%)  route 0.156ns (54.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 4.879 - 1.250 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 4.236 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.654     4.236    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.100     4.336 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.156     4.492    ADC1/state
    SLICE_X0Y72          LUT4 (Prop_lut4_I2_O)        0.030     4.522 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.522    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.872     4.879    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.642     4.236    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.075     4.311    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.311    
                         arrival time                           4.522    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.284ns  (logic 0.128ns (45.071%)  route 0.156ns (54.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 4.879 - 1.250 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 4.236 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.654     4.236    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.100     4.336 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.156     4.492    ADC1/state
    SLICE_X0Y72          LUT3 (Prop_lut3_I1_O)        0.028     4.520 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.520    ADC1/counter[0]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.872     4.879    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.642     4.236    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.060     4.296    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.296    
                         arrival time                           4.520    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.264%)  route 0.161ns (55.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 4.879 - 1.250 ) 
    Source Clock Delay      (SCD):    2.986ns = ( 4.236 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.654     4.236    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.100     4.336 f  ADC1/BS_state_reg/Q
                         net (fo=4, routed)           0.161     4.497    ADC1/state
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.028     4.525 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     4.525    ADC1/BS_state_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.872     4.879    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.642     4.236    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.060     4.296    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -4.296    
                         arrival time                           4.525    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.967%)  route 0.163ns (56.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.715ns = ( 4.965 - 1.250 ) 
    Source Clock Delay      (SCD):    3.050ns = ( 4.300 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.718     4.300    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.100     4.400 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.163     4.563    ADC1/bit_slip
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.028     4.591 r  ADC1/bit_slip_i_1__0/O
                         net (fo=1, routed)           0.000     4.591    ADC1/bit_slip_i_1__0_n_0
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.958     4.965    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.664     4.300    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.060     4.360    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -4.360    
                         arrival time                           4.591    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.652ns  (logic 0.100ns (15.333%)  route 0.552ns (84.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 4.883 - 1.250 ) 
    Source Clock Delay      (SCD):    3.050ns = ( 4.300 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.718     4.300    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.100     4.400 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.552     4.952    ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.876     4.883    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     4.430    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.497    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.497    
                         arrival time                           4.952    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.879ns  (logic 0.100ns (11.379%)  route 0.779ns (88.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 4.888 - 1.250 ) 
    Source Clock Delay      (SCD):    3.050ns = ( 4.300 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.718     4.300    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.100     4.400 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.779     5.179    ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.881     4.888    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     4.435    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.502    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.502    
                         arrival time                           5.179    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.697ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.793ns  (logic 0.100ns (12.617%)  route 0.693ns (87.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 4.962 - 1.250 ) 
    Source Clock Delay      (SCD):    3.050ns = ( 4.300 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.718     4.300    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.100     4.400 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.693     5.093    ADC1/bit_slip
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.955     4.962    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.632     4.329    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.396    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.396    
                         arrival time                           5.093    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.869ns  (logic 0.100ns (11.507%)  route 0.769ns (88.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 4.966 - 1.250 ) 
    Source Clock Delay      (SCD):    3.050ns = ( 4.300 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.718     4.300    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.100     4.400 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.769     5.169    ADC1/bit_slip
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.959     4.966    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.632     4.333    
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.400    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.400    
                         arrival time                           5.169    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.981ns  (logic 0.100ns (10.189%)  route 0.881ns (89.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 4.892 - 1.250 ) 
    Source Clock Delay      (SCD):    3.050ns = ( 4.300 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.718     4.300    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.100     4.400 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.881     5.282    ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.885     4.892    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     4.439    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.506    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.506    
                         arrival time                           5.282    
  -------------------------------------------------------------------
                         slack                                  0.775    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 1.250 6.250 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y2    ADC1/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X0Y72      ADC1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y72      ADC1/BS_state_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y49      ADC1/bit_slip_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y72      ADC1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y72      ADC1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y72      ADC1/BS_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y49      ADC1/bit_slip_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y72      ADC1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y49      ADC1/bit_slip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y72      ADC1/BS_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y72      ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y72      ADC1/BS_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y49      ADC1/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y72      ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y72      ADC1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y72      ADC1/BS_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y49      ADC1/bit_slip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y72      ADC1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y72      ADC1/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int_1
  To Clock:  clk_div_int_1

Setup :            0  Failing Endpoints,  Worst Slack        8.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.334ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        1.550ns  (logic 0.269ns (17.360%)  route 1.281ns (82.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 20.007 - 11.250 ) 
    Source Clock Delay      (SCD):    9.324ns = ( 10.574 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    10.843 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           1.281    12.123    ADC2/bit_slip
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.793    20.007    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    20.554    
                         clock uncertainty           -0.080    20.474    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.457    ADC2/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.457    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                  8.334    

Slack (MET) :             8.479ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        1.398ns  (logic 0.269ns (19.241%)  route 1.129ns (80.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.751ns = ( 20.001 - 11.250 ) 
    Source Clock Delay      (SCD):    9.324ns = ( 10.574 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    10.843 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           1.129    11.972    ADC2/bit_slip
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.787    20.001    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    20.548    
                         clock uncertainty           -0.080    20.468    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.451    ADC2/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.451    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                  8.479    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        1.232ns  (logic 0.269ns (21.826%)  route 0.963ns (78.174%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.745ns = ( 19.995 - 11.250 ) 
    Source Clock Delay      (SCD):    9.324ns = ( 10.574 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    10.843 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           0.963    11.806    ADC2/bit_slip
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.781    19.995    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    20.542    
                         clock uncertainty           -0.080    20.462    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.445    ADC2/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.445    
                         arrival time                         -11.806    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.957ns  (required time - arrival time)
  Source:                 ADC2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.999ns  (logic 0.401ns (40.147%)  route 0.598ns (59.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 20.002 - 11.250 ) 
    Source Clock Delay      (SCD):    9.324ns = ( 10.574 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.246    10.820 r  ADC2/counter_reg[1]/Q
                         net (fo=2, routed)           0.598    11.417    ADC2/counter_reg_n_0_[1]
    SLICE_X0Y35          LUT6 (Prop_lut6_I1_O)        0.155    11.572 r  ADC2/BS_state_i_1__0/O
                         net (fo=1, routed)           0.000    11.572    ADC2/BS_state_i_1__0_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.788    20.002    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism              0.571    20.574    
                         clock uncertainty           -0.080    20.494    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.035    20.529    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                         20.529    
                         arrival time                         -11.572    
  -------------------------------------------------------------------
                         slack                                  8.957    

Slack (MET) :             9.013ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.870ns  (logic 0.269ns (30.912%)  route 0.601ns (69.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 20.007 - 11.250 ) 
    Source Clock Delay      (SCD):    9.324ns = ( 10.574 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    10.843 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           0.601    11.444    ADC2/bit_slip
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.793    20.007    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    20.554    
                         clock uncertainty           -0.080    20.474    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.457    ADC2/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.457    
                         arrival time                         -11.444    
  -------------------------------------------------------------------
                         slack                                  9.013    

Slack (MET) :             9.101ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.777ns  (logic 0.269ns (34.606%)  route 0.508ns (65.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 20.002 - 11.250 ) 
    Source Clock Delay      (SCD):    9.324ns = ( 10.574 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    10.843 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           0.508    11.351    ADC2/bit_slip
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.788    20.002    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    20.549    
                         clock uncertainty           -0.080    20.469    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    20.452    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.452    
                         arrival time                         -11.351    
  -------------------------------------------------------------------
                         slack                                  9.101    

Slack (MET) :             9.105ns  (required time - arrival time)
  Source:                 ADC2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.878ns  (logic 0.410ns (46.689%)  route 0.468ns (53.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 20.002 - 11.250 ) 
    Source Clock Delay      (SCD):    9.324ns = ( 10.574 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.246    10.820 r  ADC2/counter_reg[1]/Q
                         net (fo=2, routed)           0.468    11.288    ADC2/counter_reg_n_0_[1]
    SLICE_X0Y35          LUT4 (Prop_lut4_I0_O)        0.164    11.452 r  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.452    ADC2/counter[1]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.788    20.002    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism              0.571    20.574    
                         clock uncertainty           -0.080    20.494    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.063    20.557    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.557    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  9.105    

Slack (MET) :             9.159ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.796ns  (logic 0.322ns (40.462%)  route 0.474ns (59.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 20.002 - 11.250 ) 
    Source Clock Delay      (SCD):    9.324ns = ( 10.574 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    10.843 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           0.474    11.316    ADC2/bit_slip
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.053    11.369 r  ADC2/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    11.369    ADC2/bit_slip_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.788    20.002    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism              0.571    20.574    
                         clock uncertainty           -0.080    20.494    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.034    20.528    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         20.528    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  9.159    

Slack (MET) :             9.163ns  (required time - arrival time)
  Source:                 ADC2/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.793ns  (logic 0.322ns (40.625%)  route 0.471ns (59.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 20.002 - 11.250 ) 
    Source Clock Delay      (SCD):    9.324ns = ( 10.574 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.269    10.843 f  ADC2/BS_state_reg/Q
                         net (fo=4, routed)           0.471    11.313    ADC2/state
    SLICE_X0Y35          LUT3 (Prop_lut3_I1_O)        0.053    11.366 r  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.366    ADC2/counter[0]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.788    20.002    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism              0.571    20.574    
                         clock uncertainty           -0.080    20.494    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.035    20.529    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.529    
                         arrival time                         -11.366    
  -------------------------------------------------------------------
                         slack                                  9.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ADC2/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.283ns  (logic 0.128ns (45.189%)  route 0.155ns (54.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 5.476 - 1.250 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 4.768 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     4.868 r  ADC2/BS_state_reg/Q
                         net (fo=4, routed)           0.155     5.023    ADC2/state
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.028     5.051 r  ADC2/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     5.051    ADC2/bit_slip_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.952     5.476    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism             -0.707     4.768    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.060     4.828    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -4.828    
                         arrival time                           5.051    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ADC2/BS_state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.378%)  route 0.160ns (55.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 5.476 - 1.250 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 4.768 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     4.868 f  ADC2/BS_state_reg/Q
                         net (fo=4, routed)           0.160     5.029    ADC2/state
    SLICE_X0Y35          LUT6 (Prop_lut6_I0_O)        0.028     5.057 r  ADC2/BS_state_i_1__0/O
                         net (fo=1, routed)           0.000     5.057    ADC2/BS_state_i_1__0_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.952     5.476    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism             -0.707     4.768    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.060     4.828    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -4.828    
                         arrival time                           5.057    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 ADC2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.329ns  (logic 0.132ns (40.134%)  route 0.197ns (59.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 5.476 - 1.250 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 4.768 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     4.868 r  ADC2/counter_reg[0]/Q
                         net (fo=3, routed)           0.197     5.065    ADC2/counter_reg_n_0_[0]
    SLICE_X0Y35          LUT4 (Prop_lut4_I1_O)        0.032     5.097 r  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.097    ADC2/counter[1]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.952     5.476    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism             -0.707     4.768    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.075     4.843    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.843    
                         arrival time                           5.097    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.357ns  (logic 0.100ns (27.986%)  route 0.257ns (72.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 5.477 - 1.250 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 4.768 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     4.868 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           0.257     5.126    ADC2/bit_slip
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.953     5.477    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     4.800    
    ILOGIC_X0Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.867    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.867    
                         arrival time                           5.126    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ADC2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.397%)  route 0.197ns (60.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 5.476 - 1.250 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 4.768 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.707ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     4.868 f  ADC2/counter_reg[0]/Q
                         net (fo=3, routed)           0.197     5.065    ADC2/counter_reg_n_0_[0]
    SLICE_X0Y35          LUT3 (Prop_lut3_I0_O)        0.028     5.093 r  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     5.093    ADC2/counter[0]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.952     5.476    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism             -0.707     4.768    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.061     4.829    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.829    
                         arrival time                           5.093    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.408ns  (logic 0.100ns (24.498%)  route 0.308ns (75.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 5.483 - 1.250 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 4.768 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     4.868 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           0.308     5.176    ADC2/bit_slip
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.959     5.483    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     4.806    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.873    ADC2/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.873    
                         arrival time                           5.176    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.590ns  (logic 0.100ns (16.935%)  route 0.490ns (83.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 5.470 - 1.250 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 4.768 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     4.868 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           0.490     5.359    ADC2/bit_slip
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.946     5.470    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     4.793    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.860    ADC2/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.860    
                         arrival time                           5.359    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.677ns  (logic 0.100ns (14.770%)  route 0.577ns (85.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 5.476 - 1.250 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 4.768 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     4.868 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           0.577     5.445    ADC2/bit_slip
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.952     5.476    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     4.799    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.866    ADC2/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.866    
                         arrival time                           5.445    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.753ns  (logic 0.100ns (13.288%)  route 0.653ns (86.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 5.482 - 1.250 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 4.768 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.100     4.868 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           0.653     5.521    ADC2/bit_slip
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.958     5.482    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     4.805    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.872    ADC2/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.872    
                         arrival time                           5.521    
  -------------------------------------------------------------------
                         slack                                  0.649    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int_1
Waveform(ns):       { 1.250 6.250 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y3    ADC2/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y16     ADC2/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y8      ADC2/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y46     ADC2/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y22     ADC2/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y34     ADC2/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X0Y35      ADC2/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y35      ADC2/bit_slip_reg/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y35      ADC2/counter_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y35      ADC2/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y35      ADC2/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/bit_slip_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/BS_state_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/bit_slip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/BS_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/BS_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/bit_slip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y35      ADC2/BS_state_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y4    ADC1/BUFG_clk/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_int_1
  To Clock:  clk_int_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int_1
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y5    ADC2/BUFG_clk/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y16     ADC2/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y16     ADC2/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y8      ADC2/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y8      ADC2/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y46     ADC2/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y46     ADC2/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y22     ADC2/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y22     ADC2/pins[3].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y34     ADC2/pins[4].ISERDESE2_inst/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        6.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.481ns (14.382%)  route 2.863ns (85.617%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.466ns = ( 16.466 - 10.000 ) 
    Source Clock Delay      (SCD):    7.039ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.706     7.039    clk__0
    SLICE_X1Y59          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.269     7.308 r  counter_reg[12]/Q
                         net (fo=7, routed)           0.496     7.803    counter_reg[12]
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.053     7.856 f  counter[0]_i_20/O
                         net (fo=1, routed)           0.457     8.313    counter[0]_i_20_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I1_O)        0.053     8.366 r  counter[0]_i_11/O
                         net (fo=1, routed)           0.564     8.930    counter[0]_i_11_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I4_O)        0.053     8.983 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.579     9.561    counter[0]_i_3_n_0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.053     9.614 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.768    10.383    counter
    SLICE_X1Y63          FDRE                                         r  counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.594    16.466    clk__0
    SLICE_X1Y63          FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.548    17.015    
                         clock uncertainty           -0.035    16.979    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.367    16.612    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         16.612    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.481ns (14.382%)  route 2.863ns (85.617%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.466ns = ( 16.466 - 10.000 ) 
    Source Clock Delay      (SCD):    7.039ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.706     7.039    clk__0
    SLICE_X1Y59          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.269     7.308 r  counter_reg[12]/Q
                         net (fo=7, routed)           0.496     7.803    counter_reg[12]
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.053     7.856 f  counter[0]_i_20/O
                         net (fo=1, routed)           0.457     8.313    counter[0]_i_20_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I1_O)        0.053     8.366 r  counter[0]_i_11/O
                         net (fo=1, routed)           0.564     8.930    counter[0]_i_11_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I4_O)        0.053     8.983 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.579     9.561    counter[0]_i_3_n_0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.053     9.614 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.768    10.383    counter
    SLICE_X1Y63          FDRE                                         r  counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.594    16.466    clk__0
    SLICE_X1Y63          FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.548    17.015    
                         clock uncertainty           -0.035    16.979    
    SLICE_X1Y63          FDRE (Setup_fdre_C_R)       -0.367    16.612    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         16.612    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.481ns (14.387%)  route 2.862ns (85.613%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 16.468 - 10.000 ) 
    Source Clock Delay      (SCD):    7.039ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.706     7.039    clk__0
    SLICE_X1Y59          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.269     7.308 r  counter_reg[12]/Q
                         net (fo=7, routed)           0.496     7.803    counter_reg[12]
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.053     7.856 f  counter[0]_i_20/O
                         net (fo=1, routed)           0.457     8.313    counter[0]_i_20_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I1_O)        0.053     8.366 r  counter[0]_i_11/O
                         net (fo=1, routed)           0.564     8.930    counter[0]_i_11_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I4_O)        0.053     8.983 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.579     9.561    counter[0]_i_3_n_0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.053     9.614 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.767    10.382    counter
    SLICE_X1Y61          FDRE                                         r  counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.596    16.468    clk__0
    SLICE_X1Y61          FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.548    17.017    
                         clock uncertainty           -0.035    16.981    
    SLICE_X1Y61          FDRE (Setup_fdre_C_R)       -0.367    16.614    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.481ns (14.387%)  route 2.862ns (85.613%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 16.468 - 10.000 ) 
    Source Clock Delay      (SCD):    7.039ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.706     7.039    clk__0
    SLICE_X1Y59          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.269     7.308 r  counter_reg[12]/Q
                         net (fo=7, routed)           0.496     7.803    counter_reg[12]
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.053     7.856 f  counter[0]_i_20/O
                         net (fo=1, routed)           0.457     8.313    counter[0]_i_20_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I1_O)        0.053     8.366 r  counter[0]_i_11/O
                         net (fo=1, routed)           0.564     8.930    counter[0]_i_11_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I4_O)        0.053     8.983 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.579     9.561    counter[0]_i_3_n_0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.053     9.614 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.767    10.382    counter
    SLICE_X1Y61          FDRE                                         r  counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.596    16.468    clk__0
    SLICE_X1Y61          FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.548    17.017    
                         clock uncertainty           -0.035    16.981    
    SLICE_X1Y61          FDRE (Setup_fdre_C_R)       -0.367    16.614    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.481ns (14.387%)  route 2.862ns (85.613%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 16.468 - 10.000 ) 
    Source Clock Delay      (SCD):    7.039ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.706     7.039    clk__0
    SLICE_X1Y59          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.269     7.308 r  counter_reg[12]/Q
                         net (fo=7, routed)           0.496     7.803    counter_reg[12]
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.053     7.856 f  counter[0]_i_20/O
                         net (fo=1, routed)           0.457     8.313    counter[0]_i_20_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I1_O)        0.053     8.366 r  counter[0]_i_11/O
                         net (fo=1, routed)           0.564     8.930    counter[0]_i_11_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I4_O)        0.053     8.983 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.579     9.561    counter[0]_i_3_n_0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.053     9.614 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.767    10.382    counter
    SLICE_X1Y61          FDRE                                         r  counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.596    16.468    clk__0
    SLICE_X1Y61          FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.548    17.017    
                         clock uncertainty           -0.035    16.981    
    SLICE_X1Y61          FDRE (Setup_fdre_C_R)       -0.367    16.614    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.232ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.481ns (14.387%)  route 2.862ns (85.613%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 16.468 - 10.000 ) 
    Source Clock Delay      (SCD):    7.039ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.706     7.039    clk__0
    SLICE_X1Y59          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.269     7.308 r  counter_reg[12]/Q
                         net (fo=7, routed)           0.496     7.803    counter_reg[12]
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.053     7.856 f  counter[0]_i_20/O
                         net (fo=1, routed)           0.457     8.313    counter[0]_i_20_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I1_O)        0.053     8.366 r  counter[0]_i_11/O
                         net (fo=1, routed)           0.564     8.930    counter[0]_i_11_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I4_O)        0.053     8.983 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.579     9.561    counter[0]_i_3_n_0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.053     9.614 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.767    10.382    counter
    SLICE_X1Y61          FDRE                                         r  counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.596    16.468    clk__0
    SLICE_X1Y61          FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.548    17.017    
                         clock uncertainty           -0.035    16.981    
    SLICE_X1Y61          FDRE (Setup_fdre_C_R)       -0.367    16.614    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         16.614    
                         arrival time                         -10.382    
  -------------------------------------------------------------------
                         slack                                  6.232    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.481ns (14.659%)  route 2.800ns (85.341%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.470ns = ( 16.470 - 10.000 ) 
    Source Clock Delay      (SCD):    7.039ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.706     7.039    clk__0
    SLICE_X1Y59          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.269     7.308 r  counter_reg[12]/Q
                         net (fo=7, routed)           0.496     7.803    counter_reg[12]
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.053     7.856 f  counter[0]_i_20/O
                         net (fo=1, routed)           0.457     8.313    counter[0]_i_20_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I1_O)        0.053     8.366 r  counter[0]_i_11/O
                         net (fo=1, routed)           0.564     8.930    counter[0]_i_11_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I4_O)        0.053     8.983 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.579     9.561    counter[0]_i_3_n_0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.053     9.614 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.705    10.320    counter
    SLICE_X1Y56          FDRE                                         r  counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.470    clk__0
    SLICE_X1Y56          FDRE                                         r  counter_reg[0]/C
                         clock pessimism              0.548    17.019    
                         clock uncertainty           -0.035    16.983    
    SLICE_X1Y56          FDRE (Setup_fdre_C_R)       -0.367    16.616    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.616    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.481ns (14.659%)  route 2.800ns (85.341%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.470ns = ( 16.470 - 10.000 ) 
    Source Clock Delay      (SCD):    7.039ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.706     7.039    clk__0
    SLICE_X1Y59          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.269     7.308 r  counter_reg[12]/Q
                         net (fo=7, routed)           0.496     7.803    counter_reg[12]
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.053     7.856 f  counter[0]_i_20/O
                         net (fo=1, routed)           0.457     8.313    counter[0]_i_20_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I1_O)        0.053     8.366 r  counter[0]_i_11/O
                         net (fo=1, routed)           0.564     8.930    counter[0]_i_11_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I4_O)        0.053     8.983 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.579     9.561    counter[0]_i_3_n_0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.053     9.614 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.705    10.320    counter
    SLICE_X1Y56          FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.470    clk__0
    SLICE_X1Y56          FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.548    17.019    
                         clock uncertainty           -0.035    16.983    
    SLICE_X1Y56          FDRE (Setup_fdre_C_R)       -0.367    16.616    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.616    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.481ns (14.659%)  route 2.800ns (85.341%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.470ns = ( 16.470 - 10.000 ) 
    Source Clock Delay      (SCD):    7.039ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.706     7.039    clk__0
    SLICE_X1Y59          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.269     7.308 r  counter_reg[12]/Q
                         net (fo=7, routed)           0.496     7.803    counter_reg[12]
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.053     7.856 f  counter[0]_i_20/O
                         net (fo=1, routed)           0.457     8.313    counter[0]_i_20_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I1_O)        0.053     8.366 r  counter[0]_i_11/O
                         net (fo=1, routed)           0.564     8.930    counter[0]_i_11_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I4_O)        0.053     8.983 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.579     9.561    counter[0]_i_3_n_0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.053     9.614 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.705    10.320    counter
    SLICE_X1Y56          FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.470    clk__0
    SLICE_X1Y56          FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.548    17.019    
                         clock uncertainty           -0.035    16.983    
    SLICE_X1Y56          FDRE (Setup_fdre_C_R)       -0.367    16.616    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.616    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  6.296    

Slack (MET) :             6.296ns  (required time - arrival time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        3.281ns  (logic 0.481ns (14.659%)  route 2.800ns (85.341%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.470ns = ( 16.470 - 10.000 ) 
    Source Clock Delay      (SCD):    7.039ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.706     7.039    clk__0
    SLICE_X1Y59          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.269     7.308 r  counter_reg[12]/Q
                         net (fo=7, routed)           0.496     7.803    counter_reg[12]
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.053     7.856 f  counter[0]_i_20/O
                         net (fo=1, routed)           0.457     8.313    counter[0]_i_20_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I1_O)        0.053     8.366 r  counter[0]_i_11/O
                         net (fo=1, routed)           0.564     8.930    counter[0]_i_11_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I4_O)        0.053     8.983 f  counter[0]_i_3/O
                         net (fo=2, routed)           0.579     9.561    counter[0]_i_3_n_0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.053     9.614 r  counter[0]_i_1__0/O
                         net (fo=30, routed)          0.705    10.320    counter
    SLICE_X1Y56          FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.598    16.470    clk__0
    SLICE_X1Y56          FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.548    17.019    
                         clock uncertainty           -0.035    16.983    
    SLICE_X1Y56          FDRE (Setup_fdre_C_R)       -0.367    16.616    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.616    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  6.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.183ns (60.516%)  route 0.119ns (39.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.334ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.664     2.692    clk__0
    SLICE_X1Y58          FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.100     2.792 r  counter_reg[8]/Q
                         net (fo=3, routed)           0.119     2.912    counter_reg[8]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.995 r  counter_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.995    counter_reg[8]_i_1__0_n_7
    SLICE_X1Y58          FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.884     3.334    clk__0
    SLICE_X1Y58          FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.641     2.692    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.071     2.763    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.183ns (60.274%)  route 0.121ns (39.726%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.663     2.691    clk__0
    SLICE_X1Y61          FDRE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.100     2.791 r  counter_reg[20]/Q
                         net (fo=4, routed)           0.121     2.912    counter_reg[20]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.995 r  counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.995    counter_reg[20]_i_1__0_n_7
    SLICE_X1Y61          FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.883     3.333    clk__0
    SLICE_X1Y61          FDRE                                         r  counter_reg[20]/C
                         clock pessimism             -0.641     2.691    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.071     2.762    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.177ns (57.261%)  route 0.132ns (42.739%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.334ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.664     2.692    clk__0
    SLICE_X1Y59          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.100     2.792 r  counter_reg[15]/Q
                         net (fo=6, routed)           0.132     2.924    counter_reg[15]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.001 r  counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.001    counter_reg[12]_i_1__0_n_4
    SLICE_X1Y59          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.884     3.334    clk__0
    SLICE_X1Y59          FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.641     2.692    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.071     2.763    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.177ns (56.031%)  route 0.139ns (43.969%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.663     2.691    clk__0
    SLICE_X1Y60          FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.100     2.791 r  counter_reg[19]/Q
                         net (fo=5, routed)           0.139     2.930    counter_reg[19]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     3.007 r  counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.007    counter_reg[16]_i_1__0_n_4
    SLICE_X1Y60          FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.883     3.333    clk__0
    SLICE_X1Y60          FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.641     2.691    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.071     2.762    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.183ns (57.154%)  route 0.137ns (42.846%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.334ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.664     2.692    clk__0
    SLICE_X1Y59          FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.100     2.792 r  counter_reg[12]/Q
                         net (fo=7, routed)           0.137     2.929    counter_reg[12]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.012 r  counter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.012    counter_reg[12]_i_1__0_n_7
    SLICE_X1Y59          FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.884     3.334    clk__0
    SLICE_X1Y59          FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.641     2.692    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.071     2.763    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.183ns (56.607%)  route 0.140ns (43.393%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    2.693ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.665     2.693    clk__0
    SLICE_X1Y56          FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.100     2.793 f  counter_reg[0]/Q
                         net (fo=2, routed)           0.140     2.934    counter_reg[0]
    SLICE_X1Y56          LUT1 (Prop_lut1_I0_O)        0.028     2.962 r  counter[0]_i_8/O
                         net (fo=1, routed)           0.000     2.962    counter[0]_i_8_n_0
    SLICE_X1Y56          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     3.017 r  counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     3.017    counter_reg[0]_i_2_n_7
    SLICE_X1Y56          FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.885     3.335    clk__0
    SLICE_X1Y56          FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.641     2.693    
    SLICE_X1Y56          FDRE (Hold_fdre_C_D)         0.071     2.764    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.183ns (56.116%)  route 0.143ns (43.884%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.663     2.691    clk__0
    SLICE_X1Y60          FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.100     2.791 r  counter_reg[16]/Q
                         net (fo=6, routed)           0.143     2.934    counter_reg[16]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     3.017 r  counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.017    counter_reg[16]_i_1__0_n_7
    SLICE_X1Y60          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.883     3.333    clk__0
    SLICE_X1Y60          FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.641     2.691    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.071     2.762    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.210ns (63.752%)  route 0.119ns (36.248%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.334ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.664     2.692    clk__0
    SLICE_X1Y58          FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.100     2.792 r  counter_reg[8]/Q
                         net (fo=3, routed)           0.119     2.912    counter_reg[8]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.110     3.022 r  counter_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.022    counter_reg[8]_i_1__0_n_6
    SLICE_X1Y58          FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.884     3.334    clk__0
    SLICE_X1Y58          FDRE                                         r  counter_reg[9]/C
                         clock pessimism             -0.641     2.692    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.071     2.763    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.210ns (63.518%)  route 0.121ns (36.482%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.333ns
    Source Clock Delay      (SCD):    2.691ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.663     2.691    clk__0
    SLICE_X1Y61          FDRE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.100     2.791 r  counter_reg[20]/Q
                         net (fo=4, routed)           0.121     2.912    counter_reg[20]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.110     3.022 r  counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.022    counter_reg[20]_i_1__0_n_6
    SLICE_X1Y61          FDRE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.883     3.333    clk__0
    SLICE_X1Y61          FDRE                                         r  counter_reg[21]/C
                         clock pessimism             -0.641     2.691    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.071     2.762    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.762    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.177ns (52.934%)  route 0.157ns (47.066%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.334ns
    Source Clock Delay      (SCD):    2.692ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.664     2.692    clk__0
    SLICE_X1Y57          FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.100     2.792 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.157     2.950    counter_reg[5]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.077     3.027 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.027    counter_reg[4]_i_1_n_6
    SLICE_X1Y57          FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.884     3.334    clk__0
    SLICE_X1Y57          FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.641     2.692    
    SLICE_X1Y57          FDRE (Hold_fdre_C_D)         0.071     2.763    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rstLEDclk/clk__0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rstLEDclk/div_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y9  rstLEDclk/clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y56    counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y57    counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y57    counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y57    counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y57    counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y58    counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y58    counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X5Y49    rst_in_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y56    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y62    counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y62    counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y62    counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y62    counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y63    counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y63    counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X5Y49    rst_in_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y56    counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y57    counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y57    counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y56    counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y57    counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y57    counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y57    counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y57    counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y58    counter_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y58    counter_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y56    counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y58    counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y58    counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rst_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rst_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rst_in_reg/Q }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X6Y53      AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X1Y40      ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X5Y53      AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X10Y49     ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X5Y45      AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X0Y54      AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X0Y54      AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X2Y52      AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X2Y52      AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Slow    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X5Y53      AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/RST
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/RST
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Slow    ODDR/R          n/a            0.625         5.000       4.376      OLOGIC_X0Y36     ADC2/ODDR_inst/R
High Pulse Width  Fast    ODDR/R          n/a            0.625         5.000       4.376      OLOGIC_X0Y36     ADC2/ODDR_inst/R



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.322ns (34.913%)  route 0.600ns (65.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.568ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     4.783    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.269     5.052 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.516     5.568    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.269     5.837 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.600     6.437    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.053     6.490 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__2/O
                         net (fo=1, routed)           0.000     6.490    AD9783_inst1/AD_9783_SPI_inst_n_3
    SLICE_X4Y49          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/clk_in
    SLICE_X4Y49          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X4Y49          FDCE (Setup_fdce_C_D)        0.035    14.669    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -6.490    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.193ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.336ns (35.887%)  route 0.600ns (64.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.568ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     4.783    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.269     5.052 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.516     5.568    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.269     5.837 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.600     6.437    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.067     6.504 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__2/O
                         net (fo=1, routed)           0.000     6.504    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X4Y49          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/clk_in
    SLICE_X4Y49          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X4Y49          FDCE (Setup_fdce_C_D)        0.063    14.697    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -6.504    
  -------------------------------------------------------------------
                         slack                                  8.193    

Slack (MET) :             8.197ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.322ns (35.596%)  route 0.583ns (64.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.568ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     4.783    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.269     5.052 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.516     5.568    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.269     5.837 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.583     6.420    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X0Y46          LUT5 (Prop_lut5_I4_O)        0.053     6.473 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__2/O
                         net (fo=1, routed)           0.000     6.473    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X0Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/clk_in
    SLICE_X0Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X0Y46          FDCE (Setup_fdce_C_D)        0.035    14.669    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  8.197    

Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.333ns (36.370%)  route 0.583ns (63.630%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.568ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     4.783    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.269     5.052 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.516     5.568    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.269     5.837 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.583     6.420    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.064     6.484 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__2/O
                         net (fo=1, routed)           0.000     6.484    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X0Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/clk_in
    SLICE_X0Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X0Y46          FDCE (Setup_fdce_C_D)        0.063    14.697    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  8.214    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.322ns (39.626%)  route 0.491ns (60.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.568ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     4.783    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.269     5.052 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.516     5.568    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.269     5.837 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.491     6.328    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X4Y48          LUT6 (Prop_lut6_I4_O)        0.053     6.381 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__2/O
                         net (fo=1, routed)           0.000     6.381    AD9783_inst1/AD_9783_SPI_inst_n_1
    SLICE_X4Y48          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/clk_in
    SLICE_X4Y48          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X4Y48          FDCE (Setup_fdce_C_D)        0.035    14.669    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -6.381    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.322ns (41.266%)  route 0.458ns (58.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    5.568ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     4.783    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.269     5.052 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.516     5.568    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.269     5.837 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.458     6.295    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X4Y49          LUT6 (Prop_lut6_I4_O)        0.053     6.348 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__2/O
                         net (fo=1, routed)           0.000     6.348    AD9783_inst1/AD_9783_SPI_inst_n_2
    SLICE_X4Y49          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/clk_in
    SLICE_X4Y49          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X4Y49          FDCE (Setup_fdce_C_D)        0.034    14.668    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  8.320    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.931%)  route 0.219ns (63.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.717     1.818    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.100     1.918 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.235     2.154    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.100     2.254 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.219     2.472    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X4Y48          LUT6 (Prop_lut6_I4_O)        0.028     2.500 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__2/O
                         net (fo=1, routed)           0.000     2.500    AD9783_inst1/AD_9783_SPI_inst_n_1
    SLICE_X4Y48          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X4Y48          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.147     2.058    
    SLICE_X4Y48          FDCE (Hold_fdce_C_D)         0.060     2.118    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.855%)  route 0.219ns (63.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.717     1.818    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.100     1.918 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.235     2.154    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.100     2.254 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.219     2.473    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X4Y49          LUT6 (Prop_lut6_I4_O)        0.028     2.501 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__2/O
                         net (fo=1, routed)           0.000     2.501    AD9783_inst1/AD_9783_SPI_inst_n_2
    SLICE_X4Y49          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X4Y49          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     2.058    
    SLICE_X4Y49          FDCE (Hold_fdce_C_D)         0.060     2.118    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.131ns (33.799%)  route 0.257ns (66.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.717     1.818    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.100     1.918 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.235     2.154    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.100     2.254 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.257     2.510    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X0Y46          LUT5 (Prop_lut5_I0_O)        0.031     2.541 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__2/O
                         net (fo=1, routed)           0.000     2.541    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X0Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X0Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.147     2.058    
    SLICE_X0Y46          FDCE (Hold_fdce_C_D)         0.075     2.133    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.129ns (32.389%)  route 0.269ns (67.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.717     1.818    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.100     1.918 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.235     2.154    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.100     2.254 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.269     2.523    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X4Y49          LUT3 (Prop_lut3_I0_O)        0.029     2.552 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__2/O
                         net (fo=1, routed)           0.000     2.552    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X4Y49          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X4Y49          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     2.058    
    SLICE_X4Y49          FDCE (Hold_fdce_C_D)         0.075     2.133    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.282%)  route 0.257ns (66.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.717     1.818    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.100     1.918 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.235     2.154    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.100     2.254 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.257     2.510    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X0Y46          LUT5 (Prop_lut5_I4_O)        0.028     2.538 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__2/O
                         net (fo=1, routed)           0.000     2.538    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X0Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X0Y46          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     2.058    
    SLICE_X0Y46          FDCE (Hold_fdce_C_D)         0.060     2.118    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.219%)  route 0.269ns (67.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.717     1.818    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.100     1.918 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.235     2.154    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDCE (Prop_fdce_C_Q)         0.100     2.254 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.269     2.523    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.028     2.551 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__2/O
                         net (fo=1, routed)           0.000     2.551    AD9783_inst1/AD_9783_SPI_inst_n_3
    SLICE_X4Y49          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X4Y49          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     2.058    
    SLICE_X4Y49          FDCE (Hold_fdce_C_D)         0.060     2.118    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.433    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.485ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.133ns  (logic 0.053ns (4.676%)  route 1.080ns (95.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 14.466 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 10.052 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     9.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.269    10.052 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.080    11.132    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I5_O)        0.053    11.185 f  AD9783_inst1/spi_trigger_i_1__2/O
                         net (fo=1, routed)           0.000    11.185    AD9783_inst1/spi_trigger_i_1__2_n_0
    SLICE_X3Y48          FDCE                                         f  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.793    14.466    AD9783_inst1/clk_in
    SLICE_X3Y48          FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism              0.204    14.671    
                         clock uncertainty           -0.035    14.635    
    SLICE_X3Y48          FDCE (Setup_fdce_C_D)        0.035    14.670    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -11.185    
  -------------------------------------------------------------------
                         slack                                  3.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.028ns (5.191%)  route 0.511ns (94.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.718     1.819    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.100     1.919 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.511     2.431    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X3Y48          LUT6 (Prop_lut6_I5_O)        0.028     2.459 r  AD9783_inst1/spi_trigger_i_1__2/O
                         net (fo=1, routed)           0.000     2.459    AD9783_inst1/spi_trigger_i_1__2_n_0
    SLICE_X3Y48          FDCE                                         r  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.958     2.207    AD9783_inst1/clk_in
    SLICE_X3Y48          FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.147     2.059    
    SLICE_X3Y48          FDCE (Hold_fdce_C_D)         0.060     2.119    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.339    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/LTC2195_SPI_inst/spi_clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.433ns (19.714%)  route 1.763ns (80.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.904     4.782    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.246     5.028 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.615     5.642    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.369     6.011 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           1.376     7.388    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y41          LUT4 (Prop_lut4_I1_O)        0.064     7.452 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.387     7.839    ADC2/LTC2195_SPI_inst_n_9
    SLICE_X5Y40          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.790    14.463    ADC2/clk_in
    SLICE_X5Y40          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.668    
                         clock uncertainty           -0.035    14.632    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)       -0.137    14.495    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.694ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.475ns (20.045%)  route 1.895ns (79.955%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.904     4.782    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.246     5.028 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.615     5.642    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.369     6.011 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           1.376     7.388    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y41          LUT4 (Prop_lut4_I0_O)        0.053     7.441 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0/O
                         net (fo=1, routed)           0.518     7.959    ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I5_O)        0.053     8.012 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     8.012    ADC2/LTC2195_SPI_inst_n_10
    SLICE_X6Y41          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X6Y41          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X6Y41          FDCE (Setup_fdce_C_D)        0.073    14.706    ADC2/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                  6.694    

Slack (MET) :             7.509ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.422ns (27.834%)  route 1.094ns (72.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.904     4.782    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.246     5.028 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.615     5.642    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.369     6.011 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           1.094     7.106    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y40          LUT6 (Prop_lut6_I4_O)        0.053     7.159 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000     7.159    ADC2/LTC2195_SPI_inst_n_4
    SLICE_X4Y40          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.790    14.463    ADC2/clk_in
    SLICE_X4Y40          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.204    14.668    
                         clock uncertainty           -0.035    14.632    
    SLICE_X4Y40          FDCE (Setup_fdce_C_D)        0.035    14.667    ADC2/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                  7.509    

Slack (MET) :             7.534ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.422ns (28.314%)  route 1.068ns (71.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.904     4.782    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.246     5.028 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.615     5.642    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.369     6.011 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           1.068     7.080    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.053     7.133 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     7.133    ADC2/LTC2195_SPI_inst_n_3
    SLICE_X4Y40          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.790    14.463    ADC2/clk_in
    SLICE_X4Y40          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.668    
                         clock uncertainty           -0.035    14.632    
    SLICE_X4Y40          FDCE (Setup_fdce_C_D)        0.035    14.667    ADC2/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -7.133    
  -------------------------------------------------------------------
                         slack                                  7.534    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.422ns (27.699%)  route 1.102ns (72.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.904     4.782    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.246     5.028 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.615     5.642    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.369     6.011 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           1.102     7.113    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X6Y39          LUT4 (Prop_lut4_I1_O)        0.053     7.166 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000     7.166    ADC2/LTC2195_SPI_inst_n_6
    SLICE_X6Y39          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.790    14.463    ADC2/clk_in
    SLICE_X6Y39          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism              0.204    14.668    
                         clock uncertainty           -0.035    14.632    
    SLICE_X6Y39          FDCE (Setup_fdce_C_D)        0.071    14.703    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.703    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.435ns (28.310%)  route 1.102ns (71.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 14.463 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.904     4.782    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.246     5.028 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.615     5.642    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.369     6.011 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           1.102     7.113    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X6Y39          LUT4 (Prop_lut4_I0_O)        0.066     7.179 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1__0/O
                         net (fo=1, routed)           0.000     7.179    ADC2/LTC2195_SPI_inst_n_5
    SLICE_X6Y39          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.790    14.463    ADC2/clk_in
    SLICE_X6Y39          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism              0.204    14.668    
                         clock uncertainty           -0.035    14.632    
    SLICE_X6Y39          FDCE (Setup_fdce_C_D)        0.092    14.724    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.090ns  (logic 0.422ns (38.726%)  route 0.668ns (61.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.904     4.782    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.246     5.028 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.615     5.642    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.369     6.011 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.668     6.679    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X6Y43          LUT4 (Prop_lut4_I1_O)        0.053     6.732 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000     6.732    ADC2/LTC2195_SPI_inst_n_8
    SLICE_X6Y43          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X6Y43          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X6Y43          FDCE (Setup_fdce_C_D)        0.072    14.705    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                          -6.732    
  -------------------------------------------------------------------
                         slack                                  7.973    

Slack (MET) :             7.978ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.437ns (39.558%)  route 0.668ns (60.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.904     4.782    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.246     5.028 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.615     5.642    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.369     6.011 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.668     6.679    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X6Y43          LUT4 (Prop_lut4_I0_O)        0.068     6.747 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1__0/O
                         net (fo=1, routed)           0.000     6.747    ADC2/LTC2195_SPI_inst_n_7
    SLICE_X6Y43          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X6Y43          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X6Y43          FDCE (Setup_fdce_C_D)        0.092    14.725    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -6.747    
  -------------------------------------------------------------------
                         slack                                  7.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.165ns (36.528%)  route 0.287ns (63.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.716     1.817    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.091     1.908 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.288     2.196    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.136     2.332 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.287     2.619    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X6Y43          LUT4 (Prop_lut4_I0_O)        0.029     2.648 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.648    ADC2/LTC2195_SPI_inst_n_7
    SLICE_X6Y43          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/clk_in
    SLICE_X6Y43          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism             -0.147     2.057    
    SLICE_X6Y43          FDCE (Hold_fdce_C_D)         0.096     2.153    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.387%)  route 0.287ns (63.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.716     1.817    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.091     1.908 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.288     2.196    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.136     2.332 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.287     2.619    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X6Y43          LUT4 (Prop_lut4_I1_O)        0.028     2.647 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.647    ADC2/LTC2195_SPI_inst_n_8
    SLICE_X6Y43          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/clk_in
    SLICE_X6Y43          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.147     2.057    
    SLICE_X6Y43          FDCE (Hold_fdce_C_D)         0.087     2.144    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.163ns (23.570%)  route 0.529ns (76.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.716     1.817    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.091     1.908 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.288     2.196    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.136     2.332 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.529     2.861    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X6Y39          LUT4 (Prop_lut4_I0_O)        0.027     2.888 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.888    ADC2/LTC2195_SPI_inst_n_5
    SLICE_X6Y39          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.954     2.203    ADC2/clk_in
    SLICE_X6Y39          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.147     2.055    
    SLICE_X6Y39          FDCE (Hold_fdce_C_D)         0.096     2.151    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.164ns (23.681%)  route 0.529ns (76.319%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.716     1.817    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.091     1.908 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.288     2.196    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.136     2.332 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.529     2.861    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X6Y39          LUT4 (Prop_lut4_I1_O)        0.028     2.889 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.889    ADC2/LTC2195_SPI_inst_n_6
    SLICE_X6Y39          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.954     2.203    ADC2/clk_in
    SLICE_X6Y39          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.147     2.055    
    SLICE_X6Y39          FDCE (Hold_fdce_C_D)         0.087     2.142    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.164ns (24.426%)  route 0.507ns (75.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.716     1.817    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.091     1.908 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.288     2.196    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.136     2.332 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.507     2.840    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y40          LUT6 (Prop_lut6_I3_O)        0.028     2.868 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.868    ADC2/LTC2195_SPI_inst_n_3
    SLICE_X4Y40          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     2.204    ADC2/clk_in
    SLICE_X4Y40          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     2.056    
    SLICE_X4Y40          FDCE (Hold_fdce_C_D)         0.061     2.117    ADC2/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.868    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.164ns (23.291%)  route 0.540ns (76.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.716     1.817    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.091     1.908 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.288     2.196    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.136     2.332 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.540     2.872    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y40          LUT6 (Prop_lut6_I4_O)        0.028     2.900 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.900    ADC2/LTC2195_SPI_inst_n_4
    SLICE_X4Y40          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     2.204    ADC2/clk_in
    SLICE_X4Y40          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.147     2.056    
    SLICE_X4Y40          FDCE (Hold_fdce_C_D)         0.061     2.117    ADC2/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             1.098ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.167ns (17.316%)  route 0.797ns (82.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.716     1.817    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.091     1.908 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.288     2.196    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.136     2.332 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.644     2.976    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y41          LUT4 (Prop_lut4_I1_O)        0.031     3.007 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.153     3.161    ADC2/LTC2195_SPI_inst_n_9
    SLICE_X5Y40          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     2.204    ADC2/clk_in
    SLICE_X5Y40          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     2.056    
    SLICE_X5Y40          FDCE (Hold_fdce_C_D)         0.006     2.062    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  1.098    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.192ns (18.343%)  route 0.855ns (81.656%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.716     1.817    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.091     1.908 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.288     2.196    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.136     2.332 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.644     2.976    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y41          LUT4 (Prop_lut4_I0_O)        0.028     3.004 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0/O
                         net (fo=1, routed)           0.210     3.215    ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I5_O)        0.028     3.243 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.243    ADC2/LTC2195_SPI_inst_n_10
    SLICE_X6Y41          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     2.204    ADC2/clk_in
    SLICE_X6Y41          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.147     2.056    
    SLICE_X6Y41          FDCE (Hold_fdce_C_D)         0.087     2.143    ADC2/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  1.100    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        1.158ns  (logic 0.053ns (4.577%)  route 1.105ns (95.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.308    10.089 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           1.105    11.194    ADC2/spi_data_reg_n_0_[7]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.053    11.247 f  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    11.247    ADC2/spi_data[7]_i_1_n_0
    SLICE_X6Y42          FDRE                                         f  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X6Y42          FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X6Y42          FDRE (Setup_fdre_C_D)        0.072    14.705    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -11.247    
  -------------------------------------------------------------------
                         slack                                  3.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.028ns (5.184%)  route 0.512ns (94.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.118     1.934 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.512     2.446    ADC2/spi_data_reg_n_0_[7]
    SLICE_X6Y42          LUT6 (Prop_lut6_I5_O)        0.028     2.474 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.474    ADC2/spi_data[7]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     2.204    ADC2/clk_in
    SLICE_X6Y42          FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism             -0.147     2.056    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.087     2.143    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        1.725ns  (logic 0.053ns (3.072%)  route 1.672ns (96.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    5.050ns = ( 10.050 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.269    10.050 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.672    11.722    ADC2/spi_data_reg_n_0_[8]
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.053    11.775 f  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    11.775    ADC2/spi_data[8]_i_1_n_0
    SLICE_X7Y41          FDRE                                         f  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X7Y41          FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X7Y41          FDRE (Setup_fdre_C_D)        0.035    14.668    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  2.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.028ns (3.486%)  route 0.775ns (96.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.100     1.916 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.775     2.691    ADC2/spi_data_reg_n_0_[8]
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.028     2.719 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.719    ADC2/spi_data[8]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     2.204    ADC2/clk_in
    SLICE_X7Y41          FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism             -0.147     2.056    
    SLICE_X7Y41          FDRE (Hold_fdre_C_D)         0.060     2.116    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.603    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        1.025ns  (logic 0.053ns (5.169%)  route 0.972ns (94.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    5.050ns = ( 10.050 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.269    10.050 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.972    11.022    ADC2/spi_data_reg_n_0_[9]
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.053    11.075 f  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    11.075    ADC2/spi_data[9]_i_1_n_0
    SLICE_X7Y41          FDRE                                         f  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X7Y41          FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X7Y41          FDRE (Setup_fdre_C_D)        0.034    14.667    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -11.075    
  -------------------------------------------------------------------
                         slack                                  3.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.028ns (5.806%)  route 0.454ns (94.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.100     1.916 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.454     2.370    ADC2/spi_data_reg_n_0_[9]
    SLICE_X7Y41          LUT6 (Prop_lut6_I5_O)        0.028     2.398 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.398    ADC2/spi_data[9]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     2.204    ADC2/clk_in
    SLICE_X7Y41          FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism             -0.147     2.056    
    SLICE_X7Y41          FDRE (Hold_fdre_C_D)         0.060     2.116    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.282    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.406ns  (logic 0.053ns (3.770%)  route 1.353ns (96.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.353    11.441    ADC2/spi_trigger_reg_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I5_O)        0.053    11.494 f  ADC2/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000    11.494    ADC2/spi_trigger_i_1__0_n_0
    SLICE_X6Y41          FDCE                                         f  ADC2/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X6Y41          FDCE                                         r  ADC2/spi_trigger_reg/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X6Y41          FDCE (Setup_fdce_C_D)        0.073    14.706    ADC2/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.706    
                         arrival time                         -11.494    
  -------------------------------------------------------------------
                         slack                                  3.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.028ns (4.269%)  route 0.628ns (95.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     1.934 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.628     2.562    ADC2/spi_trigger_reg_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I5_O)        0.028     2.590 r  ADC2/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     2.590    ADC2/spi_trigger_i_1__0_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     2.204    ADC2/clk_in
    SLICE_X6Y41          FDCE                                         r  ADC2/spi_trigger_reg/C
                         clock pessimism             -0.147     2.056    
    SLICE_X6Y41          FDCE (Hold_fdce_C_D)         0.087     2.143    ADC2/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.447    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.865ns  (logic 0.573ns (19.997%)  route 2.292ns (80.003%))
  Logic Levels:           0  
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    8.191ns = ( 9.441 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905     9.441    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    10.014 r  ADC1/pins[1].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.292    12.306    ADC1/p_27_out
    SLICE_X0Y64          FDRE                                         r  ADC1/ADC0_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.594    14.267    ADC1/clk_in
    SLICE_X0Y64          FDRE                                         r  ADC1/ADC0_out_reg[8]/C
                         clock pessimism              0.204    14.472    
                         clock uncertainty           -0.194    14.278    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)       -0.032    14.246    ADC1/ADC0_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.834ns  (logic 0.573ns (20.216%)  route 2.261ns (79.784%))
  Logic Levels:           0  
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    8.191ns = ( 9.441 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905     9.441    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573    10.014 r  ADC1/pins[1].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.261    12.275    ADC1/p_29_out
    SLICE_X0Y64          FDRE                                         r  ADC1/ADC0_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.594    14.267    ADC1/clk_in
    SLICE_X0Y64          FDRE                                         r  ADC1/ADC0_out_reg[4]/C
                         clock pessimism              0.204    14.472    
                         clock uncertainty           -0.194    14.278    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)       -0.045    14.233    ADC1/ADC0_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                         -12.275    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             1.962ns  (required time - arrival time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.840ns  (logic 0.573ns (20.179%)  route 2.267ns (79.821%))
  Logic Levels:           0  
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.191ns = ( 9.441 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905     9.441    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    10.014 r  ADC1/pins[1].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.267    12.280    ADC1/p_25_out
    SLICE_X0Y66          FDRE                                         r  ADC1/ADC0_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.592    14.265    ADC1/clk_in
    SLICE_X0Y66          FDRE                                         r  ADC1/ADC0_out_reg[12]/C
                         clock pessimism              0.204    14.470    
                         clock uncertainty           -0.194    14.276    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)       -0.034    14.242    ADC1/ADC0_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -12.280    
  -------------------------------------------------------------------
                         slack                                  1.962    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.828ns  (logic 0.573ns (20.259%)  route 2.255ns (79.741%))
  Logic Levels:           0  
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.187ns = ( 9.437 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.901     9.437    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    10.010 r  ADC1/pins[0].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.255    12.265    ADC1/p_33_out
    SLICE_X0Y67          FDRE                                         r  ADC1/ADC0_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.592    14.265    ADC1/clk_in
    SLICE_X0Y67          FDRE                                         r  ADC1/ADC0_out_reg[13]/C
                         clock pessimism              0.204    14.470    
                         clock uncertainty           -0.194    14.276    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)       -0.034    14.242    ADC1/ADC0_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.717ns  (logic 0.573ns (21.091%)  route 2.144ns (78.909%))
  Logic Levels:           0  
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    8.187ns = ( 9.437 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.901     9.437    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    10.010 r  ADC1/pins[0].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.144    12.153    ADC1/p_35_out
    SLICE_X0Y70          FDRE                                         r  ADC1/ADC0_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.588    14.261    ADC1/clk_in
    SLICE_X0Y70          FDRE                                         r  ADC1/ADC0_out_reg[9]/C
                         clock pessimism              0.204    14.466    
                         clock uncertainty           -0.194    14.272    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)       -0.034    14.238    ADC1/ADC0_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -12.153    
  -------------------------------------------------------------------
                         slack                                  2.085    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.696ns  (logic 0.573ns (21.251%)  route 2.123ns (78.749%))
  Logic Levels:           0  
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.187ns = ( 9.437 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.901     9.437    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573    10.010 r  ADC1/pins[0].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.123    12.133    ADC1/p_34_out
    SLICE_X1Y67          FDRE                                         r  ADC1/ADC0_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.592    14.265    ADC1/clk_in
    SLICE_X1Y67          FDRE                                         r  ADC1/ADC0_out_reg[11]/C
                         clock pessimism              0.204    14.470    
                         clock uncertainty           -0.194    14.276    
    SLICE_X1Y67          FDRE (Setup_fdre_C_D)       -0.034    14.242    ADC1/ADC0_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.123ns  (required time - arrival time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.680ns  (logic 0.573ns (21.383%)  route 2.107ns (78.617%))
  Logic Levels:           0  
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    8.191ns = ( 9.441 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905     9.441    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573    10.014 r  ADC1/pins[1].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.107    12.120    ADC1/p_26_out
    SLICE_X0Y65          FDRE                                         r  ADC1/ADC0_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.593    14.266    ADC1/clk_in
    SLICE_X0Y65          FDRE                                         r  ADC1/ADC0_out_reg[10]/C
                         clock pessimism              0.204    14.471    
                         clock uncertainty           -0.194    14.277    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)       -0.034    14.243    ADC1/ADC0_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                         -12.120    
  -------------------------------------------------------------------
                         slack                                  2.123    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.645ns  (logic 0.573ns (21.664%)  route 2.072ns (78.336%))
  Logic Levels:           0  
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    8.187ns = ( 9.437 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.901     9.437    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    10.010 r  ADC1/pins[0].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.072    12.081    ADC1/p_36_out
    SLICE_X0Y64          FDRE                                         r  ADC1/ADC0_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.594    14.267    ADC1/clk_in
    SLICE_X0Y64          FDRE                                         r  ADC1/ADC0_out_reg[7]/C
                         clock pessimism              0.204    14.472    
                         clock uncertainty           -0.194    14.278    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)       -0.032    14.246    ADC1/ADC0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                         -12.081    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.169ns  (required time - arrival time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.638ns  (logic 0.573ns (21.718%)  route 2.065ns (78.282%))
  Logic Levels:           0  
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.187ns = ( 9.437 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.901     9.437    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573    10.010 r  ADC1/pins[0].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.065    12.075    ADC1/p_37_out
    SLICE_X0Y67          FDRE                                         r  ADC1/ADC0_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.592    14.265    ADC1/clk_in
    SLICE_X0Y67          FDRE                                         r  ADC1/ADC0_out_reg[5]/C
                         clock pessimism              0.204    14.470    
                         clock uncertainty           -0.194    14.276    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)       -0.032    14.244    ADC1/ADC0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                         -12.075    
  -------------------------------------------------------------------
                         slack                                  2.169    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.604ns  (logic 0.573ns (22.001%)  route 2.031ns (77.999%))
  Logic Levels:           0  
  Clock Path Skew:        -3.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    8.191ns = ( 9.441 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905     9.441    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    10.014 r  ADC1/pins[1].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.031    12.045    ADC1/p_28_out
    SLICE_X0Y60          FDRE                                         r  ADC1/ADC0_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.597    14.270    ADC1/clk_in
    SLICE_X0Y60          FDRE                                         r  ADC1/ADC0_out_reg[6]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.194    14.281    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)       -0.034    14.247    ADC1/ADC0_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                  2.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.410ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.388ns  (logic 0.193ns (49.769%)  route 0.195ns (50.231%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.195     4.635    ADC1/p_7_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[7]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.047     2.225    ADC1/FR_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           4.635    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.454ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.425ns  (logic 0.193ns (45.397%)  route 0.232ns (54.603%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.232     4.672    ADC1/p_0_out
    SLICE_X1Y88          FDRE                                         r  ADC1/FR_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC1/FR_out_reg[0]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.040     2.218    ADC1/FR_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           4.672    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.456ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.430ns  (logic 0.193ns (44.913%)  route 0.237ns (55.087%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.237     4.677    ADC1/p_6_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[6]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.043     2.221    ADC1/FR_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           4.677    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.467ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.439ns  (logic 0.193ns (43.961%)  route 0.246ns (56.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.246     4.686    ADC1/p_2_out
    SLICE_X1Y88          FDRE                                         r  ADC1/FR_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC1/FR_out_reg[2]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.041     2.219    ADC1/FR_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           4.686    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.470ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.439ns  (logic 0.193ns (43.961%)  route 0.246ns (56.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.246     4.686    ADC1/p_4_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[4]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.038     2.216    ADC1/FR_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           4.686    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.502ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.471ns  (logic 0.193ns (41.011%)  route 0.278ns (58.989%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.278     4.718    ADC1/p_1_out
    SLICE_X1Y88          FDRE                                         r  ADC1/FR_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC1/FR_out_reg[1]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.038     2.216    ADC1/FR_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           4.718    
  -------------------------------------------------------------------
                         slack                                  2.502    

Slack (MET) :             2.508ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.480ns  (logic 0.193ns (40.218%)  route 0.287ns (59.782%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.287     4.727    ADC1/p_5_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[5]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.041     2.219    ADC1/FR_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           4.727    
  -------------------------------------------------------------------
                         slack                                  2.508    

Slack (MET) :             2.567ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.538ns  (logic 0.193ns (35.873%)  route 0.345ns (64.127%))
  Logic Levels:           0  
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.345     4.785    ADC1/p_3_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[3]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.040     2.218    ADC1/FR_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           4.785    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.719ns  (arrival time - required time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.621ns  (logic 0.193ns (31.062%)  route 0.428ns (68.938%))
  Logic Levels:           0  
  Clock Path Skew:        -1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    2.995ns = ( 4.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.663     4.245    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.438 r  ADC1/pins[2].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.428     4.867    ADC1/data_out_23
    SLICE_X0Y109         FDRE                                         r  ADC1/ADC1_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.812     2.061    ADC1/clk_in
    SLICE_X0Y109         FDRE                                         r  ADC1/ADC1_out_reg[1]/C
                         clock pessimism             -0.147     1.913    
                         clock uncertainty            0.194     2.107    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.041     2.148    ADC1/ADC1_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           4.867    
  -------------------------------------------------------------------
                         slack                                  2.719    

Slack (MET) :             2.758ns  (arrival time - required time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.739ns  (logic 0.193ns (26.110%)  route 0.546ns (73.890%))
  Logic Levels:           0  
  Clock Path Skew:        -1.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    2.990ns = ( 4.240 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.658     4.240    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.433 r  ADC1/pins[3].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.546     4.979    ADC1/data_out_26
    SLICE_X0Y99          FDRE                                         r  ADC1/ADC1_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.886     2.135    ADC1/clk_in
    SLICE_X0Y99          FDRE                                         r  ADC1/ADC1_out_reg[10]/C
                         clock pessimism             -0.147     1.987    
                         clock uncertainty            0.194     2.181    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.040     2.221    ADC1/ADC1_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           4.979    
  -------------------------------------------------------------------
                         slack                                  2.758    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.869ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.907ns  (logic 0.573ns (19.714%)  route 2.334ns (80.286%))
  Logic Levels:           0  
  Clock Path Skew:        -4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.904    10.579    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    11.152 r  ADC2/pins[1].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.334    13.485    ADC2/p_28_out
    SLICE_X0Y76          FDRE                                         r  ADC2/ADC0_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.585    14.258    ADC2/clk_in
    SLICE_X0Y76          FDRE                                         r  ADC2/ADC0_out_reg[6]/C
                         clock pessimism              0.204    14.463    
                         clock uncertainty           -0.194    14.269    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)       -0.032    14.237    ADC2/ADC0_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                         -13.485    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 ADC2/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.909ns  (logic 0.573ns (19.697%)  route 2.336ns (80.303%))
  Logic Levels:           0  
  Clock Path Skew:        -4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    9.322ns = ( 10.572 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.897    10.572    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    11.145 r  ADC2/pins[0].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.336    13.481    ADC2/p_33_out
    SLICE_X0Y84          FDRE                                         r  ADC2/ADC0_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.593    14.266    ADC2/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC2/ADC0_out_reg[13]/C
                         clock pessimism              0.204    14.471    
                         clock uncertainty           -0.194    14.277    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)       -0.032    14.245    ADC2/ADC0_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.245    
                         arrival time                         -13.481    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.896ns  (logic 0.573ns (19.788%)  route 2.323ns (80.212%))
  Logic Levels:           0  
  Clock Path Skew:        -4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    9.314ns = ( 10.564 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.889    10.564    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    11.137 r  ADC2/pins[3].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.323    13.459    ADC2/data_out_25
    SLICE_X0Y95          FDRE                                         r  ADC2/ADC1_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.598    14.271    ADC2/clk_in
    SLICE_X0Y95          FDRE                                         r  ADC2/ADC1_out_reg[12]/C
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    SLICE_X0Y95          FDRE (Setup_fdre_C_D)       -0.034    14.248    ADC2/ADC1_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -13.459    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.859ns  (logic 0.573ns (20.041%)  route 2.286ns (79.959%))
  Logic Levels:           0  
  Clock Path Skew:        -4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.904    10.579    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573    11.152 r  ADC2/pins[1].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.286    13.438    ADC2/p_26_out
    SLICE_X0Y79          FDRE                                         r  ADC2/ADC0_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.588    14.261    ADC2/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC2/ADC0_out_reg[10]/C
                         clock pessimism              0.204    14.466    
                         clock uncertainty           -0.194    14.272    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.034    14.238    ADC2/ADC0_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -13.438    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.670ns  (logic 0.573ns (21.459%)  route 2.097ns (78.541%))
  Logic Levels:           0  
  Clock Path Skew:        -5.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    9.330ns = ( 10.580 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.905    10.580    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    11.153 r  ADC2/pins[2].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.097    13.250    ADC2/data_out_17
    SLICE_X0Y104         FDRE                                         r  ADC2/ADC1_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.404    14.077    ADC2/clk_in
    SLICE_X0Y104         FDRE                                         r  ADC2/ADC1_out_reg[13]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)       -0.034    14.054    ADC2/ADC1_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                         -13.250    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.854ns  (logic 0.573ns (20.079%)  route 2.281ns (79.921%))
  Logic Levels:           0  
  Clock Path Skew:        -4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    9.314ns = ( 10.564 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.889    10.564    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    11.137 r  ADC2/pins[3].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.281    13.417    ADC2/data_out_27
    SLICE_X1Y88          FDRE                                         r  ADC2/ADC1_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.596    14.269    ADC2/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC2/ADC1_out_reg[8]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.194    14.280    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)       -0.032    14.248    ADC2/ADC1_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -13.417    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.820ns  (logic 0.573ns (20.317%)  route 2.247ns (79.683%))
  Logic Levels:           0  
  Clock Path Skew:        -4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 14.256 - 10.000 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.904    10.579    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573    11.152 r  ADC2/pins[1].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.247    13.399    ADC2/p_29_out
    SLICE_X0Y74          FDRE                                         r  ADC2/ADC0_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.583    14.256    ADC2/clk_in
    SLICE_X0Y74          FDRE                                         r  ADC2/ADC0_out_reg[4]/C
                         clock pessimism              0.204    14.461    
                         clock uncertainty           -0.194    14.267    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)       -0.034    14.233    ADC2/ADC0_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                         -13.399    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.842ns  (logic 0.573ns (20.163%)  route 2.269ns (79.837%))
  Logic Levels:           0  
  Clock Path Skew:        -4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    9.314ns = ( 10.564 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.889    10.564    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573    11.137 r  ADC2/pins[3].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.269    13.405    ADC2/data_out_26
    SLICE_X0Y90          FDRE                                         r  ADC2/ADC1_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.597    14.270    ADC2/clk_in
    SLICE_X0Y90          FDRE                                         r  ADC2/ADC1_out_reg[10]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.194    14.281    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)       -0.034    14.247    ADC2/ADC1_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.795ns  (logic 0.573ns (20.503%)  route 2.222ns (79.497%))
  Logic Levels:           0  
  Clock Path Skew:        -4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.904    10.579    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    11.152 r  ADC2/pins[1].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.222    13.373    ADC2/p_25_out
    SLICE_X0Y84          FDRE                                         r  ADC2/ADC0_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.593    14.266    ADC2/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC2/ADC0_out_reg[12]/C
                         clock pessimism              0.204    14.471    
                         clock uncertainty           -0.194    14.277    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)       -0.045    14.232    ADC2/ADC0_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.232    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 ADC2/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.789ns  (logic 0.573ns (20.548%)  route 2.216ns (79.452%))
  Logic Levels:           0  
  Clock Path Skew:        -4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 14.261 - 10.000 ) 
    Source Clock Delay      (SCD):    9.322ns = ( 10.572 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.897    10.572    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    11.145 r  ADC2/pins[0].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.216    13.360    ADC2/p_36_out
    SLICE_X0Y79          FDRE                                         r  ADC2/ADC0_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.588    14.261    ADC2/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC2/ADC0_out_reg[7]/C
                         clock pessimism              0.204    14.466    
                         clock uncertainty           -0.194    14.272    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.032    14.240    ADC2/ADC0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                         -13.360    
  -------------------------------------------------------------------
                         slack                                  0.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.869ns  (arrival time - required time)
  Source:                 ADC2/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.384ns  (logic 0.193ns (50.212%)  route 0.191ns (49.788%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    3.519ns = ( 4.769 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.714     4.769    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.962 r  ADC2/pins[0].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.191     5.154    ADC2/p_32_out
    SLICE_X1Y16          FDRE                                         r  ADC2/ADC0_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.950     2.199    ADC2/clk_in
    SLICE_X1Y16          FDRE                                         r  ADC2/ADC0_out_reg[15]/C
                         clock pessimism             -0.147     2.051    
                         clock uncertainty            0.194     2.245    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.040     2.285    ADC2/ADC0_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           5.154    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.869ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.384ns  (logic 0.193ns (50.212%)  route 0.191ns (49.788%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.191     5.155    ADC2/p_0_out
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out_reg[0]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.040     2.286    ADC2/FR_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           5.155    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.870ns  (arrival time - required time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.388ns  (logic 0.193ns (49.769%)  route 0.195ns (50.231%))
  Logic Levels:           0  
  Clock Path Skew:        -1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.523ns = ( 4.773 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.718     4.773    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.966 r  ADC2/pins[1].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.195     5.161    ADC2/p_24_out
    SLICE_X0Y8           FDRE                                         r  ADC2/ADC0_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/clk_in
    SLICE_X0Y8           FDRE                                         r  ADC2/ADC0_out_reg[14]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.194     2.251    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.040     2.291    ADC2/ADC0_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           5.161    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.871ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.384ns  (logic 0.193ns (50.212%)  route 0.191ns (49.788%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.191     5.155    ADC2/p_5_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[5]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.038     2.284    ADC2/FR_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           5.155    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.909ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.099%)  route 0.235ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.235     5.198    ADC2/p_7_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[7]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.043     2.289    ADC2/FR_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           5.198    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             2.921ns  (arrival time - required time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.439ns  (logic 0.193ns (44.012%)  route 0.246ns (55.988%))
  Logic Levels:           0  
  Clock Path Skew:        -1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    3.513ns = ( 4.763 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.708     4.763    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.956 r  ADC2/pins[3].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.246     5.202    ADC2/data_out_24
    SLICE_X0Y20          FDRE                                         r  ADC2/ADC1_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.946     2.195    ADC2/clk_in
    SLICE_X0Y20          FDRE                                         r  ADC2/ADC1_out_reg[14]/C
                         clock pessimism             -0.147     2.047    
                         clock uncertainty            0.194     2.241    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.040     2.281    ADC2/ADC1_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           5.202    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.922ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.439ns  (logic 0.193ns (43.961%)  route 0.246ns (56.039%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.246     5.209    ADC2/p_2_out
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out_reg[2]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.041     2.287    ADC2/FR_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           5.209    
  -------------------------------------------------------------------
                         slack                                  2.922    

Slack (MET) :             2.927ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.442ns  (logic 0.193ns (43.621%)  route 0.249ns (56.379%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.249     5.213    ADC2/p_4_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out_reg[4]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.040     2.286    ADC2/FR_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           5.213    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             2.945ns  (arrival time - required time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.462ns  (logic 0.193ns (41.759%)  route 0.269ns (58.241%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.524ns = ( 4.774 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.774    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.967 r  ADC2/pins[2].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.269     5.236    ADC2/data_out_16
    SLICE_X0Y41          FDRE                                         r  ADC2/ADC1_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/clk_in
    SLICE_X0Y41          FDRE                                         r  ADC2/ADC1_out_reg[15]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.194     2.251    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.040     2.291    ADC2/ADC1_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           5.236    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.956ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.475ns  (logic 0.193ns (40.641%)  route 0.282ns (59.359%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.282     5.245    ADC2/p_3_out
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out_reg[3]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.043     2.289    ADC2/FR_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           5.245    
  -------------------------------------------------------------------
                         slack                                  2.956    





---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.722ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rstLEDclk/clk__0 fall@5.000ns)
  Data Path Delay:        2.340ns  (logic 0.173ns (7.393%)  route 2.167ns (92.607%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns = ( 9.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 f  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 f  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.531    11.864    rstLEDclk/clk_BUFG
    SLICE_X54Y146        LUT5 (Prop_lut5_I4_O)        0.053    11.917 f  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000    11.917    rstLEDclk/div_clk_i_1_n_0
    SLICE_X54Y146        FDRE                                         f  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism              0.204    14.158    
                         clock uncertainty           -0.035    14.122    
    SLICE_X54Y146        FDRE (Setup_fdre_C_D)        0.072    14.194    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         14.194    
                         arrival time                         -11.917    
  -------------------------------------------------------------------
                         slack                                  2.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.054ns (6.067%)  route 0.836ns (93.933%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.594     2.622    rstLEDclk/clk_BUFG
    SLICE_X54Y146        LUT5 (Prop_lut5_I4_O)        0.028     2.650 r  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000     2.650    rstLEDclk/div_clk_i_1_n_0
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism             -0.147     1.841    
    SLICE_X54Y146        FDRE (Hold_fdre_C_D)         0.087     1.928    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.722    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.120ns  (logic 0.053ns (4.733%)  route 1.067ns (95.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.781    13.287    AD9783_inst0/rst_in
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.053    13.340 r  AD9783_inst0/rst_out_i_1/O
                         net (fo=1, routed)           0.286    13.626    AD9783_inst0/rst_out1_out
    SLICE_X7Y57          FDRE                                         r  AD9783_inst0/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.597    14.270    AD9783_inst0/clk_in
    SLICE_X7Y57          FDRE                                         r  AD9783_inst0/rst_out_reg/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X7Y57          FDRE (Setup_fdre_C_CE)      -0.244    14.195    AD9783_inst0/rst_out_reg
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.626    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.023ns  (logic 0.053ns (5.182%)  route 0.970ns (94.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.566    13.072    AD9783_inst0/rst_in
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.053    13.125 r  AD9783_inst0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.404    13.529    AD9783_inst0/spi_data[15]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  AD9783_inst0/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.597    14.270    AD9783_inst0/clk_in
    SLICE_X4Y56          FDRE                                         r  AD9783_inst0/spi_data_reg[10]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X4Y56          FDRE (Setup_fdre_C_CE)      -0.244    14.195    AD9783_inst0/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.529    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.023ns  (logic 0.053ns (5.182%)  route 0.970ns (94.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.566    13.072    AD9783_inst0/rst_in
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.053    13.125 r  AD9783_inst0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.404    13.529    AD9783_inst0/spi_data[15]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  AD9783_inst0/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.597    14.270    AD9783_inst0/clk_in
    SLICE_X4Y56          FDRE                                         r  AD9783_inst0/spi_data_reg[15]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X4Y56          FDRE (Setup_fdre_C_CE)      -0.244    14.195    AD9783_inst0/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.529    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.023ns  (logic 0.053ns (5.182%)  route 0.970ns (94.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.566    13.072    AD9783_inst0/rst_in
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.053    13.125 r  AD9783_inst0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.404    13.529    AD9783_inst0/spi_data[15]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  AD9783_inst0/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.597    14.270    AD9783_inst0/clk_in
    SLICE_X4Y56          FDRE                                         r  AD9783_inst0/spi_data_reg[7]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X4Y56          FDRE (Setup_fdre_C_CE)      -0.244    14.195    AD9783_inst0/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.529    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.023ns  (logic 0.053ns (5.182%)  route 0.970ns (94.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.566    13.072    AD9783_inst0/rst_in
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.053    13.125 r  AD9783_inst0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.404    13.529    AD9783_inst0/spi_data[15]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  AD9783_inst0/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.597    14.270    AD9783_inst0/clk_in
    SLICE_X4Y56          FDRE                                         r  AD9783_inst0/spi_data_reg[8]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.035    14.439    
    SLICE_X4Y56          FDRE (Setup_fdre_C_CE)      -0.244    14.195    AD9783_inst0/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.195    
                         arrival time                         -13.529    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.827ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.334ns  (logic 0.053ns (3.974%)  route 1.281ns (96.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.281    13.787    ADC2/rst_in
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.053    13.840 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    13.840    ADC2/spi_data[9]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X7Y41          FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X7Y41          FDRE (Setup_fdre_C_D)        0.034    14.667    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -13.840    
  -------------------------------------------------------------------
                         slack                                  0.827    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.360ns  (logic 0.053ns (3.898%)  route 1.307ns (96.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.307    13.813    ADC2/rst_in
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.053    13.866 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    13.866    ADC2/spi_data[7]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X6Y42          FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X6Y42          FDRE (Setup_fdre_C_D)        0.072    14.705    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.705    
                         arrival time                         -13.866    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.935ns  (logic 0.053ns (5.669%)  route 0.882ns (94.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 14.466 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.419    12.926    AD9783_inst1/rst_in
    SLICE_X1Y48          LUT3 (Prop_lut3_I2_O)        0.053    12.979 r  AD9783_inst1/rst_out_i_1__0/O
                         net (fo=1, routed)           0.463    13.441    AD9783_inst1/rst_out1_out
    SLICE_X1Y48          FDRE                                         r  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.793    14.466    AD9783_inst1/clk_in
    SLICE_X1Y48          FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism              0.204    14.671    
                         clock uncertainty           -0.035    14.635    
    SLICE_X1Y48          FDRE (Setup_fdre_C_CE)      -0.244    14.391    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -13.441    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.154ns  (logic 0.053ns (4.594%)  route 1.101ns (95.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.101    13.607    ADC2/rst_in
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.053    13.660 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    13.660    ADC2/spi_data[8]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X7Y41          FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X7Y41          FDRE (Setup_fdre_C_D)        0.035    14.668    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -13.660    
  -------------------------------------------------------------------
                         slack                                  1.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.227ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.028ns (6.211%)  route 0.423ns (93.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.224     3.069    AD9783_inst1/rst_in
    SLICE_X1Y48          LUT3 (Prop_lut3_I2_O)        0.028     3.097 f  AD9783_inst1/rst_out_i_1__0/O
                         net (fo=1, routed)           0.199     3.296    AD9783_inst1/rst_out1_out
    SLICE_X1Y48          FDRE                                         f  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.958     2.207    AD9783_inst1/clk_in
    SLICE_X1Y48          FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism             -0.147     2.059    
    SLICE_X1Y48          FDRE (Hold_fdre_C_CE)        0.010     2.069    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.288ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.028ns (5.012%)  route 0.531ns (94.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.531     3.376    ADC2/rst_in
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.028     3.404 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     3.404    ADC2/spi_data[8]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     2.204    ADC2/clk_in
    SLICE_X7Y41          FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism             -0.147     2.056    
    SLICE_X7Y41          FDRE (Hold_fdre_C_D)         0.060     2.116    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           3.404    
  -------------------------------------------------------------------
                         slack                                  1.288    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.028ns (5.670%)  route 0.466ns (94.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.309     3.154    AD9783_inst0/rst_in
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.028     3.182 f  AD9783_inst0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.157     3.339    AD9783_inst0/spi_data[15]_i_1_n_0
    SLICE_X4Y56          FDRE                                         f  AD9783_inst0/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.884     2.133    AD9783_inst0/clk_in
    SLICE_X4Y56          FDRE                                         r  AD9783_inst0/spi_data_reg[10]/C
                         clock pessimism             -0.147     1.985    
    SLICE_X4Y56          FDRE (Hold_fdre_C_CE)        0.010     1.995    AD9783_inst0/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.028ns (5.670%)  route 0.466ns (94.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.309     3.154    AD9783_inst0/rst_in
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.028     3.182 f  AD9783_inst0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.157     3.339    AD9783_inst0/spi_data[15]_i_1_n_0
    SLICE_X4Y56          FDRE                                         f  AD9783_inst0/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.884     2.133    AD9783_inst0/clk_in
    SLICE_X4Y56          FDRE                                         r  AD9783_inst0/spi_data_reg[15]/C
                         clock pessimism             -0.147     1.985    
    SLICE_X4Y56          FDRE (Hold_fdre_C_CE)        0.010     1.995    AD9783_inst0/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.028ns (5.670%)  route 0.466ns (94.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.309     3.154    AD9783_inst0/rst_in
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.028     3.182 f  AD9783_inst0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.157     3.339    AD9783_inst0/spi_data[15]_i_1_n_0
    SLICE_X4Y56          FDRE                                         f  AD9783_inst0/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.884     2.133    AD9783_inst0/clk_in
    SLICE_X4Y56          FDRE                                         r  AD9783_inst0/spi_data_reg[7]/C
                         clock pessimism             -0.147     1.985    
    SLICE_X4Y56          FDRE (Hold_fdre_C_CE)        0.010     1.995    AD9783_inst0/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.028ns (5.670%)  route 0.466ns (94.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.309     3.154    AD9783_inst0/rst_in
    SLICE_X4Y56          LUT5 (Prop_lut5_I4_O)        0.028     3.182 f  AD9783_inst0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.157     3.339    AD9783_inst0/spi_data[15]_i_1_n_0
    SLICE_X4Y56          FDRE                                         f  AD9783_inst0/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.884     2.133    AD9783_inst0/clk_in
    SLICE_X4Y56          FDRE                                         r  AD9783_inst0/spi_data_reg[8]/C
                         clock pessimism             -0.147     1.985    
    SLICE_X4Y56          FDRE (Hold_fdre_C_CE)        0.010     1.995    AD9783_inst0/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           3.339    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.375ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.028ns (4.337%)  route 0.618ns (95.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.618     3.463    ADC2/rst_in
    SLICE_X7Y41          LUT6 (Prop_lut6_I4_O)        0.028     3.491 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     3.491    ADC2/spi_data[9]_i_1_n_0
    SLICE_X7Y41          FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     2.204    ADC2/clk_in
    SLICE_X7Y41          FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism             -0.147     2.056    
    SLICE_X7Y41          FDRE (Hold_fdre_C_D)         0.060     2.116    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.376ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.028ns (5.334%)  route 0.497ns (94.665%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.389     3.234    AD9783_inst0/rst_in
    SLICE_X7Y57          LUT3 (Prop_lut3_I2_O)        0.028     3.262 f  AD9783_inst0/rst_out_i_1/O
                         net (fo=1, routed)           0.108     3.370    AD9783_inst0/rst_out1_out
    SLICE_X7Y57          FDRE                                         f  AD9783_inst0/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.883     2.132    AD9783_inst0/clk_in
    SLICE_X7Y57          FDRE                                         r  AD9783_inst0/rst_out_reg/C
                         clock pessimism             -0.147     1.984    
    SLICE_X7Y57          FDRE (Hold_fdre_C_CE)        0.010     1.994    AD9783_inst0/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           3.370    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.028ns (4.090%)  route 0.657ns (95.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.657     3.502    ADC2/rst_in
    SLICE_X6Y42          LUT6 (Prop_lut6_I4_O)        0.028     3.530 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.530    ADC2/spi_data[7]_i_1_n_0
    SLICE_X6Y42          FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     2.204    ADC2/clk_in
    SLICE_X6Y42          FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism             -0.147     2.056    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.087     2.143    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           3.530    
  -------------------------------------------------------------------
                         slack                                  1.387    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        3.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.191ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.724ns  (logic 0.053ns (3.074%)  route 1.671ns (96.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 10.052 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     9.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.269    10.052 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.301    11.352    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.053    11.405 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__2/O
                         net (fo=1, routed)           0.370    11.775    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X4Y47          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.360    15.042    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y47          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    15.246    
                         clock uncertainty           -0.035    15.210    
    SLICE_X4Y47          FDRE (Setup_fdre_C_CE)      -0.244    14.966    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  3.191    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.810ns  (logic 0.053ns (2.929%)  route 1.757ns (97.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 10.052 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     9.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.269    10.052 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.167    11.219    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.053    11.272 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.589    11.861    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.470    15.151    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.204    15.356    
                         clock uncertainty           -0.035    15.320    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.244    15.076    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.810ns  (logic 0.053ns (2.929%)  route 1.757ns (97.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 10.052 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     9.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.269    10.052 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.167    11.219    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.053    11.272 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.589    11.861    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.470    15.151    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.204    15.356    
                         clock uncertainty           -0.035    15.320    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.244    15.076    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.810ns  (logic 0.053ns (2.929%)  route 1.757ns (97.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 10.052 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     9.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.269    10.052 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.167    11.219    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.053    11.272 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.589    11.861    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.470    15.151    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.204    15.356    
                         clock uncertainty           -0.035    15.320    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.244    15.076    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.215ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.810ns  (logic 0.053ns (2.929%)  route 1.757ns (97.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 10.052 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     9.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.269    10.052 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.167    11.219    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.053    11.272 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.589    11.861    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.470    15.151    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              0.204    15.356    
                         clock uncertainty           -0.035    15.320    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.244    15.076    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                  3.215    

Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.795ns  (logic 0.053ns (2.952%)  route 1.742ns (97.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 15.189 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 10.052 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     9.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.269    10.052 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.167    11.219    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.053    11.272 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.575    11.847    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X7Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.508    15.189    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204    15.393    
                         clock uncertainty           -0.035    15.358    
    SLICE_X7Y45          FDCE (Setup_fdce_C_CE)      -0.244    15.114    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                  3.267    

Slack (MET) :             3.267ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.795ns  (logic 0.053ns (2.952%)  route 1.742ns (97.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 15.189 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 10.052 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     9.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.269    10.052 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.167    11.219    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.053    11.272 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.575    11.847    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X7Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.508    15.189    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    15.393    
                         clock uncertainty           -0.035    15.358    
    SLICE_X7Y45          FDCE (Setup_fdce_C_CE)      -0.244    15.114    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -11.847    
  -------------------------------------------------------------------
                         slack                                  3.267    

Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.628ns  (logic 0.053ns (3.255%)  route 1.575ns (96.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 10.052 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     9.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.269    10.052 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.167    11.219    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.053    11.272 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.408    11.680    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.387    15.068    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y45          FDCE (Setup_fdce_C_CE)      -0.244    14.993    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.628ns  (logic 0.053ns (3.255%)  route 1.575ns (96.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 10.052 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     9.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.269    10.052 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.167    11.219    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.053    11.272 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.408    11.680    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.387    15.068    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.204    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y45          FDCE (Setup_fdce_C_CE)      -0.244    14.993    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  3.313    

Slack (MET) :             3.313ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.628ns  (logic 0.053ns (3.255%)  route 1.575ns (96.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 10.052 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     9.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.269    10.052 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.167    11.219    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.053    11.272 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.408    11.680    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.387    15.068    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.204    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y45          FDCE (Setup_fdce_C_CE)      -0.244    14.993    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  3.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.028ns (3.611%)  route 0.747ns (96.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.718     1.819    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.100     1.919 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.576     2.496    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.028     2.524 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.171     2.695    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.255     2.585    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     2.437    
    SLICE_X4Y45          FDCE (Hold_fdce_C_CE)        0.010     2.447    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.028ns (3.611%)  route 0.747ns (96.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.718     1.819    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.100     1.919 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.576     2.496    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.028     2.524 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.171     2.695    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.255     2.585    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     2.437    
    SLICE_X4Y45          FDCE (Hold_fdce_C_CE)        0.010     2.447    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.028ns (3.611%)  route 0.747ns (96.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.718     1.819    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.100     1.919 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.576     2.496    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.028     2.524 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.171     2.695    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.255     2.585    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     2.437    
    SLICE_X4Y45          FDCE (Hold_fdce_C_CE)        0.010     2.447    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.028ns (3.611%)  route 0.747ns (96.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.718     1.819    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.100     1.919 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.576     2.496    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.028     2.524 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.171     2.695    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.255     2.585    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     2.437    
    SLICE_X4Y45          FDCE (Hold_fdce_C_CE)        0.010     2.447    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.028ns (3.611%)  route 0.747ns (96.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.718     1.819    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.100     1.919 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.576     2.496    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.028     2.524 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.171     2.695    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.255     2.585    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     2.437    
    SLICE_X4Y45          FDCE (Hold_fdce_C_CE)        0.010     2.447    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.028ns (3.611%)  route 0.747ns (96.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.718     1.819    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.100     1.919 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.576     2.496    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.028     2.524 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.171     2.695    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.255     2.585    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.147     2.437    
    SLICE_X4Y45          FDCE (Hold_fdce_C_CE)        0.010     2.447    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.028ns (3.278%)  route 0.826ns (96.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.718     1.819    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.100     1.919 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.576     2.496    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.028     2.524 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.250     2.774    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X7Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.324     2.653    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     2.506    
    SLICE_X7Y45          FDCE (Hold_fdce_C_CE)        0.010     2.516    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.028ns (3.278%)  route 0.826ns (96.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.718     1.819    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.100     1.919 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.576     2.496    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.028     2.524 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.250     2.774    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X7Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.324     2.653    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     2.506    
    SLICE_X7Y45          FDCE (Hold_fdce_C_CE)        0.010     2.516    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.028ns (3.272%)  route 0.828ns (96.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.718     1.819    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.100     1.919 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.576     2.496    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.028     2.524 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.251     2.775    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.307     2.637    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     2.489    
    SLICE_X5Y44          FDCE (Hold_fdce_C_CE)        0.010     2.499    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.028ns (3.272%)  route 0.828ns (96.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.718     1.819    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.100     1.919 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.576     2.496    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y45          LUT6 (Prop_lut6_I5_O)        0.028     2.524 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.251     2.775    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.307     2.637    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     2.489    
    SLICE_X5Y44          FDCE (Hold_fdce_C_CE)        0.010     2.499    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.275    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :           17  Failing Endpoints,  Worst Slack       -0.562ns,  Total Violation       -5.971ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.562ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.607ns  (logic 0.561ns (34.916%)  route 1.046ns (65.084%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -3.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    9.175ns = ( 14.175 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.915    13.421    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.053    13.474 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.700    14.175    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.349    14.524 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.268    14.791    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y46          LUT3 (Prop_lut3_I1_O)        0.053    14.844 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=2, routed)           0.137    14.981    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X5Y46          LUT6 (Prop_lut6_I3_O)        0.053    15.034 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__2/O
                         net (fo=1, routed)           0.232    15.266    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__2_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I0_O)        0.053    15.319 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__2/O
                         net (fo=2, routed)           0.409    15.728    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__2_n_0
    SLICE_X7Y47          LUT6 (Prop_lut6_I5_O)        0.053    15.781 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__2/O
                         net (fo=1, routed)           0.000    15.781    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__2_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.334    15.016    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X7Y47          FDCE (Setup_fdce_C_D)        0.035    15.220    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         15.220    
                         arrival time                         -15.781    
  -------------------------------------------------------------------
                         slack                                 -0.562    

Slack (VIOLATED) :        -0.442ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.234ns  (logic 0.455ns (36.883%)  route 0.779ns (63.117%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -3.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns = ( 15.042 - 10.000 ) 
    Source Clock Delay      (SCD):    9.175ns = ( 14.175 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.915    13.421    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.053    13.474 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.700    14.175    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.349    14.524 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.268    14.791    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y46          LUT3 (Prop_lut3_I1_O)        0.053    14.844 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=2, routed)           0.141    14.985    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X5Y46          LUT5 (Prop_lut5_I4_O)        0.053    15.038 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__2/O
                         net (fo=1, routed)           0.370    15.408    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X4Y47          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.360    15.042    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y47          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    15.246    
                         clock uncertainty           -0.035    15.210    
    SLICE_X4Y47          FDRE (Setup_fdre_C_CE)      -0.244    14.966    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -15.408    
  -------------------------------------------------------------------
                         slack                                 -0.442    

Slack (VIOLATED) :        -0.432ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.334ns  (logic 0.402ns (30.140%)  route 0.932ns (69.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    9.175ns = ( 14.175 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.915    13.421    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.053    13.474 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.700    14.175    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.349    14.524 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.342    14.866    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.053    14.919 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.589    15.508    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.470    15.151    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.204    15.356    
                         clock uncertainty           -0.035    15.320    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.244    15.076    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 -0.432    

Slack (VIOLATED) :        -0.432ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.334ns  (logic 0.402ns (30.140%)  route 0.932ns (69.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    9.175ns = ( 14.175 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.915    13.421    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.053    13.474 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.700    14.175    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.349    14.524 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.342    14.866    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.053    14.919 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.589    15.508    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.470    15.151    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.204    15.356    
                         clock uncertainty           -0.035    15.320    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.244    15.076    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 -0.432    

Slack (VIOLATED) :        -0.432ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.334ns  (logic 0.402ns (30.140%)  route 0.932ns (69.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    9.175ns = ( 14.175 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.915    13.421    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.053    13.474 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.700    14.175    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.349    14.524 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.342    14.866    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.053    14.919 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.589    15.508    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.470    15.151    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.204    15.356    
                         clock uncertainty           -0.035    15.320    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.244    15.076    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 -0.432    

Slack (VIOLATED) :        -0.432ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.334ns  (logic 0.402ns (30.140%)  route 0.932ns (69.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 15.151 - 10.000 ) 
    Source Clock Delay      (SCD):    9.175ns = ( 14.175 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.915    13.421    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.053    13.474 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.700    14.175    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.349    14.524 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.342    14.866    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.053    14.919 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.589    15.508    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.470    15.151    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              0.204    15.356    
                         clock uncertainty           -0.035    15.320    
    SLICE_X5Y44          FDCE (Setup_fdce_C_CE)      -0.244    15.076    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 -0.432    

Slack (VIOLATED) :        -0.388ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.432ns  (logic 0.561ns (39.184%)  route 0.871ns (60.816%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -3.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    9.175ns = ( 14.175 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.915    13.421    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.053    13.474 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.700    14.175    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.349    14.524 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.268    14.791    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y46          LUT3 (Prop_lut3_I1_O)        0.053    14.844 f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3__0/O
                         net (fo=2, routed)           0.137    14.981    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X5Y46          LUT6 (Prop_lut6_I3_O)        0.053    15.034 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__2/O
                         net (fo=1, routed)           0.232    15.266    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__2_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I0_O)        0.053    15.319 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__2/O
                         net (fo=2, routed)           0.234    15.553    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__2_n_0
    SLICE_X7Y47          LUT6 (Prop_lut6_I4_O)        0.053    15.606 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__2/O
                         net (fo=1, routed)           0.000    15.606    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__2_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.334    15.016    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X7Y47          FDCE (Setup_fdce_C_D)        0.034    15.219    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -15.606    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.319ns  (logic 0.402ns (30.469%)  route 0.917ns (69.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 15.189 - 10.000 ) 
    Source Clock Delay      (SCD):    9.175ns = ( 14.175 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.915    13.421    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.053    13.474 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.700    14.175    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.349    14.524 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.342    14.866    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.053    14.919 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.575    15.494    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X7Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.508    15.189    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204    15.393    
                         clock uncertainty           -0.035    15.358    
    SLICE_X7Y45          FDCE (Setup_fdce_C_CE)      -0.244    15.114    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -15.494    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.319ns  (logic 0.402ns (30.469%)  route 0.917ns (69.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 15.189 - 10.000 ) 
    Source Clock Delay      (SCD):    9.175ns = ( 14.175 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.915    13.421    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.053    13.474 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.700    14.175    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.349    14.524 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.342    14.866    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.053    14.919 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.575    15.494    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X7Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.508    15.189    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    15.393    
                         clock uncertainty           -0.035    15.358    
    SLICE_X7Y45          FDCE (Setup_fdce_C_CE)      -0.244    15.114    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -15.494    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.334ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.153ns  (logic 0.402ns (34.879%)  route 0.751ns (65.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    9.175ns = ( 14.175 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.915    13.421    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.053    13.474 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.700    14.175    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.349    14.524 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.342    14.866    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.053    14.919 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.408    15.327    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.387    15.068    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y45          FDCE (Setup_fdce_C_CE)      -0.244    14.993    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -15.327    
  -------------------------------------------------------------------
                         slack                                 -0.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.028ns (5.620%)  route 0.470ns (94.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.554ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.313     3.158    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y46          LUT5 (Prop_lut5_I1_O)        0.028     3.186 f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__2/O
                         net (fo=1, routed)           0.157     3.343    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X4Y47          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.224     2.554    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y47          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     2.407    
    SLICE_X4Y47          FDRE (Hold_fdre_C_CE)        0.010     2.417    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -2.417    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             6.488ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.341ns  (logic 0.156ns (45.777%)  route 0.185ns (54.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    3.638ns = ( 8.638 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.484     8.329    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.028     8.357 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.281     8.638    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.128     8.766 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.185     8.951    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X7Y47          LUT6 (Prop_lut6_I3_O)        0.028     8.979 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__2/O
                         net (fo=1, routed)           0.000     8.979    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__2_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.212     2.542    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     2.395    
                         clock uncertainty            0.035     2.430    
    SLICE_X7Y47          FDCE (Hold_fdce_C_D)         0.061     2.491    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           8.979    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.505ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.421ns  (logic 0.156ns (37.058%)  route 0.265ns (62.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    3.638ns = ( 8.638 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.484     8.329    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.028     8.357 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.281     8.638    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.128     8.766 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.265     9.031    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.028     9.059 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     9.059    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.276     2.606    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     2.459    
                         clock uncertainty            0.035     2.494    
    SLICE_X4Y46          FDCE (Hold_fdce_C_D)         0.060     2.554    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           9.059    
  -------------------------------------------------------------------
                         slack                                  6.505    

Slack (MET) :             6.516ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.368ns  (logic 0.156ns (42.416%)  route 0.212ns (57.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    3.638ns = ( 8.638 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.484     8.329    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.028     8.357 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.281     8.638    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.128     8.766 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.212     8.978    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X7Y47          LUT6 (Prop_lut6_I2_O)        0.028     9.006 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__2/O
                         net (fo=1, routed)           0.000     9.006    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__2_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.212     2.542    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.147     2.395    
                         clock uncertainty            0.035     2.430    
    SLICE_X7Y47          FDCE (Hold_fdce_C_D)         0.060     2.490    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           9.006    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.575ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.485ns  (logic 0.156ns (32.188%)  route 0.329ns (67.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    3.638ns = ( 8.638 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.484     8.329    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.028     8.357 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.281     8.638    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.128     8.766 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.215     8.981    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I3_O)        0.028     9.009 r  AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__2/O
                         net (fo=2, routed)           0.114     9.123    AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__2_n_0
    SLICE_X3Y46          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.290     2.620    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y46          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     2.473    
                         clock uncertainty            0.035     2.508    
    SLICE_X3Y46          FDPE (Hold_fdpe_C_D)         0.040     2.548    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           9.123    
  -------------------------------------------------------------------
                         slack                                  6.575    

Slack (MET) :             6.582ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.480ns  (logic 0.156ns (32.484%)  route 0.324ns (67.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.601ns
    Source Clock Delay      (SCD):    3.638ns = ( 8.638 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.484     8.329    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.028     8.357 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.281     8.638    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.128     8.766 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.215     8.981    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y46          LUT5 (Prop_lut5_I3_O)        0.028     9.009 r  AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__2/O
                         net (fo=2, routed)           0.109     9.119    AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__2_n_0
    SLICE_X7Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.272     2.601    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism             -0.147     2.454    
                         clock uncertainty            0.035     2.489    
    SLICE_X7Y46          FDCE (Hold_fdce_C_D)         0.047     2.536    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           9.119    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.637ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.482ns  (logic 0.156ns (32.395%)  route 0.326ns (67.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    3.638ns = ( 8.638 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.484     8.329    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.028     8.357 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.281     8.638    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.128     8.766 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.154     8.921    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.028     8.949 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.171     9.120    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.255     2.585    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     2.437    
                         clock uncertainty            0.035     2.473    
    SLICE_X4Y45          FDCE (Hold_fdce_C_CE)        0.010     2.483    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           9.120    
  -------------------------------------------------------------------
                         slack                                  6.637    

Slack (MET) :             6.637ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.482ns  (logic 0.156ns (32.395%)  route 0.326ns (67.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    3.638ns = ( 8.638 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.484     8.329    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.028     8.357 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.281     8.638    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.128     8.766 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.154     8.921    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.028     8.949 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.171     9.120    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.255     2.585    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     2.437    
                         clock uncertainty            0.035     2.473    
    SLICE_X4Y45          FDCE (Hold_fdce_C_CE)        0.010     2.483    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           9.120    
  -------------------------------------------------------------------
                         slack                                  6.637    

Slack (MET) :             6.637ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.482ns  (logic 0.156ns (32.395%)  route 0.326ns (67.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    3.638ns = ( 8.638 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.484     8.329    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.028     8.357 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.281     8.638    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.128     8.766 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.154     8.921    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.028     8.949 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.171     9.120    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.255     2.585    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     2.437    
                         clock uncertainty            0.035     2.473    
    SLICE_X4Y45          FDCE (Hold_fdce_C_CE)        0.010     2.483    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           9.120    
  -------------------------------------------------------------------
                         slack                                  6.637    

Slack (MET) :             6.637ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.482ns  (logic 0.156ns (32.395%)  route 0.326ns (67.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    3.638ns = ( 8.638 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.484     8.329    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.028     8.357 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.281     8.638    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          LDCE (EnToQ_ldce_G_Q)        0.128     8.766 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.154     8.921    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I3_O)        0.028     8.949 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.171     9.120    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.255     2.585    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     2.437    
                         clock uncertainty            0.035     2.473    
    SLICE_X4Y45          FDCE (Hold_fdce_C_CE)        0.010     2.483    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           9.120    
  -------------------------------------------------------------------
                         slack                                  6.637    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.402ns (29.785%)  route 0.948ns (70.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 15.274 - 10.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.308     5.089 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.848     5.937    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.053     5.990 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.397     6.387    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          LDCE (EnToQ_ldce_G_Q)        0.349     6.736 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.948     7.683    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X5Y41          LUT3 (Prop_lut3_I1_O)        0.053     7.736 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000     7.736    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.613    15.274    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    15.479    
                         clock uncertainty           -0.035    15.443    
    SLICE_X5Y41          FDPE (Setup_fdpe_C_D)        0.116    15.559    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         15.559    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.402ns (31.475%)  route 0.875ns (68.525%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 15.274 - 10.000 ) 
    Source Clock Delay      (SCD):    6.387ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.308     5.089 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.848     5.937    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.053     5.990 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.397     6.387    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          LDCE (EnToQ_ldce_G_Q)        0.349     6.736 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.875     7.611    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X4Y41          LUT5 (Prop_lut5_I1_O)        0.053     7.664 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000     7.664    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X4Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.613    15.274    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    15.479    
                         clock uncertainty           -0.035    15.443    
    SLICE_X4Y41          FDCE (Setup_fdce_C_D)        0.116    15.559    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         15.559    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  7.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.156ns (27.798%)  route 0.405ns (72.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.118     1.934 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.405     2.339    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.028     2.367 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.164     2.531    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          LDCE (EnToQ_ldce_G_Q)        0.128     2.659 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.405     3.065    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X4Y41          LUT5 (Prop_lut5_I1_O)        0.028     3.093 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000     3.093    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X4Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.718    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     2.570    
    SLICE_X4Y41          FDCE (Hold_fdce_C_D)         0.106     2.676    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.156ns (26.818%)  route 0.426ns (73.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.118     1.934 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.405     2.339    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.028     2.367 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.164     2.531    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          LDCE (EnToQ_ldce_G_Q)        0.128     2.659 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.426     3.085    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X5Y41          LUT3 (Prop_lut3_I1_O)        0.028     3.113 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000     3.113    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.718    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     2.570    
    SLICE_X5Y41          FDPE (Hold_fdpe_C_D)         0.105     2.675    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.438    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.402ns (33.348%)  route 0.803ns (66.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.614ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns = ( 15.322 - 10.000 ) 
    Source Clock Delay      (SCD):    7.140ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.269     5.050 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.499     6.549    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.053     6.602 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.538     7.140    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          LDCE (EnToQ_ldce_G_Q)        0.349     7.489 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.803     8.293    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X3Y39          LUT5 (Prop_lut5_I1_O)        0.053     8.346 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000     8.346    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X3Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.661    15.322    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    15.527    
                         clock uncertainty           -0.035    15.491    
    SLICE_X3Y39          FDCE (Setup_fdce_C_D)        0.116    15.607    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         15.607    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.402ns (37.044%)  route 0.683ns (62.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.280ns = ( 15.280 - 10.000 ) 
    Source Clock Delay      (SCD):    7.140ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.269     5.050 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.499     6.549    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.053     6.602 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.538     7.140    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          LDCE (EnToQ_ldce_G_Q)        0.349     7.489 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.683     8.172    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.053     8.225 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000     8.225    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X3Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.619    15.280    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    15.484    
                         clock uncertainty           -0.035    15.449    
    SLICE_X3Y40          FDPE (Setup_fdpe_C_D)        0.116    15.565    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         15.565    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.512ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.402ns (46.482%)  route 0.463ns (53.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.195ns = ( 15.195 - 10.000 ) 
    Source Clock Delay      (SCD):    7.140ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.269     5.050 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.499     6.549    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.053     6.602 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.538     7.140    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          LDCE (EnToQ_ldce_G_Q)        0.349     7.489 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.463     7.952    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I1_O)        0.053     8.005 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     8.005    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.534    15.195    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.204    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X2Y42          FDCE (Setup_fdce_C_D)        0.153    15.517    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.517    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  7.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.156ns (44.338%)  route 0.196ns (55.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.100     1.916 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.698     2.614    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.028     2.642 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.220     2.863    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          LDCE (EnToQ_ldce_G_Q)        0.128     2.991 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.196     3.187    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I1_O)        0.028     3.215 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     3.215    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.347     2.665    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.147     2.517    
    SLICE_X2Y42          FDCE (Hold_fdce_C_D)         0.132     2.649    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.156ns (34.576%)  route 0.295ns (65.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.100     1.916 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.698     2.614    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.028     2.642 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.220     2.863    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          LDCE (EnToQ_ldce_G_Q)        0.128     2.991 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.295     3.286    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.028     3.314 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000     3.314    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X3Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.717    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     2.570    
    SLICE_X3Y40          FDPE (Hold_fdpe_C_D)         0.105     2.675    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.156ns (31.549%)  route 0.338ns (68.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.100     1.916 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.698     2.614    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.028     2.642 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.220     2.863    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          LDCE (EnToQ_ldce_G_Q)        0.128     2.991 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.338     3.329    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X3Y39          LUT5 (Prop_lut5_I1_O)        0.028     3.357 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000     3.357    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X3Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.430     2.748    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     2.600    
    SLICE_X3Y39          FDCE (Hold_fdce_C_D)         0.105     2.705    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -2.705    
                         arrival time                           3.357    
  -------------------------------------------------------------------
                         slack                                  0.652    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        1.358ns  (logic 0.442ns (32.539%)  route 0.916ns (67.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 15.165 - 10.000 ) 
    Source Clock Delay      (SCD):    6.083ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.269     5.050 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.578     5.627    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.053     5.680 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.403     6.083    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          LDCE (EnToQ_ldce_G_Q)        0.389     6.472 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           0.402     6.873    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I1_O)        0.053     6.926 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.515     7.441    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1_n_0
    SLICE_X2Y41          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.504    15.165    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y41          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism              0.204    15.369    
                         clock uncertainty           -0.035    15.334    
    SLICE_X2Y41          SRL16E (Setup_srl16e_CLK_D)
                                                      0.055    15.389    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  7.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.171ns (32.424%)  route 0.356ns (67.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.100     1.916 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.288     2.204    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.028     2.232 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.170     2.401    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          LDCE (EnToQ_ldce_G_Q)        0.143     2.544 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           0.160     2.704    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I1_O)        0.028     2.732 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.197     2.929    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1_n_0
    SLICE_X2Y41          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.335     2.652    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y41          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism             -0.147     2.505    
    SLICE_X2Y41          SRL16E (Hold_srl16e_CLK_D)
                                                      0.147     2.652    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         -2.652    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.277    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.858ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.364ns  (logic 0.106ns (4.483%)  route 2.258ns (95.517%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.280ns = ( 15.280 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.911    11.000    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.053    11.053 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.854    11.907    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.053    11.960 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           0.493    12.453    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X2Y40          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.619    15.280    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y40          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    15.484    
                         clock uncertainty           -0.035    15.449    
    SLICE_X2Y40          FDRE (Setup_fdre_C_CE)      -0.138    15.311    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -12.453    
  -------------------------------------------------------------------
                         slack                                  2.858    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.898ns  (logic 0.053ns (2.792%)  route 1.845ns (97.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.458    11.547    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.053    11.600 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.387    11.987    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.387    15.049    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X2Y43          FDCE (Setup_fdce_C_CE)      -0.138    15.080    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.898ns  (logic 0.053ns (2.792%)  route 1.845ns (97.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.458    11.547    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.053    11.600 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.387    11.987    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.387    15.049    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              0.204    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X2Y43          FDCE (Setup_fdce_C_CE)      -0.138    15.080    ADC2/LTC2195_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.898ns  (logic 0.053ns (2.792%)  route 1.845ns (97.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.458    11.547    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.053    11.600 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.387    11.987    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.387    15.049    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              0.204    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X2Y43          FDCE (Setup_fdce_C_CE)      -0.138    15.080    ADC2/LTC2195_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.898ns  (logic 0.053ns (2.792%)  route 1.845ns (97.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.458    11.547    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.053    11.600 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.387    11.987    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.387    15.049    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.204    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X2Y43          FDCE (Setup_fdce_C_CE)      -0.138    15.080    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -11.987    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.147ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.910ns  (logic 0.106ns (5.550%)  route 1.804ns (94.450%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.911    11.000    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.053    11.053 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.626    11.679    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.053    11.732 r  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           0.266    11.998    ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1_n_0
    SLICE_X1Y42          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.479    15.140    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y42          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    15.344    
                         clock uncertainty           -0.035    15.309    
    SLICE_X1Y42          FDRE (Setup_fdre_C_CE)      -0.163    15.146    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  3.147    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.763ns  (logic 0.053ns (3.006%)  route 1.710ns (96.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.458    11.547    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.053    11.600 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.252    11.852    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.383    15.044    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204    15.248    
                         clock uncertainty           -0.035    15.213    
    SLICE_X7Y43          FDCE (Setup_fdce_C_CE)      -0.163    15.050    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.763ns  (logic 0.053ns (3.006%)  route 1.710ns (96.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.458    11.547    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.053    11.600 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.252    11.852    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.383    15.044    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    15.248    
                         clock uncertainty           -0.035    15.213    
    SLICE_X7Y43          FDCE (Setup_fdce_C_CE)      -0.163    15.050    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.763ns  (logic 0.053ns (3.006%)  route 1.710ns (96.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.458    11.547    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.053    11.600 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.252    11.852    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.383    15.044    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.204    15.248    
                         clock uncertainty           -0.035    15.213    
    SLICE_X7Y43          FDCE (Setup_fdce_C_CE)      -0.163    15.050    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.763ns  (logic 0.053ns (3.006%)  route 1.710ns (96.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.044ns = ( 15.044 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.458    11.547    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.053    11.600 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.252    11.852    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.383    15.044    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.204    15.248    
                         clock uncertainty           -0.035    15.213    
    SLICE_X7Y43          FDCE (Setup_fdce_C_CE)      -0.163    15.050    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  3.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.156ns (27.798%)  route 0.405ns (72.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     1.934 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.191     2.126    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.028     2.154 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.164     2.318    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          LDCE (EnToQ_ldce_G_Q)        0.128     2.446 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.405     2.851    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X4Y41          LUT5 (Prop_lut5_I1_O)        0.028     2.879 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000     2.879    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X4Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.718    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     2.570    
    SLICE_X4Y41          FDCE (Hold_fdce_C_D)         0.106     2.676    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.156ns (44.338%)  route 0.196ns (55.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     1.934 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.321     2.255    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y43          LUT3 (Prop_lut3_I1_O)        0.028     2.283 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.220     2.504    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          LDCE (EnToQ_ldce_G_Q)        0.128     2.632 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.196     2.828    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I1_O)        0.028     2.856 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     2.856    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.347     2.665    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.147     2.517    
    SLICE_X2Y42          FDCE (Hold_fdce_C_D)         0.132     2.649    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.056ns (6.690%)  route 0.781ns (93.310%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     1.934 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.431     2.366    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.028     2.394 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.197     2.590    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.028     2.618 f  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           0.153     2.771    ADC2/LTC2195_SPI_inst/spi_sck_out_i_1_n_0
    SLICE_X3Y41          FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.335     2.652    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     2.505    
    SLICE_X3Y41          FDRE (Hold_fdre_C_CE)        0.055     2.560    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.771    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.156ns (26.818%)  route 0.426ns (73.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     1.934 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.191     2.126    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.028     2.154 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.164     2.318    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          LDCE (EnToQ_ldce_G_Q)        0.128     2.446 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.426     2.872    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X5Y41          LUT3 (Prop_lut3_I1_O)        0.028     2.900 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000     2.900    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.718    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     2.570    
    SLICE_X5Y41          FDPE (Hold_fdpe_C_D)         0.105     2.675    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -2.675    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.028ns (3.517%)  route 0.768ns (96.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     1.934 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.660     2.594    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.028     2.622 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.108     2.730    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X7Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.260     2.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     2.430    
    SLICE_X7Y43          FDCE (Hold_fdce_C_CE)        0.055     2.485    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.028ns (3.517%)  route 0.768ns (96.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     1.934 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.660     2.594    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.028     2.622 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.108     2.730    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X7Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.260     2.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     2.430    
    SLICE_X7Y43          FDCE (Hold_fdce_C_CE)        0.055     2.485    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.028ns (3.517%)  route 0.768ns (96.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     1.934 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.660     2.594    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.028     2.622 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.108     2.730    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X7Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.260     2.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     2.430    
    SLICE_X7Y43          FDCE (Hold_fdce_C_CE)        0.055     2.485    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.028ns (3.517%)  route 0.768ns (96.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     1.934 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.660     2.594    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.028     2.622 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.108     2.730    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X7Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.260     2.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     2.430    
    SLICE_X7Y43          FDCE (Hold_fdce_C_CE)        0.055     2.485    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.028ns (3.517%)  route 0.768ns (96.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     1.934 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.660     2.594    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.028     2.622 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.108     2.730    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X7Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.260     2.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     2.430    
    SLICE_X7Y43          FDCE (Hold_fdce_C_CE)        0.055     2.485    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.028ns (3.517%)  route 0.768ns (96.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     1.934 r  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.660     2.594    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.028     2.622 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.108     2.730    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X7Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.260     2.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     2.430    
    SLICE_X7Y43          FDCE (Hold_fdce_C_CE)        0.055     2.485    ADC2/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :           40  Failing Endpoints,  Worst Slack       -1.006ns,  Total Violation      -27.859ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.006ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.550ns  (logic 0.561ns (36.190%)  route 0.989ns (63.810%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -4.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    9.759ns = ( 14.759 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.466    13.972    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.053    14.025 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.734    14.759    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y43          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.349    15.108 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.387    15.495    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.053    15.548 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_6/O
                         net (fo=1, routed)           0.228    15.776    ADC2/LTC2195_SPI_inst/state[0]
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.053    15.829 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_4__0/O
                         net (fo=1, routed)           0.128    15.957    ADC2/LTC2195_SPI_inst/state_f[2]_i_4__0_n_0
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.053    16.010 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_3__0/O
                         net (fo=2, routed)           0.246    16.256    ADC2/LTC2195_SPI_inst/state_f[2]_i_3__0_n_0
    SLICE_X1Y44          LUT6 (Prop_lut6_I5_O)        0.053    16.309 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000    16.309    ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0_n_0
    SLICE_X1Y44          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.357    15.018    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y44          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X1Y44          FDCE (Setup_fdce_C_D)        0.116    15.303    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -16.309    
  -------------------------------------------------------------------
                         slack                                 -1.006    

Slack (VIOLATED) :        -0.932ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CE
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.253ns  (logic 0.402ns (32.088%)  route 0.851ns (67.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 15.165 - 10.000 ) 
    Source Clock Delay      (SCD):    9.759ns = ( 14.759 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.466    13.972    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.053    14.025 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.734    14.759    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y43          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.349    15.108 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.378    15.486    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I3_O)        0.053    15.539 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.473    16.012    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X2Y41          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.504    15.165    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y41          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism              0.204    15.369    
                         clock uncertainty           -0.035    15.334    
    SLICE_X2Y41          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.254    15.080    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -16.012    
  -------------------------------------------------------------------
                         slack                                 -0.932    

Slack (VIOLATED) :        -0.932ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CE
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.253ns  (logic 0.402ns (32.088%)  route 0.851ns (67.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 15.165 - 10.000 ) 
    Source Clock Delay      (SCD):    9.759ns = ( 14.759 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.466    13.972    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.053    14.025 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.734    14.759    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y43          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.349    15.108 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.378    15.486    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I3_O)        0.053    15.539 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.473    16.012    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X2Y41          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.504    15.165    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y41          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
                         clock pessimism              0.204    15.369    
                         clock uncertainty           -0.035    15.334    
    SLICE_X2Y41          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.254    15.080    ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -16.012    
  -------------------------------------------------------------------
                         slack                                 -0.932    

Slack (VIOLATED) :        -0.892ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.213ns  (logic 0.402ns (33.149%)  route 0.811ns (66.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    9.759ns = ( 14.759 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.466    13.972    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.053    14.025 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.734    14.759    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y43          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.349    15.108 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.423    15.531    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.053    15.584 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.387    15.972    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.387    15.049    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X2Y43          FDCE (Setup_fdce_C_CE)      -0.138    15.080    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -15.972    
  -------------------------------------------------------------------
                         slack                                 -0.892    

Slack (VIOLATED) :        -0.892ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.213ns  (logic 0.402ns (33.149%)  route 0.811ns (66.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    9.759ns = ( 14.759 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.466    13.972    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.053    14.025 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.734    14.759    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y43          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.349    15.108 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.423    15.531    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.053    15.584 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.387    15.972    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.387    15.049    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              0.204    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X2Y43          FDCE (Setup_fdce_C_CE)      -0.138    15.080    ADC2/LTC2195_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -15.972    
  -------------------------------------------------------------------
                         slack                                 -0.892    

Slack (VIOLATED) :        -0.892ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.213ns  (logic 0.402ns (33.149%)  route 0.811ns (66.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    9.759ns = ( 14.759 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.466    13.972    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.053    14.025 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.734    14.759    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y43          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.349    15.108 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.423    15.531    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.053    15.584 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.387    15.972    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.387    15.049    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              0.204    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X2Y43          FDCE (Setup_fdce_C_CE)      -0.138    15.080    ADC2/LTC2195_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -15.972    
  -------------------------------------------------------------------
                         slack                                 -0.892    

Slack (VIOLATED) :        -0.892ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.213ns  (logic 0.402ns (33.149%)  route 0.811ns (66.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    9.759ns = ( 14.759 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.466    13.972    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.053    14.025 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.734    14.759    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y43          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.349    15.108 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.423    15.531    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I1_O)        0.053    15.584 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.387    15.972    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.387    15.049    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.204    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X2Y43          FDCE (Setup_fdce_C_CE)      -0.138    15.080    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -15.972    
  -------------------------------------------------------------------
                         slack                                 -0.892    

Slack (VIOLATED) :        -0.842ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.556ns  (logic 0.561ns (36.056%)  route 0.995ns (63.944%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -4.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.188ns = ( 15.188 - 10.000 ) 
    Source Clock Delay      (SCD):    9.759ns = ( 14.759 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.466    13.972    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.053    14.025 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.734    14.759    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y43          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.349    15.108 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.387    15.495    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X1Y42          LUT3 (Prop_lut3_I1_O)        0.053    15.548 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_6/O
                         net (fo=1, routed)           0.228    15.776    ADC2/LTC2195_SPI_inst/state[0]
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.053    15.829 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_4__0/O
                         net (fo=1, routed)           0.128    15.957    ADC2/LTC2195_SPI_inst/state_f[2]_i_4__0_n_0
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.053    16.010 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_3__0/O
                         net (fo=2, routed)           0.252    16.262    ADC2/LTC2195_SPI_inst/state_f[2]_i_3__0_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I5_O)        0.053    16.315 r  ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000    16.315    ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.527    15.188    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X5Y43          FDCE (Setup_fdce_C_D)        0.116    15.473    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         15.473    
                         arrival time                         -16.315    
  -------------------------------------------------------------------
                         slack                                 -0.842    

Slack (VIOLATED) :        -0.838ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.250ns  (logic 0.402ns (32.154%)  route 0.848ns (67.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 15.165 - 10.000 ) 
    Source Clock Delay      (SCD):    9.759ns = ( 14.759 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.466    13.972    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.053    14.025 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.734    14.759    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y43          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.349    15.108 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.461    15.569    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I4_O)        0.053    15.622 r  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           0.387    16.009    ADC2/LTC2195_SPI_inst/spi_sck_out_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.504    15.165    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.204    15.369    
                         clock uncertainty           -0.035    15.334    
    SLICE_X3Y41          FDRE (Setup_fdre_C_CE)      -0.163    15.171    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -16.009    
  -------------------------------------------------------------------
                         slack                                 -0.838    

Slack (VIOLATED) :        -0.816ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.253ns  (logic 0.402ns (32.088%)  route 0.851ns (67.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 15.165 - 10.000 ) 
    Source Clock Delay      (SCD):    9.759ns = ( 14.759 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.466    13.972    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.053    14.025 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.734    14.759    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y43          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.349    15.108 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.378    15.486    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I3_O)        0.053    15.539 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.473    16.012    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.504    15.165    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
                         clock pessimism              0.204    15.369    
                         clock uncertainty           -0.035    15.334    
    SLICE_X2Y41          FDRE (Setup_fdre_C_CE)      -0.138    15.196    ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -16.012    
  -------------------------------------------------------------------
                         slack                                 -0.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.144ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.056ns (6.521%)  route 0.803ns (93.479%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.453     3.298    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.028     3.326 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.197     3.523    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.028     3.551 f  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           0.153     3.704    ADC2/LTC2195_SPI_inst/spi_sck_out_i_1_n_0
    SLICE_X3Y41          FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.335     2.652    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     2.505    
    SLICE_X3Y41          FDRE (Hold_fdre_C_CE)        0.055     2.560    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           3.704    
  -------------------------------------------------------------------
                         slack                                  1.144    

Slack (MET) :             1.193ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.056ns (6.260%)  route 0.839ns (93.740%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.453     3.298    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.028     3.326 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.286     3.613    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.028     3.641 f  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           0.099     3.740    ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1_n_0
    SLICE_X1Y42          FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.322     2.639    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y42          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     2.492    
    SLICE_X1Y42          FDRE (Hold_fdre_C_CE)        0.055     2.547    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           3.740    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.056ns (5.146%)  route 1.032ns (94.854%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.453     3.298    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.028     3.326 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.374     3.700    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X3Y41          LUT6 (Prop_lut6_I5_O)        0.028     3.728 f  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           0.205     3.933    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X2Y40          FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.717    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y40          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     2.570    
    SLICE_X2Y40          FDRE (Hold_fdre_C_CE)        0.075     2.645    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -2.645    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             6.422ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.352ns  (logic 0.156ns (44.338%)  route 0.196ns (55.662%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.661     8.506    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.028     8.534 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.220     8.754    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          LDCE (EnToQ_ldce_G_Q)        0.128     8.882 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.196     9.078    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I1_O)        0.028     9.106 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     9.106    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.347     2.665    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.147     2.517    
                         clock uncertainty            0.035     2.553    
    SLICE_X2Y42          FDCE (Hold_fdce_C_D)         0.132     2.685    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           9.106    
  -------------------------------------------------------------------
                         slack                                  6.422    

Slack (MET) :             6.441ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.561ns  (logic 0.156ns (27.798%)  route 0.405ns (72.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    3.592ns = ( 8.592 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.554     8.399    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.028     8.427 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.164     8.592    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          LDCE (EnToQ_ldce_G_Q)        0.128     8.720 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.405     9.125    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X4Y41          LUT5 (Prop_lut5_I1_O)        0.028     9.153 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000     9.153    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X4Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.718    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     2.570    
                         clock uncertainty            0.035     2.606    
    SLICE_X4Y41          FDCE (Hold_fdce_C_D)         0.106     2.712    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -2.712    
                         arrival time                           9.153    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.463ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.582ns  (logic 0.156ns (26.818%)  route 0.426ns (73.182%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    3.592ns = ( 8.592 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.554     8.399    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.028     8.427 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.164     8.592    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          LDCE (EnToQ_ldce_G_Q)        0.128     8.720 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.426     9.145    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X5Y41          LUT3 (Prop_lut3_I1_O)        0.028     9.173 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000     9.173    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.718    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     2.570    
                         clock uncertainty            0.035     2.606    
    SLICE_X5Y41          FDPE (Hold_fdpe_C_D)         0.105     2.711    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           9.173    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.495ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.451ns  (logic 0.156ns (34.576%)  route 0.295ns (65.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.661     8.506    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.028     8.534 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.220     8.754    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          LDCE (EnToQ_ldce_G_Q)        0.128     8.882 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.295     9.178    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.028     9.206 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000     9.206    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X3Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.717    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     2.570    
                         clock uncertainty            0.035     2.605    
    SLICE_X3Y40          FDPE (Hold_fdpe_C_D)         0.105     2.710    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.710    
                         arrival time                           9.206    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.508ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.494ns  (logic 0.156ns (31.549%)  route 0.338ns (68.451%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.754ns = ( 8.754 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.661     8.506    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.028     8.534 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.220     8.754    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          LDCE (EnToQ_ldce_G_Q)        0.128     8.882 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.338     9.221    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X3Y39          LUT5 (Prop_lut5_I1_O)        0.028     9.249 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000     9.249    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X3Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.430     2.748    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     2.600    
                         clock uncertainty            0.035     2.636    
    SLICE_X3Y39          FDCE (Hold_fdce_C_D)         0.105     2.741    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           9.249    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.584ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.527ns  (logic 0.171ns (32.424%)  route 0.356ns (67.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    3.744ns = ( 8.744 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.701     8.546    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.028     8.574 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.170     8.744    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          LDCE (EnToQ_ldce_G_Q)        0.143     8.887 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           0.160     9.047    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X2Y41          LUT3 (Prop_lut3_I1_O)        0.028     9.075 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.197     9.271    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1_n_0
    SLICE_X2Y41          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.335     2.652    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y41          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism             -0.147     2.505    
                         clock uncertainty            0.035     2.540    
    SLICE_X2Y41          SRL16E (Hold_srl16e_CLK_D)
                                                      0.147     2.687    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         -2.687    
                         arrival time                           9.271    
  -------------------------------------------------------------------
                         slack                                  6.584    

Slack (MET) :             6.594ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.325ns  (logic 0.156ns (47.999%)  route 0.169ns (52.001%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    3.919ns = ( 8.919 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.727     8.572    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.028     8.600 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.319     8.919    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y43          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.128     9.047 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=10, routed)          0.169     9.216    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I2_O)        0.028     9.244 r  ADC2/LTC2195_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     9.244    ADC2/LTC2195_SPI_inst/ready_out_i_1_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.339     2.656    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     2.509    
                         clock uncertainty            0.035     2.545    
    SLICE_X5Y43          FDCE (Hold_fdce_C_D)         0.105     2.650    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           9.244    
  -------------------------------------------------------------------
                         slack                                  6.594    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.269ns (3.506%)  route 7.404ns (96.494%))
  Logic Levels:           0  
  Clock Path Skew:        3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.807ns = ( 12.807 - 5.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.699     4.577    ADC1/clk_in
    SLICE_X0Y67          FDRE                                         r  ADC1/ADC0_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.269     4.846 r  ADC1/ADC0_out_reg[14]/Q
                         net (fo=1, routed)           7.404    12.249    AD9783_inst0/D[14]
    SLICE_X0Y127         FDRE                                         r  AD9783_inst0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.392    12.807    AD9783_inst0/clkD
    SLICE_X0Y127         FDRE                                         r  AD9783_inst0/data_in_reg[14]/C
                         clock pessimism              0.204    13.012    
                         clock uncertainty           -0.186    12.826    
    SLICE_X0Y127         FDRE (Setup_fdre_C_D)       -0.034    12.792    AD9783_inst0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                         -12.249    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 0.269ns (3.415%)  route 7.608ns (96.585%))
  Logic Levels:           0  
  Clock Path Skew:        3.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.819ns = ( 12.819 - 5.000 ) 
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.506     4.384    ADC1/clk_in
    SLICE_X0Y115         FDRE                                         r  ADC1/ADC1_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.269     4.653 r  ADC1/ADC1_out_reg[13]/Q
                         net (fo=1, routed)           7.608    12.261    AD9783_inst0/D[28]
    SLICE_X0Y145         FDRE                                         r  AD9783_inst0/data_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.404    12.819    AD9783_inst0/clkD
    SLICE_X0Y145         FDRE                                         r  AD9783_inst0/data_in_reg[31]/C
                         clock pessimism              0.204    13.024    
                         clock uncertainty           -0.186    12.838    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.032    12.806    AD9783_inst0/data_in_reg[31]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                         -12.261    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.652ns  (logic 0.269ns (3.515%)  route 7.383ns (96.485%))
  Logic Levels:           0  
  Clock Path Skew:        3.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.804ns = ( 12.804 - 5.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.699     4.577    ADC1/clk_in
    SLICE_X1Y67          FDRE                                         r  ADC1/ADC0_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.269     4.846 r  ADC1/ADC0_out_reg[11]/Q
                         net (fo=1, routed)           7.383    12.228    AD9783_inst0/D[11]
    SLICE_X0Y124         FDRE                                         r  AD9783_inst0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.389    12.804    AD9783_inst0/clkD
    SLICE_X0Y124         FDRE                                         r  AD9783_inst0/data_in_reg[11]/C
                         clock pessimism              0.204    13.009    
                         clock uncertainty           -0.186    12.823    
    SLICE_X0Y124         FDRE (Setup_fdre_C_D)       -0.034    12.789    AD9783_inst0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                         -12.228    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 0.269ns (3.525%)  route 7.361ns (96.475%))
  Logic Levels:           0  
  Clock Path Skew:        3.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.819ns = ( 12.819 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.709     4.587    ADC1/clk_in
    SLICE_X0Y99          FDRE                                         r  ADC1/ADC1_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.269     4.856 r  ADC1/ADC1_out_reg[8]/Q
                         net (fo=1, routed)           7.361    12.217    AD9783_inst0/D[23]
    SLICE_X0Y145         FDRE                                         r  AD9783_inst0/data_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.404    12.819    AD9783_inst0/clkD
    SLICE_X0Y145         FDRE                                         r  AD9783_inst0/data_in_reg[26]/C
                         clock pessimism              0.204    13.024    
                         clock uncertainty           -0.186    12.838    
    SLICE_X0Y145         FDRE (Setup_fdre_C_D)       -0.045    12.793    AD9783_inst0/data_in_reg[26]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 0.269ns (3.436%)  route 7.560ns (96.564%))
  Logic Levels:           0  
  Clock Path Skew:        3.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.809ns = ( 12.809 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.512     4.390    ADC1/clk_in
    SLICE_X0Y103         FDRE                                         r  ADC1/ADC1_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.269     4.659 r  ADC1/ADC1_out_reg[6]/Q
                         net (fo=1, routed)           7.560    12.219    AD9783_inst0/D[21]
    SLICE_X0Y150         FDRE                                         r  AD9783_inst0/data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.394    12.809    AD9783_inst0/clkD
    SLICE_X0Y150         FDRE                                         r  AD9783_inst0/data_in_reg[24]/C
                         clock pessimism              0.204    13.014    
                         clock uncertainty           -0.186    12.828    
    SLICE_X0Y150         FDRE (Setup_fdre_C_D)       -0.032    12.796    AD9783_inst0/data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                         -12.219    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.621ns  (logic 0.269ns (3.530%)  route 7.352ns (96.470%))
  Logic Levels:           0  
  Clock Path Skew:        3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.811ns = ( 12.811 - 5.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.703     4.581    ADC1/clk_in
    SLICE_X0Y64          FDRE                                         r  ADC1/ADC0_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.269     4.850 r  ADC1/ADC0_out_reg[4]/Q
                         net (fo=1, routed)           7.352    12.202    AD9783_inst0/D[4]
    SLICE_X0Y118         FDRE                                         r  AD9783_inst0/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.396    12.811    AD9783_inst0/clkD
    SLICE_X0Y118         FDRE                                         r  AD9783_inst0/data_in_reg[4]/C
                         clock pessimism              0.204    13.016    
                         clock uncertainty           -0.186    12.830    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)       -0.034    12.796    AD9783_inst0/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 0.269ns (3.469%)  route 7.485ns (96.531%))
  Logic Levels:           0  
  Clock Path Skew:        3.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.809ns = ( 12.809 - 5.000 ) 
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.506     4.384    ADC1/clk_in
    SLICE_X0Y115         FDRE                                         r  ADC1/ADC1_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.269     4.653 r  ADC1/ADC1_out_reg[11]/Q
                         net (fo=1, routed)           7.485    12.138    AD9783_inst0/D[26]
    SLICE_X0Y151         FDRE                                         r  AD9783_inst0/data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.394    12.809    AD9783_inst0/clkD
    SLICE_X0Y151         FDRE                                         r  AD9783_inst0/data_in_reg[29]/C
                         clock pessimism              0.204    13.014    
                         clock uncertainty           -0.186    12.828    
    SLICE_X0Y151         FDRE (Setup_fdre_C_D)       -0.045    12.783    AD9783_inst0/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                         -12.138    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 0.269ns (3.577%)  route 7.252ns (96.423%))
  Logic Levels:           0  
  Clock Path Skew:        3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.808ns = ( 12.808 - 5.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.700     4.578    ADC1/clk_in
    SLICE_X0Y66          FDRE                                         r  ADC1/ADC0_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.269     4.847 r  ADC1/ADC0_out_reg[12]/Q
                         net (fo=1, routed)           7.252    12.098    AD9783_inst0/D[12]
    SLICE_X0Y128         FDRE                                         r  AD9783_inst0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.393    12.808    AD9783_inst0/clkD
    SLICE_X0Y128         FDRE                                         r  AD9783_inst0/data_in_reg[12]/C
                         clock pessimism              0.204    13.013    
                         clock uncertainty           -0.186    12.827    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)       -0.034    12.793    AD9783_inst0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.496ns  (logic 0.269ns (3.589%)  route 7.227ns (96.411%))
  Logic Levels:           0  
  Clock Path Skew:        3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.811ns = ( 12.811 - 5.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.703     4.581    ADC1/clk_in
    SLICE_X0Y64          FDRE                                         r  ADC1/ADC0_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.269     4.850 r  ADC1/ADC0_out_reg[7]/Q
                         net (fo=1, routed)           7.227    12.076    AD9783_inst0/D[7]
    SLICE_X0Y118         FDRE                                         r  AD9783_inst0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.396    12.811    AD9783_inst0/clkD
    SLICE_X0Y118         FDRE                                         r  AD9783_inst0/data_in_reg[7]/C
                         clock pessimism              0.204    13.016    
                         clock uncertainty           -0.186    12.830    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)       -0.045    12.785    AD9783_inst0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         12.785    
                         arrival time                         -12.076    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.959ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 0.269ns (3.705%)  route 6.992ns (96.295%))
  Logic Levels:           0  
  Clock Path Skew:        3.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.816ns = ( 12.816 - 5.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.703     4.581    ADC1/clk_in
    SLICE_X0Y64          FDRE                                         r  ADC1/ADC0_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.269     4.850 r  ADC1/ADC0_out_reg[3]/Q
                         net (fo=1, routed)           6.992    11.842    AD9783_inst0/D[3]
    SLICE_X0Y112         FDRE                                         r  AD9783_inst0/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.401    12.816    AD9783_inst0/clkD
    SLICE_X0Y112         FDRE                                         r  AD9783_inst0/data_in_reg[3]/C
                         clock pessimism              0.204    13.021    
                         clock uncertainty           -0.186    12.835    
    SLICE_X0Y112         FDRE (Setup_fdre_C_D)       -0.034    12.801    AD9783_inst0/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         12.801    
                         arrival time                         -11.842    
  -------------------------------------------------------------------
                         slack                                  0.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 0.216ns (4.797%)  route 4.287ns (95.203%))
  Logic Levels:           0  
  Clock Path Skew:        4.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.369ns
    Source Clock Delay      (SCD):    4.073ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.400     4.073    ADC1/clk_in
    SLICE_X0Y113         FDRE                                         r  ADC1/ADC1_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.216     4.289 r  ADC1/ADC1_out_reg[7]/Q
                         net (fo=1, routed)           4.287     8.576    AD9783_inst0/D[22]
    SLICE_X0Y139         FDRE                                         r  AD9783_inst0/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.510     8.369    AD9783_inst0/clkD
    SLICE_X0Y139         FDRE                                         r  AD9783_inst0/data_in_reg[25]/C
                         clock pessimism             -0.204     8.164    
                         clock uncertainty            0.186     8.350    
    SLICE_X0Y139         FDRE (Hold_fdre_C_D)         0.162     8.512    AD9783_inst0/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -8.512    
                         arrival time                           8.576    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.491ns  (logic 0.216ns (4.809%)  route 4.275ns (95.191%))
  Logic Levels:           0  
  Clock Path Skew:        4.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.368ns
    Source Clock Delay      (SCD):    4.076ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.403     4.076    ADC1/clk_in
    SLICE_X0Y109         FDRE                                         r  ADC1/ADC1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.216     4.292 r  ADC1/ADC1_out_reg[1]/Q
                         net (fo=1, routed)           4.275     8.568    AD9783_inst0/D[16]
    SLICE_X0Y150         FDRE                                         r  AD9783_inst0/data_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.509     8.368    AD9783_inst0/clkD
    SLICE_X0Y150         FDRE                                         r  AD9783_inst0/data_in_reg[19]/C
                         clock pessimism             -0.204     8.163    
                         clock uncertainty            0.186     8.349    
    SLICE_X0Y150         FDRE (Hold_fdre_C_D)         0.152     8.501    AD9783_inst0/data_in_reg[19]
  -------------------------------------------------------------------
                         required time                         -8.501    
                         arrival time                           8.568    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 0.216ns (4.978%)  route 4.123ns (95.022%))
  Logic Levels:           0  
  Clock Path Skew:        3.882ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.359ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.599     4.272    ADC1/clk_in
    SLICE_X0Y98          FDRE                                         r  ADC1/ADC1_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  ADC1/ADC1_out_reg[2]/Q
                         net (fo=1, routed)           4.123     8.612    AD9783_inst0/D[17]
    SLICE_X0Y130         FDRE                                         r  AD9783_inst0/data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.500     8.359    AD9783_inst0/clkD
    SLICE_X0Y130         FDRE                                         r  AD9783_inst0/data_in_reg[20]/C
                         clock pessimism             -0.204     8.154    
                         clock uncertainty            0.186     8.340    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.161     8.501    AD9783_inst0/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -8.501    
                         arrival time                           8.612    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ADC1/ADC0_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 0.216ns (4.957%)  route 4.142ns (95.043%))
  Logic Levels:           0  
  Clock Path Skew:        3.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.368ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.597     4.270    ADC1/clk_in
    SLICE_X0Y59          FDRE                                         r  ADC1/ADC0_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  ADC1/ADC0_out_reg[1]/Q
                         net (fo=1, routed)           4.142     8.628    AD9783_inst0/D[1]
    SLICE_X0Y111         FDRE                                         r  AD9783_inst0/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.509     8.368    AD9783_inst0/clkD
    SLICE_X0Y111         FDRE                                         r  AD9783_inst0/data_in_reg[1]/C
                         clock pessimism             -0.204     8.163    
                         clock uncertainty            0.186     8.349    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.161     8.510    AD9783_inst0/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.510    
                         arrival time                           8.628    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ADC1/ADC0_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.216ns (4.920%)  route 4.174ns (95.080%))
  Logic Levels:           0  
  Clock Path Skew:        3.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.352ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.588     4.261    ADC1/clk_in
    SLICE_X0Y70          FDRE                                         r  ADC1/ADC0_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.216     4.477 r  ADC1/ADC0_out_reg[9]/Q
                         net (fo=1, routed)           4.174     8.651    AD9783_inst0/D[9]
    SLICE_X0Y124         FDRE                                         r  AD9783_inst0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.493     8.352    AD9783_inst0/clkD
    SLICE_X0Y124         FDRE                                         r  AD9783_inst0/data_in_reg[9]/C
                         clock pessimism             -0.204     8.147    
                         clock uncertainty            0.186     8.333    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.162     8.495    AD9783_inst0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -8.495    
                         arrival time                           8.651    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ADC1/ADC0_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.216ns (4.888%)  route 4.203ns (95.112%))
  Logic Levels:           0  
  Clock Path Skew:        3.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.357ns
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.592     4.265    ADC1/clk_in
    SLICE_X0Y67          FDRE                                         r  ADC1/ADC0_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.216     4.481 r  ADC1/ADC0_out_reg[13]/Q
                         net (fo=1, routed)           4.203     8.684    AD9783_inst0/D[13]
    SLICE_X0Y121         FDRE                                         r  AD9783_inst0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.498     8.357    AD9783_inst0/clkD
    SLICE_X0Y121         FDRE                                         r  AD9783_inst0/data_in_reg[13]/C
                         clock pessimism             -0.204     8.152    
                         clock uncertainty            0.186     8.338    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.161     8.499    AD9783_inst0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -8.499    
                         arrival time                           8.684    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ADC1/ADC0_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 0.216ns (4.835%)  route 4.252ns (95.165%))
  Logic Levels:           0  
  Clock Path Skew:        3.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.371ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.598     4.271    ADC1/clk_in
    SLICE_X0Y56          FDRE                                         r  ADC1/ADC0_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.216     4.487 r  ADC1/ADC0_out_reg[0]/Q
                         net (fo=1, routed)           4.252     8.739    AD9783_inst0/D[0]
    SLICE_X0Y106         FDRE                                         r  AD9783_inst0/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.512     8.371    AD9783_inst0/clkD
    SLICE_X0Y106         FDRE                                         r  AD9783_inst0/data_in_reg[0]/C
                         clock pessimism             -0.204     8.166    
                         clock uncertainty            0.186     8.352    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.161     8.513    AD9783_inst0/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.513    
                         arrival time                           8.739    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ADC1/ADC0_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.216ns (4.830%)  route 4.256ns (95.170%))
  Logic Levels:           0  
  Clock Path Skew:        3.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.359ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.593     4.266    ADC1/clk_in
    SLICE_X0Y65          FDRE                                         r  ADC1/ADC0_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.216     4.482 r  ADC1/ADC0_out_reg[10]/Q
                         net (fo=1, routed)           4.256     8.738    AD9783_inst0/D[10]
    SLICE_X0Y119         FDRE                                         r  AD9783_inst0/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.500     8.359    AD9783_inst0/clkD
    SLICE_X0Y119         FDRE                                         r  AD9783_inst0/data_in_reg[10]/C
                         clock pessimism             -0.204     8.154    
                         clock uncertainty            0.186     8.340    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.161     8.501    AD9783_inst0/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -8.501    
                         arrival time                           8.738    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ADC1/ADC0_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 0.216ns (4.828%)  route 4.257ns (95.172%))
  Logic Levels:           0  
  Clock Path Skew:        3.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.352ns
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.594     4.267    ADC1/clk_in
    SLICE_X0Y64          FDRE                                         r  ADC1/ADC0_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.216     4.483 r  ADC1/ADC0_out_reg[8]/Q
                         net (fo=1, routed)           4.257     8.741    AD9783_inst0/D[8]
    SLICE_X0Y124         FDRE                                         r  AD9783_inst0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.493     8.352    AD9783_inst0/clkD
    SLICE_X0Y124         FDRE                                         r  AD9783_inst0/data_in_reg[8]/C
                         clock pessimism             -0.204     8.147    
                         clock uncertainty            0.186     8.333    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.152     8.485    AD9783_inst0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -8.485    
                         arrival time                           8.741    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.933ns  (logic 0.216ns (4.379%)  route 4.717ns (95.621%))
  Logic Levels:           0  
  Clock Path Skew:        4.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.366ns
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.399     4.072    ADC1/clk_in
    SLICE_X0Y115         FDRE                                         r  ADC1/ADC1_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.216     4.288 r  ADC1/ADC1_out_reg[15]/Q
                         net (fo=2, routed)           4.717     9.005    AD9783_inst0/D[30]
    SLICE_X0Y158         FDRE                                         r  AD9783_inst0/data_in_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.507     8.366    AD9783_inst0/clkD
    SLICE_X0Y158         FDRE                                         r  AD9783_inst0/data_in_reg[33]/C
                         clock pessimism             -0.204     8.161    
                         clock uncertainty            0.186     8.347    
    SLICE_X0Y158         FDRE (Hold_fdre_C_D)         0.161     8.508    AD9783_inst0/data_in_reg[33]
  -------------------------------------------------------------------
                         required time                         -8.508    
                         arrival time                           9.005    
  -------------------------------------------------------------------
                         slack                                  0.497    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 0.269ns (3.771%)  route 6.864ns (96.229%))
  Logic Levels:           0  
  Clock Path Skew:        2.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.258ns = ( 12.258 - 5.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.699     4.577    ADC2/clk_in
    SLICE_X0Y82          FDRE                                         r  ADC2/ADC1_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.269     4.846 r  ADC2/ADC1_out_reg[2]/Q
                         net (fo=1, routed)           6.864    11.709    AD9783_inst1/D[17]
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.404    12.258    AD9783_inst1/clkD
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[20]/C
                         clock pessimism              0.204    12.463    
                         clock uncertainty           -0.186    12.277    
    SLICE_X0Y143         FDRE (Setup_fdre_C_D)       -0.034    12.243    AD9783_inst1/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                         -11.709    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 0.269ns (3.690%)  route 7.021ns (96.310%))
  Logic Levels:           0  
  Clock Path Skew:        3.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.645ns = ( 12.645 - 5.000 ) 
    Source Clock Delay      (SCD):    4.781ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
    SLICE_X0Y8           FDRE                                         r  ADC2/ADC0_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.269     5.050 r  ADC2/ADC0_out_reg[14]/Q
                         net (fo=1, routed)           7.021    12.070    AD9783_inst1/D[14]
    SLICE_X0Y9           FDRE                                         r  AD9783_inst1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.791    12.645    AD9783_inst1/clkD
    SLICE_X0Y9           FDRE                                         r  AD9783_inst1/data_in_reg[14]/C
                         clock pessimism              0.204    12.850    
                         clock uncertainty           -0.186    12.664    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)       -0.034    12.630    AD9783_inst1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 0.269ns (4.203%)  route 6.132ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.259ns = ( 12.259 - 5.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.703     4.581    ADC2/clk_in
    SLICE_X0Y85          FDRE                                         r  ADC2/ADC1_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.269     4.850 r  ADC2/ADC1_out_reg[6]/Q
                         net (fo=1, routed)           6.132    10.981    AD9783_inst1/D[21]
    SLICE_X0Y147         FDRE                                         r  AD9783_inst1/data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.405    12.259    AD9783_inst1/clkD
    SLICE_X0Y147         FDRE                                         r  AD9783_inst1/data_in_reg[24]/C
                         clock pessimism              0.204    12.464    
                         clock uncertainty           -0.186    12.278    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)       -0.034    12.244    AD9783_inst1/data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 0.269ns (4.241%)  route 6.074ns (95.759%))
  Logic Levels:           0  
  Clock Path Skew:        2.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.259ns = ( 12.259 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.709     4.587    ADC2/clk_in
    SLICE_X0Y97          FDRE                                         r  ADC2/ADC1_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.269     4.856 r  ADC2/ADC1_out_reg[3]/Q
                         net (fo=1, routed)           6.074    10.930    AD9783_inst1/D[18]
    SLICE_X0Y149         FDRE                                         r  AD9783_inst1/data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.405    12.259    AD9783_inst1/clkD
    SLICE_X0Y149         FDRE                                         r  AD9783_inst1/data_in_reg[21]/C
                         clock pessimism              0.204    12.464    
                         clock uncertainty           -0.186    12.278    
    SLICE_X0Y149         FDRE (Setup_fdre_C_D)       -0.034    12.244    AD9783_inst1/data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -10.930    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 0.269ns (4.235%)  route 6.082ns (95.765%))
  Logic Levels:           0  
  Clock Path Skew:        3.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.640ns = ( 12.640 - 5.000 ) 
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.891     4.769    ADC2/clk_in
    SLICE_X0Y20          FDRE                                         r  ADC2/ADC1_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.269     5.038 r  ADC2/ADC1_out_reg[14]/Q
                         net (fo=1, routed)           6.082    11.120    AD9783_inst1/D[29]
    SLICE_X0Y16          FDRE                                         r  AD9783_inst1/data_in_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.786    12.640    AD9783_inst1/clkD
    SLICE_X0Y16          FDRE                                         r  AD9783_inst1/data_in_reg[32]/C
                         clock pessimism              0.204    12.845    
                         clock uncertainty           -0.186    12.659    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)       -0.034    12.625    AD9783_inst1/data_in_reg[32]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                         -11.120    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.094ns  (logic 0.269ns (4.414%)  route 5.825ns (95.586%))
  Logic Levels:           0  
  Clock Path Skew:        2.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.255ns = ( 12.255 - 5.000 ) 
    Source Clock Delay      (SCD):    4.569ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.691     4.569    ADC2/clk_in
    SLICE_X0Y76          FDRE                                         r  ADC2/ADC0_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.269     4.838 r  ADC2/ADC0_out_reg[1]/Q
                         net (fo=1, routed)           5.825    10.663    AD9783_inst1/D[1]
    SLICE_X0Y137         FDRE                                         r  AD9783_inst1/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.401    12.255    AD9783_inst1/clkD
    SLICE_X0Y137         FDRE                                         r  AD9783_inst1/data_in_reg[1]/C
                         clock pessimism              0.204    12.460    
                         clock uncertainty           -0.186    12.274    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)       -0.034    12.240    AD9783_inst1/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         12.240    
                         arrival time                         -10.663    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.773ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 0.269ns (4.436%)  route 5.795ns (95.564%))
  Logic Levels:           0  
  Clock Path Skew:        3.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.633ns = ( 12.633 - 5.000 ) 
    Source Clock Delay      (SCD):    4.781ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
    SLICE_X0Y41          FDRE                                         r  ADC2/ADC1_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.269     5.050 r  ADC2/ADC1_out_reg[15]/Q
                         net (fo=2, routed)           5.795    10.844    AD9783_inst1/D[30]
    SLICE_X0Y26          FDRE                                         r  AD9783_inst1/data_in_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.779    12.633    AD9783_inst1/clkD
    SLICE_X0Y26          FDRE                                         r  AD9783_inst1/data_in_reg[33]/C
                         clock pessimism              0.204    12.838    
                         clock uncertainty           -0.186    12.652    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)       -0.034    12.618    AD9783_inst1/data_in_reg[33]
  -------------------------------------------------------------------
                         required time                         12.618    
                         arrival time                         -10.844    
  -------------------------------------------------------------------
                         slack                                  1.773    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 0.269ns (4.773%)  route 5.367ns (95.227%))
  Logic Levels:           0  
  Clock Path Skew:        2.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.247ns = ( 12.247 - 5.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.702     4.580    ADC2/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC2/ADC0_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.269     4.849 r  ADC2/ADC0_out_reg[11]/Q
                         net (fo=1, routed)           5.367    10.216    AD9783_inst1/D[11]
    SLICE_X0Y154         FDRE                                         r  AD9783_inst1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.393    12.247    AD9783_inst1/clkD
    SLICE_X0Y154         FDRE                                         r  AD9783_inst1/data_in_reg[11]/C
                         clock pessimism              0.204    12.452    
                         clock uncertainty           -0.186    12.266    
    SLICE_X0Y154         FDRE (Setup_fdre_C_D)       -0.034    12.232    AD9783_inst1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 0.269ns (4.778%)  route 5.360ns (95.222%))
  Logic Levels:           0  
  Clock Path Skew:        2.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.257ns = ( 12.257 - 5.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.695     4.573    ADC2/clk_in
    SLICE_X0Y70          FDRE                                         r  ADC2/ADC0_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.269     4.842 r  ADC2/ADC0_out_reg[2]/Q
                         net (fo=1, routed)           5.360    10.202    AD9783_inst1/D[2]
    SLICE_X0Y140         FDRE                                         r  AD9783_inst1/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.403    12.257    AD9783_inst1/clkD
    SLICE_X0Y140         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
                         clock pessimism              0.204    12.462    
                         clock uncertainty           -0.186    12.276    
    SLICE_X0Y140         FDRE (Setup_fdre_C_D)       -0.034    12.242    AD9783_inst1/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.335ns  (logic 0.269ns (5.042%)  route 5.066ns (94.958%))
  Logic Levels:           0  
  Clock Path Skew:        2.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.259ns = ( 12.259 - 5.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.699     4.577    ADC2/clk_in
    SLICE_X0Y82          FDRE                                         r  ADC2/ADC0_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.269     4.846 r  ADC2/ADC0_out_reg[9]/Q
                         net (fo=1, routed)           5.066     9.911    AD9783_inst1/D[9]
    SLICE_X0Y149         FDRE                                         r  AD9783_inst1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.405    12.259    AD9783_inst1/clkD
    SLICE_X0Y149         FDRE                                         r  AD9783_inst1/data_in_reg[9]/C
                         clock pessimism              0.204    12.464    
                         clock uncertainty           -0.186    12.278    
    SLICE_X0Y149         FDRE (Setup_fdre_C_D)       -0.032    12.246    AD9783_inst1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         12.246    
                         arrival time                          -9.911    
  -------------------------------------------------------------------
                         slack                                  2.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 0.216ns (5.506%)  route 3.707ns (94.494%))
  Logic Levels:           0  
  Clock Path Skew:        3.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.174ns
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.786     4.459    ADC2/clk_in
    SLICE_X1Y16          FDRE                                         r  ADC2/ADC0_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.216     4.675 r  ADC2/ADC0_out_reg[15]/Q
                         net (fo=2, routed)           3.707     8.382    AD9783_inst1/D[15]
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.893     8.174    AD9783_inst1/clkD
    SLICE_X0Y18          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
                         clock pessimism             -0.204     7.969    
                         clock uncertainty            0.186     8.155    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.161     8.316    AD9783_inst1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -8.316    
                         arrival time                           8.382    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.748ns  (logic 0.216ns (5.763%)  route 3.532ns (94.237%))
  Logic Levels:           0  
  Clock Path Skew:        3.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.793ns
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.585     4.258    ADC2/clk_in
    SLICE_X0Y76          FDRE                                         r  ADC2/ADC0_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.216     4.474 r  ADC2/ADC0_out_reg[6]/Q
                         net (fo=1, routed)           3.532     8.006    AD9783_inst1/D[6]
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.512     7.793    AD9783_inst1/clkD
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[6]/C
                         clock pessimism             -0.204     7.588    
                         clock uncertainty            0.186     7.774    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.162     7.936    AD9783_inst1/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.936    
                         arrival time                           8.006    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.216ns (5.749%)  route 3.541ns (94.251%))
  Logic Levels:           0  
  Clock Path Skew:        3.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.793ns
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.588     4.261    ADC2/clk_in
    SLICE_X0Y79          FDRE                                         r  ADC2/ADC0_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.216     4.477 r  ADC2/ADC0_out_reg[7]/Q
                         net (fo=1, routed)           3.541     8.018    AD9783_inst1/D[7]
    SLICE_X0Y146         FDRE                                         r  AD9783_inst1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.512     7.793    AD9783_inst1/clkD
    SLICE_X0Y146         FDRE                                         r  AD9783_inst1/data_in_reg[7]/C
                         clock pessimism             -0.204     7.588    
                         clock uncertainty            0.186     7.774    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.152     7.926    AD9783_inst1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -7.926    
                         arrival time                           8.018    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.216ns (5.696%)  route 3.576ns (94.304%))
  Logic Levels:           0  
  Clock Path Skew:        3.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.791ns
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.583     4.256    ADC2/clk_in
    SLICE_X0Y74          FDRE                                         r  ADC2/ADC0_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216     4.472 r  ADC2/ADC0_out_reg[4]/Q
                         net (fo=1, routed)           3.576     8.048    AD9783_inst1/D[4]
    SLICE_X0Y140         FDRE                                         r  AD9783_inst1/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.510     7.791    AD9783_inst1/clkD
    SLICE_X0Y140         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
                         clock pessimism             -0.204     7.586    
                         clock uncertainty            0.186     7.772    
    SLICE_X0Y140         FDRE (Hold_fdre_C_D)         0.162     7.934    AD9783_inst1/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.934    
                         arrival time                           8.048    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.216ns (5.683%)  route 3.585ns (94.317%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.780ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.598     4.271    ADC2/clk_in
    SLICE_X0Y95          FDRE                                         r  ADC2/ADC1_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.216     4.487 r  ADC2/ADC1_out_reg[12]/Q
                         net (fo=1, routed)           3.585     8.072    AD9783_inst1/D[27]
    SLICE_X0Y167         FDRE                                         r  AD9783_inst1/data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.499     7.780    AD9783_inst1/clkD
    SLICE_X0Y167         FDRE                                         r  AD9783_inst1/data_in_reg[30]/C
                         clock pessimism             -0.204     7.575    
                         clock uncertainty            0.186     7.761    
    SLICE_X0Y167         FDRE (Hold_fdre_C_D)         0.161     7.922    AD9783_inst1/data_in_reg[30]
  -------------------------------------------------------------------
                         required time                         -7.922    
                         arrival time                           8.072    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.817ns  (logic 0.216ns (5.660%)  route 3.601ns (94.340%))
  Logic Levels:           0  
  Clock Path Skew:        3.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.787ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.593     4.266    ADC2/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC2/ADC0_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.216     4.482 r  ADC2/ADC0_out_reg[12]/Q
                         net (fo=1, routed)           3.601     8.083    AD9783_inst1/D[12]
    SLICE_X0Y160         FDRE                                         r  AD9783_inst1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.506     7.787    AD9783_inst1/clkD
    SLICE_X0Y160         FDRE                                         r  AD9783_inst1/data_in_reg[12]/C
                         clock pessimism             -0.204     7.582    
                         clock uncertainty            0.186     7.768    
    SLICE_X0Y160         FDRE (Hold_fdre_C_D)         0.161     7.929    AD9783_inst1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -7.929    
                         arrival time                           8.083    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 0.216ns (5.654%)  route 3.604ns (94.346%))
  Logic Levels:           0  
  Clock Path Skew:        3.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.793ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.599     4.272    ADC2/clk_in
    SLICE_X0Y97          FDRE                                         r  ADC2/ADC1_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  ADC2/ADC1_out_reg[1]/Q
                         net (fo=1, routed)           3.604     8.092    AD9783_inst1/D[16]
    SLICE_X0Y146         FDRE                                         r  AD9783_inst1/data_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.512     7.793    AD9783_inst1/clkD
    SLICE_X0Y146         FDRE                                         r  AD9783_inst1/data_in_reg[19]/C
                         clock pessimism             -0.204     7.588    
                         clock uncertainty            0.186     7.774    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.161     7.935    AD9783_inst1/data_in_reg[19]
  -------------------------------------------------------------------
                         required time                         -7.935    
                         arrival time                           8.092    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.216ns (5.371%)  route 3.805ns (94.629%))
  Logic Levels:           0  
  Clock Path Skew:        3.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.789ns
    Source Clock Delay      (SCD):    4.078ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.405     4.078    ADC2/clk_in
    SLICE_X0Y100         FDRE                                         r  ADC2/ADC1_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.216     4.294 r  ADC2/ADC1_out_reg[7]/Q
                         net (fo=1, routed)           3.805     8.100    AD9783_inst1/D[22]
    SLICE_X0Y154         FDRE                                         r  AD9783_inst1/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.508     7.789    AD9783_inst1/clkD
    SLICE_X0Y154         FDRE                                         r  AD9783_inst1/data_in_reg[25]/C
                         clock pessimism             -0.204     7.584    
                         clock uncertainty            0.186     7.770    
    SLICE_X0Y154         FDRE (Hold_fdre_C_D)         0.162     7.932    AD9783_inst1/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -7.932    
                         arrival time                           8.100    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.216ns (5.606%)  route 3.637ns (94.394%))
  Logic Levels:           0  
  Clock Path Skew:        3.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.793ns
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.592     4.265    ADC2/clk_in
    SLICE_X0Y82          FDRE                                         r  ADC2/ADC1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.216     4.481 r  ADC2/ADC1_out_reg[4]/Q
                         net (fo=1, routed)           3.637     8.118    AD9783_inst1/D[19]
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.512     7.793    AD9783_inst1/clkD
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[22]/C
                         clock pessimism             -0.204     7.588    
                         clock uncertainty            0.186     7.774    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.152     7.926    AD9783_inst1/data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.926    
                         arrival time                           8.118    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.216ns (5.569%)  route 3.663ns (94.431%))
  Logic Levels:           0  
  Clock Path Skew:        3.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.790ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.593     4.266    ADC2/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC2/ADC0_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.216     4.482 r  ADC2/ADC0_out_reg[13]/Q
                         net (fo=1, routed)           3.663     8.145    AD9783_inst1/D[13]
    SLICE_X0Y152         FDRE                                         r  AD9783_inst1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.509     7.790    AD9783_inst1/clkD
    SLICE_X0Y152         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
                         clock pessimism             -0.204     7.585    
                         clock uncertainty            0.186     7.771    
    SLICE_X0Y152         FDRE (Hold_fdre_C_D)         0.152     7.923    AD9783_inst1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.923    
                         arrival time                           8.145    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        1.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 ADC1/FR_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.194ns (18.033%)  route 0.882ns (81.968%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.986ns = ( 4.236 - 1.250 ) 
    Source Clock Delay      (SCD):    2.132ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.883     2.132    ADC1/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC1/FR_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.124     2.256 f  ADC1/FR_out_reg[0]/Q
                         net (fo=1, routed)           0.420     2.676    ADC1/FR_out[0]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.035     2.711 r  ADC1/BS_state_i_2/O
                         net (fo=1, routed)           0.462     3.172    ADC1/BS_state_i_2_n_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I3_O)        0.035     3.207 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     3.207    ADC1/BS_state_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.654     4.236    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.147     4.384    
                         clock uncertainty           -0.194     4.190    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.031     4.221    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.221    
                         arrival time                          -3.207    
  -------------------------------------------------------------------
                         slack                                  1.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.027ns  (arrival time - required time)
  Source:                 ADC1/FR_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.191ns  (logic 0.365ns (30.656%)  route 0.826ns (69.344%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        3.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.978ns = ( 9.228 - 1.250 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 14.269 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.596    14.269    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.197    14.466 f  ADC1/FR_out_reg[7]/Q
                         net (fo=1, routed)           0.112    14.578    ADC1/FR_out[7]
    SLICE_X0Y88          LUT4 (Prop_lut4_I3_O)        0.126    14.704 r  ADC1/BS_state_i_3/O
                         net (fo=1, routed)           0.714    15.418    ADC1/BS_state_i_3_n_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I4_O)        0.042    15.460 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    15.460    ADC1/BS_state_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.692     9.228    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.204     9.023    
                         clock uncertainty            0.194     9.217    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.216     9.433    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -9.433    
                         arrival time                          15.460    
  -------------------------------------------------------------------
                         slack                                  6.027    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk_div_int

Setup :            7  Failing Endpoints,  Worst Slack       -0.418ns,  Total Violation       -1.743ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.817ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.418ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        1.174ns  (logic 0.000ns (0.000%)  route 1.174ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 8.706 - 1.250 ) 
    Source Clock Delay      (SCD):    7.507ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269     7.507 r  rst_in_reg/Q
                         net (fo=240, routed)         1.174     8.681    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     2.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     3.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     3.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     5.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545     6.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     7.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.597     8.706    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204     8.911    
                         clock uncertainty           -0.194     8.717    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454     8.263    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                                 -0.418    

Slack (VIOLATED) :        -0.417ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.000ns (0.000%)  route 1.170ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 8.703 - 1.250 ) 
    Source Clock Delay      (SCD):    7.507ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269     7.507 r  rst_in_reg/Q
                         net (fo=240, routed)         1.170     8.676    ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     2.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     3.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     3.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     5.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545     6.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     7.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.594     8.703    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204     8.908    
                         clock uncertainty           -0.194     8.714    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454     8.260    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 -0.417    

Slack (VIOLATED) :        -0.369ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.000ns (0.000%)  route 1.321ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.652ns = ( 8.902 - 1.250 ) 
    Source Clock Delay      (SCD):    7.507ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269     7.507 r  rst_in_reg/Q
                         net (fo=240, routed)         1.321     8.828    ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     2.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     3.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     3.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     5.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545     6.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     7.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.793     8.902    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204     9.107    
                         clock uncertainty           -0.194     8.913    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454     8.459    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                 -0.369    

Slack (VIOLATED) :        -0.252ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.000ns (0.000%)  route 1.000ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 8.698 - 1.250 ) 
    Source Clock Delay      (SCD):    7.507ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269     7.507 r  rst_in_reg/Q
                         net (fo=240, routed)         1.000     8.506    ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     2.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     3.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     3.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     5.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545     6.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     7.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.589     8.698    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204     8.903    
                         clock uncertainty           -0.194     8.709    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454     8.255    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          8.255    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                 -0.252    

Slack (VIOLATED) :        -0.241ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.000ns (0.000%)  route 1.191ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.649ns = ( 8.899 - 1.250 ) 
    Source Clock Delay      (SCD):    7.507ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269     7.507 r  rst_in_reg/Q
                         net (fo=240, routed)         1.191     8.697    ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     2.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     3.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     3.923 r  BUFG_inst/O
                         net (fo=249, routed)         1.445     5.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545     6.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     7.109 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.790     8.899    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204     9.104    
                         clock uncertainty           -0.194     8.910    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454     8.456    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 -0.241    

Slack (VIOLATED) :        -0.029ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.035ns (4.864%)  route 0.685ns (95.136%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.986ns = ( 4.236 - 1.250 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.685     4.215    ADC1/rst_in
    SLICE_X0Y72          LUT3 (Prop_lut3_I2_O)        0.035     4.250 f  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.250    ADC1/counter[0]_i_1_n_0
    SLICE_X0Y72          FDRE                                         f  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.654     4.236    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.147     4.384    
                         clock uncertainty           -0.194     4.190    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.031     4.221    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.221    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                 -0.029    

Slack (VIOLATED) :        -0.017ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.041ns (5.651%)  route 0.685ns (94.349%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.986ns = ( 4.236 - 1.250 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.685     4.215    ADC1/rst_in
    SLICE_X0Y72          LUT4 (Prop_lut4_I3_O)        0.041     4.256 f  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.256    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y72          FDRE                                         f  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.654     4.236    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.147     4.384    
                         clock uncertainty           -0.194     4.190    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.049     4.239    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          4.239    
                         arrival time                          -4.256    
  -------------------------------------------------------------------
                         slack                                 -0.017    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.035ns (5.231%)  route 0.634ns (94.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.986ns = ( 4.236 - 1.250 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.634     4.165    ADC1/rst_in
    SLICE_X0Y72          LUT6 (Prop_lut6_I5_O)        0.035     4.200 f  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000     4.200    ADC1/BS_state_i_1_n_0
    SLICE_X0Y72          FDRE                                         f  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.654     4.236    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism              0.147     4.384    
                         clock uncertainty           -0.194     4.190    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.031     4.221    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.221    
                         arrival time                          -4.200    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.035ns (8.673%)  route 0.369ns (91.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 4.300 - 1.250 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.369     3.899    ADC1/rst_in
    SLICE_X0Y49          LUT3 (Prop_lut3_I1_O)        0.035     3.934 r  ADC1/bit_slip_i_1__0/O
                         net (fo=1, routed)           0.000     3.934    ADC1/bit_slip_i_1__0_n_0
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.718     4.300    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.147     4.448    
                         clock uncertainty           -0.194     4.254    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)        0.031     4.285    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                          4.285    
                         arrival time                          -3.934    
  -------------------------------------------------------------------
                         slack                                  0.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.817ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.583ns  (logic 0.042ns (7.210%)  route 0.541ns (92.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.191ns = ( 9.441 - 1.250 ) 
    Source Clock Delay      (SCD):    6.880ns = ( 11.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.664    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    11.880 f  rst_in_reg/Q
                         net (fo=240, routed)         0.541    12.421    ADC1/rst_in
    SLICE_X0Y49          LUT3 (Prop_lut3_I1_O)        0.042    12.463 r  ADC1/bit_slip_i_1__0/O
                         net (fo=1, routed)           0.000    12.463    ADC1/bit_slip_i_1__0_n_0
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.905     9.441    ADC1/clk_div
    SLICE_X0Y49          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.204     9.236    
                         clock uncertainty            0.194     9.430    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.216     9.646    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -9.646    
                         arrival time                          12.463    
  -------------------------------------------------------------------
                         slack                                  2.817    

Slack (MET) :             3.397ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.950ns  (logic 0.042ns (4.421%)  route 0.908ns (95.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.978ns = ( 9.228 - 1.250 ) 
    Source Clock Delay      (SCD):    6.880ns = ( 11.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.664    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    11.880 f  rst_in_reg/Q
                         net (fo=240, routed)         0.908    12.788    ADC1/rst_in
    SLICE_X0Y72          LUT6 (Prop_lut6_I5_O)        0.042    12.830 r  ADC1/BS_state_i_1/O
                         net (fo=1, routed)           0.000    12.830    ADC1/BS_state_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  ADC1/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.692     9.228    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/BS_state_reg/C
                         clock pessimism             -0.204     9.023    
                         clock uncertainty            0.194     9.217    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.216     9.433    ADC1/BS_state_reg
  -------------------------------------------------------------------
                         required time                         -9.433    
                         arrival time                          12.830    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.470ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.625ns  (logic 0.033ns (5.284%)  route 0.592ns (94.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.629ns = ( 4.879 - 1.250 ) 
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.592     8.437    ADC1/rst_in
    SLICE_X0Y72          LUT4 (Prop_lut4_I3_O)        0.033     8.470 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.470    ADC1/counter[1]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.872     4.879    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.147     4.731    
                         clock uncertainty            0.194     4.925    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.075     5.000    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.000    
                         arrival time                           8.470    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.473ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.025ns  (logic 0.042ns (4.099%)  route 0.983ns (95.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.978ns = ( 9.228 - 1.250 ) 
    Source Clock Delay      (SCD):    6.880ns = ( 11.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.664    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    11.880 f  rst_in_reg/Q
                         net (fo=240, routed)         0.983    12.863    ADC1/rst_in
    SLICE_X0Y72          LUT3 (Prop_lut3_I2_O)        0.042    12.905 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    12.905    ADC1/counter[0]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           1.692     9.228    ADC1/clk_div
    SLICE_X0Y72          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.204     9.023    
                         clock uncertainty            0.194     9.217    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.215     9.432    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.432    
                         arrival time                          12.905    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.495ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.480ns  (logic 0.000ns (0.000%)  route 0.480ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 4.883 - 1.250 ) 
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.480     8.325    ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    f  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.876     4.883    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.735    
                         clock uncertainty            0.194     4.929    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.830    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.830    
                         arrival time                           8.325    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.512ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.576ns  (logic 0.000ns (0.000%)  route 0.576ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 4.962 - 1.250 ) 
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.576     8.421    ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    f  ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.955     4.962    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.814    
                         clock uncertainty            0.194     5.008    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.909    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.909    
                         arrival time                           8.421    
  -------------------------------------------------------------------
                         slack                                  3.512    

Slack (MET) :             3.558ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.625ns  (logic 0.000ns (0.000%)  route 0.625ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 4.966 - 1.250 ) 
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.625     8.471    ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    f  ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.959     4.966    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.818    
                         clock uncertainty            0.194     5.012    
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.913    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.913    
                         arrival time                           8.471    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.564ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.557ns  (logic 0.000ns (0.000%)  route 0.557ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 4.892 - 1.250 ) 
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.557     8.402    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    f  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.885     4.892    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.744    
                         clock uncertainty            0.194     4.938    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.839    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.839    
                         arrival time                           8.402    
  -------------------------------------------------------------------
                         slack                                  3.564    

Slack (MET) :             3.565ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.555ns  (logic 0.000ns (0.000%)  route 0.555ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 4.888 - 1.250 ) 
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.555     8.400    ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    f  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=249, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=9, routed)           0.881     4.888    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.740    
                         clock uncertainty            0.194     4.934    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.835    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.835    
                         arrival time                           8.400    
  -------------------------------------------------------------------
                         slack                                  3.565    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int_1

Setup :            0  Failing Endpoints,  Worst Slack        1.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.349ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.785ns  (required time - arrival time)
  Source:                 ADC2/FR_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.194ns (25.244%)  route 0.574ns (74.756%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 4.768 - 1.250 ) 
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.951     2.200    ADC2/clk_in
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.124     2.324 f  ADC2/FR_out_reg[0]/Q
                         net (fo=1, routed)           0.420     2.744    ADC2/FR_out_reg_n_0_[0]
    SLICE_X0Y34          LUT4 (Prop_lut4_I0_O)        0.035     2.779 r  ADC2/BS_state_i_2__0/O
                         net (fo=1, routed)           0.154     2.933    ADC2/BS_state_i_2__0_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.035     2.968 r  ADC2/BS_state_i_1__0/O
                         net (fo=1, routed)           0.000     2.968    ADC2/BS_state_i_1__0_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism              0.147     4.916    
                         clock uncertainty           -0.194     4.722    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.031     4.753    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -2.968    
  -------------------------------------------------------------------
                         slack                                  1.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.349ns  (arrival time - required time)
  Source:                 ADC2/FR_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int_1 rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        0.668ns  (logic 0.300ns (44.918%)  route 0.368ns (55.082%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        4.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.324ns = ( 10.574 - 1.250 ) 
    Source Clock Delay      (SCD):    4.460ns = ( 14.460 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.787    14.460    ADC2/clk_in
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.216    14.676 f  ADC2/FR_out_reg[2]/Q
                         net (fo=1, routed)           0.114    14.791    ADC2/FR_out_reg_n_0_[2]
    SLICE_X0Y34          LUT4 (Prop_lut4_I1_O)        0.042    14.833 r  ADC2/BS_state_i_2__0/O
                         net (fo=1, routed)           0.253    15.086    ADC2/BS_state_i_2__0_n_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I3_O)        0.042    15.128 r  ADC2/BS_state_i_1__0/O
                         net (fo=1, routed)           0.000    15.128    ADC2/BS_state_i_1__0_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism             -0.204    10.369    
                         clock uncertainty            0.194    10.563    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.216    10.779    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                        -10.779    
                         arrival time                          15.128    
  -------------------------------------------------------------------
                         slack                                  4.349    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk_div_int_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.063ns,  Total Violation       -0.063ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.000ns (0.000%)  route 1.010ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.519ns = ( 4.769 - 1.250 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         1.010     4.540    ADC2/rst_in
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.714     4.769    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.917    
                         clock uncertainty           -0.194     4.723    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.478    ADC2/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.478    
                         arrival time                          -4.540    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.000ns (0.000%)  route 0.919ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.513ns = ( 4.763 - 1.250 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.919     4.450    ADC2/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.708     4.763    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.911    
                         clock uncertainty           -0.194     4.717    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.472    ADC2/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.472    
                         arrival time                          -4.450    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.000ns (0.000%)  route 0.835ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 4.773 - 1.250 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.835     4.365    ADC2/rst_in
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.718     4.773    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.921    
                         clock uncertainty           -0.194     4.727    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.482    ADC2/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.482    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.000ns (0.000%)  route 0.710ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 4.770 - 1.250 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.710     4.241    ADC2/rst_in
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.918    
                         clock uncertainty           -0.194     4.724    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.479    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.479    
                         arrival time                          -4.241    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.035ns (3.727%)  route 0.904ns (96.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 4.768 - 1.250 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.904     4.435    ADC2/rst_in
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.035     4.470 f  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.470    ADC2/counter[0]_i_1_n_0
    SLICE_X0Y35          FDRE                                         f  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism              0.147     4.916    
                         clock uncertainty           -0.194     4.722    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.032     4.754    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.754    
                         arrival time                          -4.470    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.036ns (3.829%)  route 0.904ns (96.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 4.768 - 1.250 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.904     4.435    ADC2/rst_in
    SLICE_X0Y35          LUT4 (Prop_lut4_I3_O)        0.036     4.471 f  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.471    ADC2/counter[1]_i_1_n_0
    SLICE_X0Y35          FDRE                                         f  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism              0.147     4.916    
                         clock uncertainty           -0.194     4.722    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.049     4.771    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          4.771    
                         arrival time                          -4.471    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.035ns (4.069%)  route 0.825ns (95.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 4.768 - 1.250 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.825     4.356    ADC2/rst_in
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.035     4.391 f  ADC2/BS_state_i_1__0/O
                         net (fo=1, routed)           0.000     4.391    ADC2/BS_state_i_1__0_n_0
    SLICE_X0Y35          FDRE                                         f  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism              0.147     4.916    
                         clock uncertainty           -0.194     4.722    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.031     4.753    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.035ns (4.074%)  route 0.824ns (95.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.518ns = ( 4.768 - 1.250 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.824     4.355    ADC2/rst_in
    SLICE_X0Y35          LUT3 (Prop_lut3_I1_O)        0.035     4.390 r  ADC2/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     4.390    ADC2/bit_slip_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.713     4.768    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism              0.147     4.916    
                         clock uncertainty           -0.194     4.722    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)        0.031     4.753    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                          4.753    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.000ns (0.000%)  route 0.556ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 4.774 - 1.250 ) 
    Source Clock Delay      (SCD):    3.531ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.556     4.087    ADC2/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=249, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           0.719     4.774    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.922    
                         clock uncertainty           -0.194     4.728    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.483    ADC2/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.483    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  0.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.324ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.222ns  (logic 0.042ns (3.437%)  route 1.180ns (96.563%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.324ns = ( 10.574 - 1.250 ) 
    Source Clock Delay      (SCD):    6.880ns = ( 11.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.664    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    11.880 f  rst_in_reg/Q
                         net (fo=240, routed)         1.180    13.060    ADC2/rst_in
    SLICE_X0Y35          LUT3 (Prop_lut3_I1_O)        0.042    13.102 r  ADC2/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    13.102    ADC2/bit_slip_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism             -0.204    10.369    
                         clock uncertainty            0.194    10.563    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.215    10.778    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                        -10.778    
                         arrival time                          13.102    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.325ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.838ns  (logic 0.000ns (0.000%)  route 0.838ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.330ns = ( 10.580 - 1.250 ) 
    Source Clock Delay      (SCD):    6.880ns = ( 11.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.664    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    11.880 f  rst_in_reg/Q
                         net (fo=240, routed)         0.838    12.718    ADC2/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    f  ADC2/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.905    10.580    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.375    
                         clock uncertainty            0.194    10.569    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.393    ADC2/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.393    
                         arrival time                          12.718    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.325ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.224ns  (logic 0.042ns (3.431%)  route 1.182ns (96.569%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.324ns = ( 10.574 - 1.250 ) 
    Source Clock Delay      (SCD):    6.880ns = ( 11.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.664    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    11.880 f  rst_in_reg/Q
                         net (fo=240, routed)         1.182    13.062    ADC2/rst_in
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.042    13.104 r  ADC2/BS_state_i_1__0/O
                         net (fo=1, routed)           0.000    13.104    ADC2/BS_state_i_1__0_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/BS_state_reg/C
                         clock pessimism             -0.204    10.369    
                         clock uncertainty            0.194    10.563    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.216    10.779    ADC2/BS_state_reg
  -------------------------------------------------------------------
                         required time                        -10.779    
                         arrival time                          13.104    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.463ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.362ns  (logic 0.042ns (3.083%)  route 1.320ns (96.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.324ns = ( 10.574 - 1.250 ) 
    Source Clock Delay      (SCD):    6.880ns = ( 11.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.664    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    11.880 f  rst_in_reg/Q
                         net (fo=240, routed)         1.320    13.200    ADC2/rst_in
    SLICE_X0Y35          LUT3 (Prop_lut3_I2_O)        0.042    13.242 r  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    13.242    ADC2/counter[0]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism             -0.204    10.369    
                         clock uncertainty            0.194    10.563    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.216    10.779    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.779    
                         arrival time                          13.242    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.465ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.373ns  (logic 0.053ns (3.860%)  route 1.320ns (96.140%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.324ns = ( 10.574 - 1.250 ) 
    Source Clock Delay      (SCD):    6.880ns = ( 11.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.664    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    11.880 f  rst_in_reg/Q
                         net (fo=240, routed)         1.320    13.200    ADC2/rst_in
    SLICE_X0Y35          LUT4 (Prop_lut4_I3_O)        0.053    13.253 r  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    13.253    ADC2/counter[1]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.899    10.574    ADC2/clk_div
    SLICE_X0Y35          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism             -0.204    10.369    
                         clock uncertainty            0.194    10.563    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.225    10.788    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.788    
                         arrival time                          13.253    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.541ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.047ns  (logic 0.000ns (0.000%)  route 1.047ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.324ns = ( 10.574 - 1.250 ) 
    Source Clock Delay      (SCD):    6.880ns = ( 11.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.664    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    11.880 f  rst_in_reg/Q
                         net (fo=240, routed)         1.047    12.928    ADC2/rst_in
    ILOGIC_X0Y34         ISERDESE2                                    f  ADC2/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.899    10.574    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.369    
                         clock uncertainty            0.194    10.563    
    ILOGIC_X0Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.387    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.387    
                         arrival time                          12.928    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.751ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.263ns  (logic 0.000ns (0.000%)  route 1.263ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.329ns = ( 10.579 - 1.250 ) 
    Source Clock Delay      (SCD):    6.880ns = ( 11.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.664    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    11.880 f  rst_in_reg/Q
                         net (fo=240, routed)         1.263    13.143    ADC2/rst_in
    ILOGIC_X0Y8          ISERDESE2                                    f  ADC2/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.904    10.579    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.374    
                         clock uncertainty            0.194    10.568    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.392    ADC2/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.392    
                         arrival time                          13.143    
  -------------------------------------------------------------------
                         slack                                  2.751    

Slack (MET) :             2.838ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.334ns  (logic 0.000ns (0.000%)  route 1.334ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.314ns = ( 10.564 - 1.250 ) 
    Source Clock Delay      (SCD):    6.880ns = ( 11.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.664    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    11.880 f  rst_in_reg/Q
                         net (fo=240, routed)         1.334    13.215    ADC2/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    f  ADC2/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.889    10.564    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.359    
                         clock uncertainty            0.194    10.553    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.377    ADC2/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.377    
                         arrival time                          13.215    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.959ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.464ns  (logic 0.000ns (0.000%)  route 1.464ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.322ns = ( 10.572 - 1.250 ) 
    Source Clock Delay      (SCD):    6.880ns = ( 11.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.664    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    11.880 f  rst_in_reg/Q
                         net (fo=240, routed)         1.464    13.344    ADC2/rst_in
    ILOGIC_X0Y16         ISERDESE2                                    f  ADC2/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=249, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=9, routed)           1.897    10.572    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.367    
                         clock uncertainty            0.194    10.561    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.385    ADC2/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.385    
                         arrival time                          13.344    
  -------------------------------------------------------------------
                         slack                                  2.959    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.618ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_in_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (rstLEDclk/clk__0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.598ns  (logic 0.053ns (3.317%)  route 1.545ns (96.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.664ns = ( 16.664 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.545    14.051    rst_in
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.053    14.104 f  rst_in_i_1/O
                         net (fo=1, routed)           0.000    14.104    rst_in_i_1_n_0
    SLICE_X5Y49          FDRE                                         f  rst_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE                                         r  rst_in_reg/C
                         clock pessimism              0.460    17.125    
                         clock uncertainty           -0.035    17.089    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.035    17.124    rst_in_reg
  -------------------------------------------------------------------
                         required time                         17.124    
                         arrival time                         -14.104    
  -------------------------------------------------------------------
                         slack                                  3.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_in_reg/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.028ns (3.424%)  route 0.790ns (96.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.790     3.635    rst_in
    SLICE_X5Y49          LUT3 (Prop_lut3_I0_O)        0.028     3.663 r  rst_in_i_1/O
                         net (fo=1, routed)           0.000     3.663    rst_in_i_1_n_0
    SLICE_X5Y49          FDRE                                         r  rst_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
    SLICE_X5Y49          FDRE                                         r  rst_in_reg/C
                         clock pessimism             -0.421     2.985    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.060     3.045    rst_in_reg
  -------------------------------------------------------------------
                         required time                         -3.045    
                         arrival time                           3.663    
  -------------------------------------------------------------------
                         slack                                  0.618    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        3.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.787ns  (logic 0.053ns (2.965%)  route 1.734ns (97.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 10.052 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     9.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.269    10.052 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.094    11.145    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X7Y45          LUT2 (Prop_lut2_I0_O)        0.053    11.198 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=3, routed)           0.641    11.839    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X7Y47          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.334    15.016    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X7Y47          FDCE (Recov_fdce_C_CLR)     -0.255    14.930    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.787ns  (logic 0.053ns (2.965%)  route 1.734ns (97.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 10.052 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     9.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.269    10.052 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.094    11.145    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X7Y45          LUT2 (Prop_lut2_I0_O)        0.053    11.198 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=3, routed)           0.641    11.839    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X7Y47          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.334    15.016    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X7Y47          FDCE (Recov_fdce_C_CLR)     -0.255    14.930    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -11.839    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.802ns  (logic 0.053ns (2.941%)  route 1.749ns (97.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.153ns = ( 15.153 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 10.052 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     9.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.269    10.052 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.370    11.422    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.053    11.475 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.379    11.854    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X3Y46          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.471    15.153    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y46          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism              0.204    15.357    
                         clock uncertainty           -0.035    15.322    
    SLICE_X3Y46          FDPE (Recov_fdpe_C_PRE)     -0.217    15.105    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -11.854    
  -------------------------------------------------------------------
                         slack                                  3.251    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.638ns  (logic 0.053ns (3.236%)  route 1.585ns (96.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.052ns = ( 10.052 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.905     9.783    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.269    10.052 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.094    11.145    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X7Y45          LUT2 (Prop_lut2_I0_O)        0.053    11.198 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=3, routed)           0.491    11.689    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X4Y46          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.443    15.125    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism              0.204    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X4Y46          FDCE (Recov_fdce_C_CLR)     -0.255    15.039    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -11.689    
  -------------------------------------------------------------------
                         slack                                  3.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.253ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.759ns  (logic 0.028ns (3.691%)  route 0.731ns (96.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    1.919ns = ( 6.919 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.718     6.819    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.100     6.919 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.536     7.455    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X7Y45          LUT2 (Prop_lut2_I0_O)        0.028     7.483 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=3, routed)           0.195     7.678    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X4Y46          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.276     2.606    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     2.459    
                         clock uncertainty            0.035     2.494    
    SLICE_X4Y46          FDCE (Remov_fdce_C_CLR)     -0.069     2.425    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           7.678    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.312ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.828ns  (logic 0.028ns (3.380%)  route 0.800ns (96.620%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    1.919ns = ( 6.919 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.718     6.819    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.100     6.919 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.650     7.570    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.028     7.598 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.150     7.748    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X3Y46          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.290     2.620    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y46          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     2.473    
                         clock uncertainty            0.035     2.508    
    SLICE_X3Y46          FDPE (Remov_fdpe_C_PRE)     -0.072     2.436    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           7.748    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.373ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.814ns  (logic 0.028ns (3.438%)  route 0.786ns (96.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.919ns = ( 6.919 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.718     6.819    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.100     6.919 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.536     7.455    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X7Y45          LUT2 (Prop_lut2_I0_O)        0.028     7.483 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=3, routed)           0.251     7.734    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X7Y47          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.212     2.542    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     2.395    
                         clock uncertainty            0.035     2.430    
    SLICE_X7Y47          FDCE (Remov_fdce_C_CLR)     -0.069     2.361    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           7.734    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.373ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.814ns  (logic 0.028ns (3.438%)  route 0.786ns (96.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.919ns = ( 6.919 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.718     6.819    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.100     6.919 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.536     7.455    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X7Y45          LUT2 (Prop_lut2_I0_O)        0.028     7.483 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=3, routed)           0.251     7.734    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X7Y47          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.212     2.542    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.147     2.395    
                         clock uncertainty            0.035     2.430    
    SLICE_X7Y47          FDCE (Remov_fdce_C_CLR)     -0.069     2.361    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           7.734    
  -------------------------------------------------------------------
                         slack                                  5.373    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        0.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.436ns  (logic 0.053ns (3.690%)  route 1.383ns (96.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.743    13.249    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X7Y45          LUT2 (Prop_lut2_I1_O)        0.053    13.302 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=3, routed)           0.641    13.943    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X7Y47          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.334    15.016    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X7Y47          FDCE (Recov_fdce_C_CLR)     -0.255    14.930    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -13.943    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             0.987ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.436ns  (logic 0.053ns (3.690%)  route 1.383ns (96.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.743    13.249    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X7Y45          LUT2 (Prop_lut2_I1_O)        0.053    13.302 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=3, routed)           0.641    13.943    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X7Y47          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.334    15.016    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X7Y47          FDCE (Recov_fdce_C_CLR)     -0.255    14.930    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -13.943    
  -------------------------------------------------------------------
                         slack                                  0.987    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.349ns  (logic 0.000ns (0.000%)  route 1.349ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns = ( 15.106 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.349    13.856    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X7Y46          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.425    15.106    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism              0.204    15.310    
                         clock uncertainty           -0.035    15.275    
    SLICE_X7Y46          FDCE (Recov_fdce_C_CLR)     -0.255    15.020    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.287ns  (logic 0.053ns (4.119%)  route 1.234ns (95.881%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.743    13.249    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X7Y45          LUT2 (Prop_lut2_I1_O)        0.053    13.302 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2/O
                         net (fo=3, routed)           0.491    13.793    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X4Y46          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.443    15.125    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism              0.204    15.329    
                         clock uncertainty           -0.035    15.294    
    SLICE_X4Y46          FDCE (Recov_fdce_C_CLR)     -0.255    15.039    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -13.793    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.079ns  (logic 0.000ns (0.000%)  route 1.079ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.079    13.585    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.387    15.068    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y45          FDCE (Recov_fdce_C_CLR)     -0.255    14.982    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.079ns  (logic 0.000ns (0.000%)  route 1.079ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.079    13.585    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.387    15.068    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.204    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y45          FDCE (Recov_fdce_C_CLR)     -0.255    14.982    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.079ns  (logic 0.000ns (0.000%)  route 1.079ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.079    13.585    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.387    15.068    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.204    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y45          FDCE (Recov_fdce_C_CLR)     -0.255    14.982    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.079ns  (logic 0.000ns (0.000%)  route 1.079ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.079    13.585    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.387    15.068    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.204    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y45          FDCE (Recov_fdce_C_CLR)     -0.255    14.982    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.079ns  (logic 0.000ns (0.000%)  route 1.079ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.079    13.585    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.387    15.068    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              0.204    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y45          FDCE (Recov_fdce_C_CLR)     -0.255    14.982    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.079ns  (logic 0.000ns (0.000%)  route 1.079ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 15.068 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.079    13.585    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.792    14.465    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.216    14.681 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.387    15.068    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.204    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y45          FDCE (Recov_fdce_C_CLR)     -0.255    14.982    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  1.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.028ns (4.231%)  route 0.634ns (95.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.484     3.329    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.028     3.357 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.150     3.507    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X3Y46          FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.290     2.620    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y46          FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     2.473    
    SLICE_X3Y46          FDPE (Remov_fdpe_C_PRE)     -0.072     2.401    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           3.507    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             5.947ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.557ns  (logic 0.000ns (0.000%)  route 0.557ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.557     8.402    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.307     2.637    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     2.489    
                         clock uncertainty            0.035     2.525    
    SLICE_X5Y44          FDCE (Remov_fdce_C_CLR)     -0.069     2.456    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           8.402    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             5.947ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.557ns  (logic 0.000ns (0.000%)  route 0.557ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.557     8.402    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.307     2.637    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     2.489    
                         clock uncertainty            0.035     2.525    
    SLICE_X5Y44          FDCE (Remov_fdce_C_CLR)     -0.069     2.456    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           8.402    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             5.947ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.557ns  (logic 0.000ns (0.000%)  route 0.557ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.557     8.402    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.307     2.637    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.147     2.489    
                         clock uncertainty            0.035     2.525    
    SLICE_X5Y44          FDCE (Remov_fdce_C_CLR)     -0.069     2.456    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           8.402    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             5.947ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.557ns  (logic 0.000ns (0.000%)  route 0.557ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.557     8.402    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y44          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.307     2.637    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y44          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.147     2.489    
                         clock uncertainty            0.035     2.525    
    SLICE_X5Y44          FDCE (Remov_fdce_C_CLR)     -0.069     2.456    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           8.402    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             5.952ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.579ns  (logic 0.000ns (0.000%)  route 0.579ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.579     8.424    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X7Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.324     2.653    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     2.506    
                         clock uncertainty            0.035     2.541    
    SLICE_X7Y45          FDCE (Remov_fdce_C_CLR)     -0.069     2.472    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           8.424    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.952ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.579ns  (logic 0.000ns (0.000%)  route 0.579ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.579     8.424    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X7Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.324     2.653    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     2.506    
                         clock uncertainty            0.035     2.541    
    SLICE_X7Y45          FDCE (Remov_fdce_C_CLR)     -0.069     2.472    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           8.424    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.990ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.549ns  (logic 0.000ns (0.000%)  route 0.549ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.549     8.394    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.255     2.585    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     2.437    
                         clock uncertainty            0.035     2.473    
    SLICE_X4Y45          FDCE (Remov_fdce_C_CLR)     -0.069     2.404    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           8.394    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.549ns  (logic 0.000ns (0.000%)  route 0.549ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.549     8.394    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.255     2.585    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     2.437    
                         clock uncertainty            0.035     2.473    
    SLICE_X4Y45          FDCE (Remov_fdce_C_CLR)     -0.069     2.404    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           8.394    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.549ns  (logic 0.000ns (0.000%)  route 0.549ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.549     8.394    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X4Y45          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.124     2.330 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.255     2.585    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y45          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     2.437    
                         clock uncertainty            0.035     2.473    
    SLICE_X4Y45          FDCE (Remov_fdce_C_CLR)     -0.069     2.404    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           8.394    
  -------------------------------------------------------------------
                         slack                                  5.990    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        7.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.805ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.077ns  (logic 0.000ns (0.000%)  route 1.077ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 21.474 - 15.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.077    13.583    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.793    19.466    AD9783_inst1/clk_in
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.216    19.682 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.157    20.840    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.042    20.882 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.592    21.474    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    21.678    
                         clock uncertainty           -0.035    21.643    
    SLICE_X5Y45          LDCE (Recov_ldce_G_CLR)     -0.255    21.388    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         21.388    
                         arrival time                         -13.583    
  -------------------------------------------------------------------
                         slack                                  7.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.547ns  (logic 0.000ns (0.000%)  route 0.547ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 8.459 - 5.000 ) 
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.547     8.392    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.958     7.207    AD9783_inst1/clk_in
    SLICE_X3Y48          FDCE (Prop_fdce_C_Q)         0.124     7.331 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.762     8.093    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.035     8.128 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.331     8.459    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     8.312    
    SLICE_X5Y45          LDCE (Remov_ldce_G_CLR)     -0.069     8.243    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.243    
                         arrival time                           8.392    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        1.419ns  (logic 0.053ns (3.735%)  route 1.366ns (96.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.195ns = ( 15.195 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.308    10.089 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.848    10.937    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.053    10.990 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.518    11.507    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X3Y42          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.534    15.195    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y42          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X3Y42          FDPE (Recov_fdpe_C_PRE)     -0.136    15.228    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                         -11.507    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             8.224ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.053ns (3.056%)  route 1.681ns (96.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.308     5.089 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.912     6.000    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.053     6.053 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.770     6.823    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X4Y42          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.391    15.052    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    15.257    
                         clock uncertainty           -0.035    15.221    
    SLICE_X4Y42          FDCE (Recov_fdce_C_CLR)     -0.174    15.047    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -6.823    
  -------------------------------------------------------------------
                         slack                                  8.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.028ns (3.417%)  route 0.791ns (96.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.118     1.934 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.433     2.367    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.028     2.395 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.359     2.754    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X4Y42          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.267     2.585    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.147     2.437    
    SLICE_X4Y42          FDCE (Remov_fdce_C_CLR)     -0.024     2.413    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             5.050ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        0.642ns  (logic 0.028ns (4.362%)  route 0.614ns (95.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    1.934ns = ( 6.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.118     6.934 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.405     7.339    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.028     7.367 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.209     7.576    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X3Y42          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.347     2.665    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y42          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     2.517    
                         clock uncertainty            0.035     2.553    
    SLICE_X3Y42          FDPE (Remov_fdpe_C_PRE)     -0.027     2.526    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           7.576    
  -------------------------------------------------------------------
                         slack                                  5.050    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        2.267ns  (logic 0.053ns (2.337%)  route 2.214ns (97.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 15.274 - 10.000 ) 
    Source Clock Delay      (SCD):    5.050ns = ( 10.050 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.269    10.050 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.499    11.549    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.053    11.602 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.715    12.317    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X5Y41          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.613    15.274    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism              0.204    15.479    
                         clock uncertainty           -0.035    15.443    
    SLICE_X5Y41          FDPE (Recov_fdpe_C_PRE)     -0.136    15.307    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        2.267ns  (logic 0.053ns (2.337%)  route 2.214ns (97.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 15.274 - 10.000 ) 
    Source Clock Delay      (SCD):    5.050ns = ( 10.050 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.269    10.050 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.499    11.549    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.053    11.602 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.715    12.317    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X5Y41          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.613    15.274    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    15.479    
                         clock uncertainty           -0.035    15.443    
    SLICE_X5Y41          FDPE (Recov_fdpe_C_PRE)     -0.136    15.307    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             7.670ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.053ns (2.079%)  route 2.497ns (97.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 15.274 - 10.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.269     5.050 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.419     6.468    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.053     6.521 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.078     7.599    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y41          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.613    15.274    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    15.479    
                         clock uncertainty           -0.035    15.443    
    SLICE_X4Y41          FDCE (Recov_fdce_C_CLR)     -0.174    15.269    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  7.670    

Slack (MET) :             7.670ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.053ns (2.079%)  route 2.497ns (97.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 15.274 - 10.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.269     5.050 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.419     6.468    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.053     6.521 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.078     7.599    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y41          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.613    15.274    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    15.479    
                         clock uncertainty           -0.035    15.443    
    SLICE_X4Y41          FDCE (Recov_fdce_C_CLR)     -0.174    15.269    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  7.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.028ns (2.219%)  route 1.234ns (97.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.100     1.916 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.755     2.671    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.028     2.699 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.479     3.178    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y41          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.718    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism             -0.147     2.570    
    SLICE_X4Y41          FDCE (Remov_fdce_C_CLR)     -0.024     2.546    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.028ns (2.219%)  route 1.234ns (97.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.100     1.916 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.755     2.671    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.028     2.699 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.479     3.178    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y41          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.718    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     2.570    
    SLICE_X4Y41          FDCE (Remov_fdce_C_CLR)     -0.024     2.546    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             5.355ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        1.017ns  (logic 0.028ns (2.752%)  route 0.989ns (97.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    1.916ns = ( 6.916 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.100     6.916 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.698     7.614    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.028     7.642 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.291     7.934    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X5Y41          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.718    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.147     2.570    
                         clock uncertainty            0.035     2.606    
    SLICE_X5Y41          FDPE (Remov_fdpe_C_PRE)     -0.027     2.579    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           7.934    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.355ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        1.017ns  (logic 0.028ns (2.752%)  route 0.989ns (97.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    1.916ns = ( 6.916 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.100     6.916 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.698     7.614    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.028     7.642 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.291     7.934    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X5Y41          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.718    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     2.570    
                         clock uncertainty            0.035     2.606    
    SLICE_X5Y41          FDPE (Remov_fdpe_C_PRE)     -0.027     2.579    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           7.934    
  -------------------------------------------------------------------
                         slack                                  5.355    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.933ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        1.330ns  (logic 0.053ns (3.984%)  route 1.277ns (96.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.280ns = ( 15.280 - 10.000 ) 
    Source Clock Delay      (SCD):    5.050ns = ( 10.050 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.269    10.050 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.578    10.627    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.053    10.680 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.700    11.380    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y40          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.619    15.280    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    15.484    
                         clock uncertainty           -0.035    15.449    
    SLICE_X3Y40          FDPE (Recov_fdpe_C_PRE)     -0.136    15.313    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             7.383ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.053ns (1.837%)  route 2.832ns (98.163%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns = ( 15.322 - 10.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.269     5.050 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.704     6.754    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.053     6.807 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.128     7.935    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.661    15.322    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    15.527    
                         clock uncertainty           -0.035    15.491    
    SLICE_X3Y39          FDCE (Recov_fdce_C_CLR)     -0.174    15.317    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                  7.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.028ns (2.059%)  route 1.332ns (97.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.100     1.916 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.809     2.726    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.028     2.754 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.523     3.276    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.430     2.748    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     2.600    
    SLICE_X3Y39          FDCE (Remov_fdce_C_CLR)     -0.024     2.576    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           3.276    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             4.948ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        0.610ns  (logic 0.028ns (4.588%)  route 0.582ns (95.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    1.916ns = ( 6.916 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.100     6.916 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.288     7.204    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.028     7.232 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.295     7.526    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y40          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.717    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     2.570    
                         clock uncertainty            0.035     2.605    
    SLICE_X3Y40          FDPE (Remov_fdpe_C_PRE)     -0.027     2.578    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           7.526    
  -------------------------------------------------------------------
                         slack                                  4.948    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.837ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.269ns  (logic 0.053ns (2.336%)  route 2.216ns (97.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns = ( 15.322 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.088    11.177    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.053    11.230 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.128    12.358    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.661    15.322    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    15.527    
                         clock uncertainty           -0.035    15.491    
    SLICE_X3Y39          FDCE (Recov_fdce_C_CLR)     -0.174    15.317    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.150ns  (logic 0.053ns (2.466%)  route 2.097ns (97.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 15.274 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.019    11.107    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.053    11.160 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.078    12.238    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y41          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.613    15.274    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    15.479    
                         clock uncertainty           -0.035    15.443    
    SLICE_X4Y41          FDCE (Recov_fdce_C_CLR)     -0.174    15.269    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -12.238    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.150ns  (logic 0.053ns (2.466%)  route 2.097ns (97.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 15.274 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.019    11.107    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.053    11.160 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.078    12.238    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y41          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.613    15.274    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    15.479    
                         clock uncertainty           -0.035    15.443    
    SLICE_X4Y41          FDCE (Recov_fdce_C_CLR)     -0.174    15.269    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -12.238    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.335ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.589ns  (logic 0.053ns (3.335%)  route 1.536ns (96.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.911    11.000    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.053    11.053 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.625    11.678    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X1Y44          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.357    15.018    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y44          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X1Y44          FDCE (Recov_fdce_C_CLR)     -0.174    15.013    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -11.678    
  -------------------------------------------------------------------
                         slack                                  3.335    

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.676ns  (logic 0.053ns (3.162%)  route 1.623ns (96.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.195ns = ( 15.195 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.911    11.000    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.053    11.053 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.712    11.765    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y42          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.534    15.195    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.204    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X2Y42          FDCE (Recov_fdce_C_CLR)     -0.147    15.217    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  3.452    

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.676ns  (logic 0.053ns (3.162%)  route 1.623ns (96.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.195ns = ( 15.195 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.911    11.000    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.053    11.053 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.712    11.765    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y42          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.534    15.195    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism              0.204    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X2Y42          FDCE (Recov_fdce_C_CLR)     -0.147    15.217    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  3.452    

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.676ns  (logic 0.053ns (3.162%)  route 1.623ns (96.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.195ns = ( 15.195 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.911    11.000    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.053    11.053 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.712    11.765    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y42          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.534    15.195    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                         clock pessimism              0.204    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X2Y42          FDCE (Recov_fdce_C_CLR)     -0.147    15.217    ADC2/LTC2195_SPI_inst/data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  3.452    

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.676ns  (logic 0.053ns (3.162%)  route 1.623ns (96.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.195ns = ( 15.195 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.911    11.000    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.053    11.053 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.712    11.765    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y42          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.534    15.195    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism              0.204    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X2Y42          FDCE (Recov_fdce_C_CLR)     -0.147    15.217    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  3.452    

Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.676ns  (logic 0.053ns (3.162%)  route 1.623ns (96.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.195ns = ( 15.195 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.911    11.000    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.053    11.053 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.712    11.765    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y42          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.534    15.195    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism              0.204    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X2Y42          FDCE (Recov_fdce_C_CLR)     -0.111    15.253    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  3.488    

Slack (MET) :             3.488ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.676ns  (logic 0.053ns (3.162%)  route 1.623ns (96.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.195ns = ( 15.195 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.911    11.000    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.053    11.053 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.712    11.765    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y42          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.534    15.195    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.204    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X2Y42          FDCE (Recov_fdce_C_CLR)     -0.111    15.253    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                  3.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.837ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.428ns  (logic 0.028ns (6.539%)  route 0.400ns (93.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    1.934ns = ( 6.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     6.934 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.191     7.126    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.028     7.154 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.209     7.362    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X3Y42          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.347     2.665    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y42          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     2.517    
                         clock uncertainty            0.035     2.553    
    SLICE_X3Y42          FDPE (Remov_fdpe_C_PRE)     -0.027     2.526    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           7.362    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             4.996ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.640ns  (logic 0.028ns (4.373%)  route 0.612ns (95.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    1.934ns = ( 6.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     6.934 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.321     7.255    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y43          LUT3 (Prop_lut3_I1_O)        0.028     7.283 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.291     7.575    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X5Y41          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.718    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.147     2.570    
                         clock uncertainty            0.035     2.606    
    SLICE_X5Y41          FDPE (Remov_fdpe_C_PRE)     -0.027     2.579    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           7.575    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             4.996ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.640ns  (logic 0.028ns (4.373%)  route 0.612ns (95.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    1.934ns = ( 6.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     6.934 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.321     7.255    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y43          LUT3 (Prop_lut3_I1_O)        0.028     7.283 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.291     7.575    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X5Y41          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.718    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     2.570    
                         clock uncertainty            0.035     2.606    
    SLICE_X5Y41          FDPE (Remov_fdpe_C_PRE)     -0.027     2.579    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           7.575    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.044ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.671ns  (logic 0.028ns (4.172%)  route 0.643ns (95.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    1.934ns = ( 6.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     6.934 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.431     7.366    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.028     7.394 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.212     7.605    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X1Y41          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.379     2.697    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism             -0.147     2.550    
                         clock uncertainty            0.035     2.585    
    SLICE_X1Y41          FDCE (Remov_fdce_C_CLR)     -0.024     2.561    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           7.605    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.059ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.623ns  (logic 0.028ns (4.493%)  route 0.595ns (95.507%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    1.934ns = ( 6.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     6.934 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.320     7.254    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y43          LUT2 (Prop_lut2_I0_O)        0.028     7.282 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275     7.557    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y43          FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.320     2.637    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     2.490    
                         clock uncertainty            0.035     2.525    
    SLICE_X1Y43          FDPE (Remov_fdpe_C_PRE)     -0.027     2.498    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           7.557    
  -------------------------------------------------------------------
                         slack                                  5.059    

Slack (MET) :             5.066ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.580ns  (logic 0.028ns (4.827%)  route 0.552ns (95.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    1.934ns = ( 6.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     6.934 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.193     7.128    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.028     7.156 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.359     7.514    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X4Y42          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.267     2.585    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.147     2.437    
                         clock uncertainty            0.035     2.473    
    SLICE_X4Y42          FDCE (Remov_fdce_C_CLR)     -0.024     2.449    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           7.514    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.109ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.695ns  (logic 0.028ns (4.027%)  route 0.667ns (95.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    1.934ns = ( 6.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     6.934 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.431     7.366    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.028     7.394 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.236     7.630    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X5Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.339     2.656    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     2.509    
                         clock uncertainty            0.035     2.545    
    SLICE_X5Y43          FDCE (Remov_fdce_C_CLR)     -0.024     2.521    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           7.630    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.109ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.695ns  (logic 0.028ns (4.027%)  route 0.667ns (95.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    1.934ns = ( 6.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     6.934 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.431     7.366    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.028     7.394 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.236     7.630    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X5Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.339     2.656    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     2.509    
                         clock uncertainty            0.035     2.545    
    SLICE_X5Y43          FDCE (Remov_fdce_C_CLR)     -0.024     2.521    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           7.630    
  -------------------------------------------------------------------
                         slack                                  5.109    

Slack (MET) :             5.139ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.783ns  (logic 0.028ns (3.576%)  route 0.755ns (96.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    1.934ns = ( 6.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     6.934 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.460     7.394    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.028     7.422 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.295     7.717    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y40          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.717    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     2.570    
                         clock uncertainty            0.035     2.605    
    SLICE_X3Y40          FDPE (Remov_fdpe_C_PRE)     -0.027     2.578    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           7.717    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.149ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.762ns  (logic 0.028ns (3.673%)  route 0.734ns (96.327%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    1.934ns = ( 6.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     6.934 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.431     7.366    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y41          LUT2 (Prop_lut2_I1_O)        0.028     7.394 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.303     7.696    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y42          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.347     2.665    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism             -0.147     2.517    
                         clock uncertainty            0.035     2.553    
    SLICE_X2Y42          FDCE (Remov_fdce_C_CLR)     -0.005     2.548    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           7.696    
  -------------------------------------------------------------------
                         slack                                  5.149    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.364ns  (logic 0.053ns (2.242%)  route 2.311ns (97.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns = ( 15.322 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.183    13.690    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.053    13.743 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.128    14.871    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.661    15.322    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    15.527    
                         clock uncertainty           -0.035    15.491    
    SLICE_X3Y39          FDCE (Recov_fdce_C_CLR)     -0.174    15.317    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -14.871    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.314ns  (logic 0.053ns (2.290%)  route 2.261ns (97.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 15.274 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.183    13.690    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.053    13.743 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.078    14.821    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y41          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.613    15.274    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    15.479    
                         clock uncertainty           -0.035    15.443    
    SLICE_X4Y41          FDCE (Recov_fdce_C_CLR)     -0.174    15.269    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -14.821    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.314ns  (logic 0.053ns (2.290%)  route 2.261ns (97.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.274ns = ( 15.274 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.183    13.690    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.053    13.743 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.078    14.821    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y41          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.613    15.274    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    15.479    
                         clock uncertainty           -0.035    15.443    
    SLICE_X4Y41          FDCE (Recov_fdce_C_CLR)     -0.174    15.269    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -14.821    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.873ns  (logic 0.053ns (2.830%)  route 1.820ns (97.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.050    13.557    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.053    13.610 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.770    14.379    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X4Y42          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.391    15.052    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    15.257    
                         clock uncertainty           -0.035    15.221    
    SLICE_X4Y42          FDCE (Recov_fdce_C_CLR)     -0.174    15.047    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -14.379    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.913ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.594ns  (logic 0.053ns (3.325%)  route 1.541ns (96.675%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.916    13.423    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.053    13.476 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.625    14.100    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X1Y44          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.357    15.018    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y44          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    15.223    
                         clock uncertainty           -0.035    15.187    
    SLICE_X1Y44          FDCE (Recov_fdce_C_CLR)     -0.174    15.013    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -14.100    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.681ns  (logic 0.053ns (3.153%)  route 1.628ns (96.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.195ns = ( 15.195 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.916    13.423    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.053    13.476 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.712    14.187    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y42          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.534    15.195    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.204    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X2Y42          FDCE (Recov_fdce_C_CLR)     -0.147    15.217    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -14.187    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.681ns  (logic 0.053ns (3.153%)  route 1.628ns (96.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.195ns = ( 15.195 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.916    13.423    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.053    13.476 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.712    14.187    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y42          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.534    15.195    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism              0.204    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X2Y42          FDCE (Recov_fdce_C_CLR)     -0.147    15.217    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -14.187    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.681ns  (logic 0.053ns (3.153%)  route 1.628ns (96.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.195ns = ( 15.195 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.916    13.423    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.053    13.476 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.712    14.187    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y42          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.534    15.195    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                         clock pessimism              0.204    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X2Y42          FDCE (Recov_fdce_C_CLR)     -0.147    15.217    ADC2/LTC2195_SPI_inst/data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -14.187    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.681ns  (logic 0.053ns (3.153%)  route 1.628ns (96.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.195ns = ( 15.195 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         0.916    13.423    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.053    13.476 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.712    14.187    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X2Y42          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.534    15.195    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y42          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism              0.204    15.400    
                         clock uncertainty           -0.035    15.364    
    SLICE_X2Y42          FDCE (Recov_fdce_C_CLR)     -0.147    15.217    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -14.187    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.513ns  (logic 0.000ns (0.000%)  route 1.513ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.513    14.019    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X2Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.197    14.661 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.387    15.049    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              0.204    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X2Y43          FDCE (Recov_fdce_C_CLR)     -0.147    15.071    ADC2/LTC2195_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -14.019    
  -------------------------------------------------------------------
                         slack                                  1.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.028ns (3.540%)  route 0.763ns (96.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.554     3.399    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.028     3.427 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.209     3.636    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X3Y42          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.347     2.665    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y42          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     2.517    
    SLICE_X3Y42          FDPE (Remov_fdpe_C_PRE)     -0.027     2.490    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -2.490    
                         arrival time                           3.636    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.282ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.028ns (2.857%)  route 0.952ns (97.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.661     3.506    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.028     3.534 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.291     3.825    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X5Y41          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.718    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.147     2.570    
    SLICE_X5Y41          FDPE (Remov_fdpe_C_PRE)     -0.027     2.543    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           3.825    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.282ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.028ns (2.857%)  route 0.952ns (97.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.661     3.506    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.028     3.534 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.291     3.825    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X5Y41          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.718    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y41          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     2.570    
    SLICE_X5Y41          FDPE (Remov_fdpe_C_PRE)     -0.027     2.543    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           3.825    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.326ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.028ns (2.736%)  route 0.996ns (97.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.701     3.546    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.028     3.574 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.295     3.869    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y40          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.400     2.717    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     2.570    
    SLICE_X3Y40          FDPE (Remov_fdpe_C_PRE)     -0.027     2.543    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.543    
                         arrival time                           3.869    
  -------------------------------------------------------------------
                         slack                                  1.326    

Slack (MET) :             1.412ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.028ns (2.719%)  route 1.002ns (97.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.845ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     2.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     2.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.727     3.572    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.028     3.600 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.275     3.875    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y43          FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.320     2.637    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y43          FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     2.490    
    SLICE_X1Y43          FDPE (Remov_fdpe_C_PRE)     -0.027     2.463    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           3.875    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             5.977ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.693ns  (logic 0.028ns (4.042%)  route 0.665ns (95.958%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.453     8.298    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.028     8.326 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.212     8.538    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X1Y41          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.379     2.697    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X1Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism             -0.147     2.550    
                         clock uncertainty            0.035     2.585    
    SLICE_X1Y41          FDCE (Remov_fdce_C_CLR)     -0.024     2.561    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           8.538    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.042ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.717ns  (logic 0.028ns (3.905%)  route 0.689ns (96.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.453     8.298    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.028     8.326 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.236     8.562    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X5Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.339     2.656    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     2.509    
                         clock uncertainty            0.035     2.545    
    SLICE_X5Y43          FDCE (Remov_fdce_C_CLR)     -0.024     2.521    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           8.562    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.042ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.717ns  (logic 0.028ns (3.905%)  route 0.689ns (96.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.453     8.298    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.028     8.326 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2/O
                         net (fo=14, routed)          0.236     8.562    ADC2/LTC2195_SPI_inst/state_f[2]_i_2_n_0
    SLICE_X5Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.339     2.656    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     2.509    
                         clock uncertainty            0.035     2.545    
    SLICE_X5Y43          FDCE (Remov_fdce_C_CLR)     -0.024     2.521    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           8.562    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.045ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.641ns  (logic 0.000ns (0.000%)  route 0.641ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.641     8.487    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.260     2.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     2.430    
                         clock uncertainty            0.035     2.466    
    SLICE_X7Y43          FDCE (Remov_fdce_C_CLR)     -0.024     2.442    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           8.487    
  -------------------------------------------------------------------
                         slack                                  6.045    

Slack (MET) :             6.045ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.641ns  (logic 0.000ns (0.000%)  route 0.641ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.577ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.641     8.487    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.113     2.318 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.260     2.577    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     2.430    
                         clock uncertainty            0.035     2.466    
    SLICE_X7Y43          FDCE (Remov_fdce_C_CLR)     -0.024     2.442    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           8.487    
  -------------------------------------------------------------------
                         slack                                  6.045    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_data[7]

Setup :            0  Failing Endpoints,  Worst Slack        0.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.053ns (1.091%)  route 4.806ns (98.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 10.802 - 5.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.308     5.089 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.912     6.000    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.053     6.053 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.895     9.948    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791     9.464    ADC2/clk_in
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.248     9.712 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.710    10.422    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.042    10.464 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.338    10.802    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.376    11.179    
                         clock uncertainty           -0.035    11.143    
    SLICE_X5Y42          LDCE (Recov_ldce_G_CLR)     -0.255    10.888    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         10.888    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                  0.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.651ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_data[7] rise@10.000ns)
  Data Path Delay:        2.321ns  (logic 0.028ns (1.206%)  route 2.293ns (98.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 8.055 - 5.000 ) 
    Source Clock Delay      (SCD):    1.934ns = ( 11.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715    11.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.118    11.934 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.433    12.367    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.028    12.395 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.861    14.256    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.147     7.351 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.476     7.827    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.035     7.862 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.193     8.055    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.416     7.638    
                         clock uncertainty            0.035     7.674    
    SLICE_X5Y42          LDCE (Remov_ldce_G_CLR)     -0.069     7.605    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.605    
                         arrival time                          14.256    
  -------------------------------------------------------------------
                         slack                                  6.651    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[7]

Setup :            0  Failing Endpoints,  Worst Slack        6.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[7] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.414ns  (logic 0.053ns (1.201%)  route 4.361ns (98.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 20.802 - 15.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.466    10.555    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.053    10.608 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.895    14.502    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    19.464    ADC2/clk_in
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.248    19.712 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.710    20.422    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.042    20.464 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.338    20.802    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    21.007    
                         clock uncertainty           -0.035    20.971    
    SLICE_X5Y42          LDCE (Recov_ldce_G_CLR)     -0.255    20.716    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.716    
                         arrival time                         -14.502    
  -------------------------------------------------------------------
                         slack                                  6.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.178ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.082ns  (logic 0.028ns (1.345%)  route 2.054ns (98.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 8.055 - 5.000 ) 
    Source Clock Delay      (SCD):    1.934ns = ( 6.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     6.934 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.193     7.128    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.028     7.156 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.861     9.016    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.147     7.351 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.476     7.827    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.035     7.862 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.193     8.055    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.907    
    SLICE_X5Y42          LDCE (Remov_ldce_G_CLR)     -0.069     7.838    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.838    
                         arrival time                           9.016    
  -------------------------------------------------------------------
                         slack                                  1.178    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[7]

Setup :            0  Failing Endpoints,  Worst Slack        3.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.449ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[7] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.998ns  (logic 0.053ns (1.060%)  route 4.945ns (98.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.802ns = ( 20.802 - 15.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.050    13.557    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.053    13.610 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.895    17.504    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    19.464    ADC2/clk_in
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.248    19.712 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.710    20.422    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.042    20.464 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.338    20.802    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    21.007    
                         clock uncertainty           -0.035    20.971    
    SLICE_X5Y42          LDCE (Recov_ldce_G_CLR)     -0.255    20.716    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.716    
                         arrival time                         -17.504    
  -------------------------------------------------------------------
                         slack                                  3.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.449ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[7] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.442ns  (logic 0.028ns (1.147%)  route 2.414ns (98.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 8.055 - 5.000 ) 
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.553     8.398    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.028     8.426 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.861    10.287    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.147     7.351 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.476     7.827    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.035     7.862 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.193     8.055    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.907    
    SLICE_X5Y42          LDCE (Remov_ldce_G_CLR)     -0.069     7.838    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.838    
                         arrival time                          10.287    
  -------------------------------------------------------------------
                         slack                                  2.449    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_data[8]

Setup :            0  Failing Endpoints,  Worst Slack        1.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.568ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 0.053ns (0.976%)  route 5.378ns (99.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.435ns = ( 11.435 - 5.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.269     5.050 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.419     6.468    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.053     6.521 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.959    10.480    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791     9.464    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.216     9.680 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.256    10.936    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.042    10.978 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.456    11.435    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.369    11.804    
                         clock uncertainty           -0.035    11.769    
    SLICE_X1Y40          LDCE (Recov_ldce_G_CLR)     -0.255    11.514    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         11.514    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  1.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.568ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_data[8] rise@10.000ns)
  Data Path Delay:        2.662ns  (logic 0.028ns (1.052%)  route 2.634ns (98.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 8.455 - 5.000 ) 
    Source Clock Delay      (SCD):    1.916ns = ( 11.916 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715    11.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.100    11.916 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.755    12.671    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.028    12.699 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.879    14.578    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.124     7.328 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.829     8.157    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.035     8.192 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.263     8.455    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.411     8.044    
                         clock uncertainty            0.035     8.079    
    SLICE_X1Y40          LDCE (Remov_ldce_G_CLR)     -0.069     8.010    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.010    
                         arrival time                          14.578    
  -------------------------------------------------------------------
                         slack                                  6.568    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[8]

Setup :            0  Failing Endpoints,  Worst Slack        6.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[8] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.031ns  (logic 0.053ns (1.054%)  route 4.978ns (98.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.435ns = ( 21.435 - 15.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.019    11.107    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.053    11.160 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.959    15.119    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    19.464    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.216    19.680 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.256    20.936    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.042    20.978 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.456    21.435    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    21.639    
                         clock uncertainty           -0.035    21.604    
    SLICE_X1Y40          LDCE (Recov_ldce_G_CLR)     -0.255    21.349    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         21.349    
                         arrival time                         -15.119    
  -------------------------------------------------------------------
                         slack                                  6.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.371ns  (logic 0.028ns (1.181%)  route 2.343ns (98.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 8.455 - 5.000 ) 
    Source Clock Delay      (SCD):    1.934ns = ( 6.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     6.934 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.464     7.398    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.028     7.426 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.879     9.305    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.124     7.328 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.829     8.157    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.035     8.192 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.263     8.455    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     8.308    
    SLICE_X1Y40          LDCE (Remov_ldce_G_CLR)     -0.069     8.239    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.239    
                         arrival time                           9.305    
  -------------------------------------------------------------------
                         slack                                  1.066    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[8]

Setup :            0  Failing Endpoints,  Worst Slack        3.647ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[8] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.196ns  (logic 0.053ns (1.020%)  route 5.143ns (98.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.435ns = ( 21.435 - 15.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.183    13.690    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.053    13.743 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.959    17.702    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    19.464    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.216    19.680 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.256    20.936    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.042    20.978 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.456    21.435    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    21.639    
                         clock uncertainty           -0.035    21.604    
    SLICE_X1Y40          LDCE (Recov_ldce_G_CLR)     -0.255    21.349    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         21.349    
                         arrival time                         -17.702    
  -------------------------------------------------------------------
                         slack                                  3.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.096ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[8] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.490ns  (logic 0.028ns (1.125%)  route 2.462ns (98.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns = ( 8.455 - 5.000 ) 
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.582     8.428    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.028     8.456 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.879    10.335    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.124     7.328 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.829     8.157    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.035     8.192 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.263     8.455    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     8.308    
    SLICE_X1Y40          LDCE (Remov_ldce_G_CLR)     -0.069     8.239    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.239    
                         arrival time                          10.335    
  -------------------------------------------------------------------
                         slack                                  2.096    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_data[9]

Setup :            1  Failing Endpoint ,  Worst Slack       -0.210ns,  Total Violation       -0.210ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.210ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.053ns (0.904%)  route 5.809ns (99.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 10.560 - 5.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.369ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.269     5.050 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.704     6.754    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.053     6.807 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.105    10.912    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791     9.464    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.216     9.680 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.495    10.175    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.042    10.217 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.344    10.560    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.369    10.930    
                         clock uncertainty           -0.035    10.894    
    SLICE_X2Y39          LDCE (Recov_ldce_G_CLR)     -0.192    10.702    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                 -0.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.200ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_data[9] rise@10.000ns)
  Data Path Delay:        2.747ns  (logic 0.028ns (1.019%)  route 2.719ns (98.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 7.890 - 5.000 ) 
    Source Clock Delay      (SCD):    1.916ns = ( 11.916 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715    11.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.100    11.916 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.809    12.726    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.028    12.754 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.910    14.664    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.124     7.328 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.329     7.656    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.035     7.691 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.199     7.890    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.411     7.478    
                         clock uncertainty            0.035     7.514    
    SLICE_X2Y39          LDCE (Remov_ldce_G_CLR)     -0.050     7.464    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.464    
                         arrival time                          14.664    
  -------------------------------------------------------------------
                         slack                                  7.200    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[9]

Setup :            0  Failing Endpoints,  Worst Slack        5.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.680ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[9] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.246ns  (logic 0.053ns (1.010%)  route 5.193ns (98.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 20.560 - 15.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.088    11.177    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.053    11.230 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.105    15.335    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    19.464    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.216    19.680 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.495    20.175    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.042    20.217 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.344    20.560    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    20.765    
                         clock uncertainty           -0.035    20.729    
    SLICE_X2Y39          LDCE (Recov_ldce_G_CLR)     -0.192    20.537    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         20.537    
                         arrival time                         -15.335    
  -------------------------------------------------------------------
                         slack                                  5.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.680ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.438ns  (logic 0.028ns (1.148%)  route 2.410ns (98.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 7.890 - 5.000 ) 
    Source Clock Delay      (SCD):    1.934ns = ( 6.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     6.934 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.500     7.434    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.028     7.462 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.910     9.373    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.124     7.328 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.329     7.656    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.035     7.691 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.199     7.890    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     7.742    
    SLICE_X2Y39          LDCE (Remov_ldce_G_CLR)     -0.050     7.692    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.692    
                         arrival time                           9.373    
  -------------------------------------------------------------------
                         slack                                  1.680    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[9]

Setup :            0  Failing Endpoints,  Worst Slack        2.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.675ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[9] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.341ns  (logic 0.053ns (0.992%)  route 5.288ns (99.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.742ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.560ns = ( 20.560 - 15.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.183    13.690    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.053    13.743 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.105    17.848    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    19.464    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.216    19.680 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.495    20.175    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.042    20.217 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.344    20.560    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    20.765    
                         clock uncertainty           -0.035    20.729    
    SLICE_X2Y39          LDCE (Recov_ldce_G_CLR)     -0.192    20.537    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         20.537    
                         arrival time                         -17.848    
  -------------------------------------------------------------------
                         slack                                  2.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.675ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[9] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.522ns  (logic 0.028ns (1.110%)  route 2.494ns (98.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 7.890 - 5.000 ) 
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.584     8.430    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.028     8.458 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.910    10.368    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.124     7.328 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.329     7.656    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.035     7.691 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.199     7.890    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     7.742    
    SLICE_X2Y39          LDCE (Remov_ldce_G_CLR)     -0.050     7.692    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.692    
                         arrival time                          10.368    
  -------------------------------------------------------------------
                         slack                                  2.675    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        0.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.627ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.053ns (1.091%)  route 4.806ns (98.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 10.473 - 5.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.308     5.089 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.912     6.000    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.053     6.053 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.895     9.948    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791     9.464    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.248     9.712 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.380    10.093    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.042    10.135 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.338    10.473    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    10.677    
                         clock uncertainty           -0.035    10.642    
    SLICE_X5Y42          LDCE (Recov_ldce_G_CLR)     -0.255    10.387    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         10.387    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                  0.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.627ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[7] rise@10.000ns)
  Data Path Delay:        2.321ns  (logic 0.028ns (1.206%)  route 2.293ns (98.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 7.809 - 5.000 ) 
    Source Clock Delay      (SCD):    1.934ns = ( 11.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715    11.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.118    11.934 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.433    12.367    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.028    12.395 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.861    14.256    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.147     7.351 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.230     7.581    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.035     7.616 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.193     7.809    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.662    
                         clock uncertainty            0.035     7.697    
    SLICE_X5Y42          LDCE (Remov_ldce_G_CLR)     -0.069     7.628    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.628    
                         arrival time                          14.256    
  -------------------------------------------------------------------
                         slack                                  6.627    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.730ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 0.053ns (0.976%)  route 5.378ns (99.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.817ns = ( 10.817 - 5.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.269     5.050 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.419     6.468    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.053     6.521 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.959    10.480    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791     9.464    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.248     9.712 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.606    10.318    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y43          LUT3 (Prop_lut3_I1_O)        0.042    10.360 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.456    10.817    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    11.021    
                         clock uncertainty           -0.035    10.986    
    SLICE_X1Y40          LDCE (Recov_ldce_G_CLR)     -0.255    10.731    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         10.731    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  0.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.730ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[8] rise@10.000ns)
  Data Path Delay:        2.662ns  (logic 0.028ns (1.052%)  route 2.634ns (98.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 8.029 - 5.000 ) 
    Source Clock Delay      (SCD):    1.916ns = ( 11.916 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715    11.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.100    11.916 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.755    12.671    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.028    12.699 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.879    14.578    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.147     7.351 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.380     7.731    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y43          LUT3 (Prop_lut3_I1_O)        0.035     7.766 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.263     8.029    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.882    
                         clock uncertainty            0.035     7.917    
    SLICE_X1Y40          LDCE (Remov_ldce_G_CLR)     -0.069     7.848    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.848    
                         arrival time                          14.578    
  -------------------------------------------------------------------
                         slack                                  6.730    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.017ns,  Total Violation       -0.017ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.699ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.017ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.053ns (0.904%)  route 5.809ns (99.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 10.918 - 5.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.269     5.050 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.704     6.754    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.053     6.807 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.105    10.912    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791     9.464    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.248     9.712 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.820    10.532    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.042    10.574 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.344    10.918    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    11.122    
                         clock uncertainty           -0.035    11.087    
    SLICE_X2Y39          LDCE (Recov_ldce_G_CLR)     -0.192    10.895    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         10.895    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                 -0.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.699ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[9] rise@10.000ns)
  Data Path Delay:        2.747ns  (logic 0.028ns (1.019%)  route 2.719ns (98.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 8.126 - 5.000 ) 
    Source Clock Delay      (SCD):    1.916ns = ( 11.916 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715    11.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.100    11.916 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.809    12.726    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.028    12.754 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.910    14.664    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.147     7.351 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.542     7.893    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.035     7.928 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.199     8.126    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     7.979    
                         clock uncertainty            0.035     8.014    
    SLICE_X2Y39          LDCE (Remov_ldce_G_CLR)     -0.050     7.964    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.964    
                         arrival time                          14.664    
  -------------------------------------------------------------------
                         slack                                  6.699    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        5.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.657ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.246ns  (logic 0.053ns (1.010%)  route 5.193ns (98.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 20.918 - 15.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.088    11.177    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.053    11.230 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.105    15.335    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    19.464    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.248    19.712 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.820    20.532    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.042    20.574 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.344    20.918    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.376    21.294    
                         clock uncertainty           -0.035    21.259    
    SLICE_X2Y39          LDCE (Recov_ldce_G_CLR)     -0.192    21.067    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         21.067    
                         arrival time                         -15.335    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.031ns  (logic 0.053ns (1.054%)  route 4.978ns (98.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.817ns = ( 20.817 - 15.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.019    11.107    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.053    11.160 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.959    15.119    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    19.464    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.248    19.712 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.606    20.318    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y43          LUT3 (Prop_lut3_I1_O)        0.042    20.360 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.456    20.817    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.376    21.193    
                         clock uncertainty           -0.035    21.158    
    SLICE_X1Y40          LDCE (Recov_ldce_G_CLR)     -0.255    20.903    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.903    
                         arrival time                         -15.119    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             6.056ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.414ns  (logic 0.053ns (1.201%)  route 4.361ns (98.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 20.473 - 15.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.466    10.555    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.053    10.608 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.895    14.502    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    19.464    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.248    19.712 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.380    20.093    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.042    20.135 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.338    20.473    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.376    20.849    
                         clock uncertainty           -0.035    20.814    
    SLICE_X5Y42          LDCE (Recov_ldce_G_CLR)     -0.255    20.559    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.559    
                         arrival time                         -14.502    
  -------------------------------------------------------------------
                         slack                                  6.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.657ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.082ns  (logic 0.028ns (1.345%)  route 2.054ns (98.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 7.809 - 5.000 ) 
    Source Clock Delay      (SCD):    1.934ns = ( 6.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     6.934 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.193     7.128    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.028     7.156 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.861     9.016    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.147     7.351 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.230     7.581    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.035     7.616 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.193     7.809    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.416     7.393    
                         clock uncertainty            0.035     7.428    
    SLICE_X5Y42          LDCE (Remov_ldce_G_CLR)     -0.069     7.359    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.359    
                         arrival time                           9.016    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.677ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.438ns  (logic 0.028ns (1.148%)  route 2.410ns (98.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 8.126 - 5.000 ) 
    Source Clock Delay      (SCD):    1.934ns = ( 6.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     6.934 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.500     7.434    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.028     7.462 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.910     9.373    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.147     7.351 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.542     7.893    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.035     7.928 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.199     8.126    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.416     7.710    
                         clock uncertainty            0.035     7.745    
    SLICE_X2Y39          LDCE (Remov_ldce_G_CLR)     -0.050     7.695    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.695    
                         arrival time                           9.373    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.726ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.371ns  (logic 0.028ns (1.181%)  route 2.343ns (98.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 8.029 - 5.000 ) 
    Source Clock Delay      (SCD):    1.934ns = ( 6.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     6.934 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.464     7.398    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.028     7.426 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.879     9.305    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.147     7.351 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.380     7.731    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y43          LUT3 (Prop_lut3_I1_O)        0.035     7.766 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.263     8.029    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.416     7.613    
                         clock uncertainty            0.035     7.648    
    SLICE_X1Y40          LDCE (Remov_ldce_G_CLR)     -0.069     7.579    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.579    
                         arrival time                           9.305    
  -------------------------------------------------------------------
                         slack                                  1.726    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        2.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.882ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.998ns  (logic 0.053ns (1.060%)  route 4.945ns (98.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.473ns = ( 20.473 - 15.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.050    13.557    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.053    13.610 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.895    17.504    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    19.464    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.248    19.712 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.380    20.093    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.042    20.135 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.338    20.473    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    20.677    
                         clock uncertainty           -0.035    20.642    
    SLICE_X5Y42          LDCE (Recov_ldce_G_CLR)     -0.255    20.387    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.387    
                         arrival time                         -17.504    
  -------------------------------------------------------------------
                         slack                                  2.882    

Slack (MET) :             3.028ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.196ns  (logic 0.053ns (1.020%)  route 5.143ns (98.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.817ns = ( 20.817 - 15.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.183    13.690    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.053    13.743 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.959    17.702    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    19.464    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.248    19.712 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.606    20.318    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y43          LUT3 (Prop_lut3_I1_O)        0.042    20.360 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.456    20.817    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    21.021    
                         clock uncertainty           -0.035    20.986    
    SLICE_X1Y40          LDCE (Recov_ldce_G_CLR)     -0.255    20.731    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.731    
                         arrival time                         -17.702    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.047ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.341ns  (logic 0.053ns (0.992%)  route 5.288ns (99.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.918ns = ( 20.918 - 15.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.183    13.690    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.053    13.743 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.105    17.848    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    19.464    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.248    19.712 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.820    20.532    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.042    20.574 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.344    20.918    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    21.122    
                         clock uncertainty           -0.035    21.087    
    SLICE_X2Y39          LDCE (Recov_ldce_G_CLR)     -0.192    20.895    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         20.895    
                         arrival time                         -17.848    
  -------------------------------------------------------------------
                         slack                                  3.047    

Slack (MET) :             6.872ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.513ns  (logic 0.000ns (0.000%)  route 1.513ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 20.978 - 15.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.513    14.019    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    19.464    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.248    19.712 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.604    20.316    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y43          LUT2 (Prop_lut2_I0_O)        0.042    20.358 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.620    20.978    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y43          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    21.182    
                         clock uncertainty           -0.035    21.147    
    SLICE_X3Y43          LDCE (Recov_ldce_G_CLR)     -0.255    20.892    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         20.892    
                         arrival time                         -14.019    
  -------------------------------------------------------------------
                         slack                                  6.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.745ns  (logic 0.000ns (0.000%)  route 0.745ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns = ( 8.145 - 5.000 ) 
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.745     8.590    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.147     7.351 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.379     7.730    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y43          LUT2 (Prop_lut2_I0_O)        0.035     7.765 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.381     8.145    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y43          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     7.998    
    SLICE_X3Y43          LDCE (Remov_ldce_G_CLR)     -0.069     7.929    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -7.929    
                         arrival time                           8.590    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             2.439ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.522ns  (logic 0.028ns (1.110%)  route 2.494ns (98.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 8.126 - 5.000 ) 
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.584     8.430    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.028     8.458 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.910    10.368    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.147     7.351 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.542     7.893    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.035     7.928 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.199     8.126    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     7.979    
    SLICE_X2Y39          LDCE (Remov_ldce_G_CLR)     -0.050     7.929    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.929    
                         arrival time                          10.368    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.522ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.490ns  (logic 0.028ns (1.125%)  route 2.462ns (98.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.029ns = ( 8.029 - 5.000 ) 
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.582     8.428    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.028     8.456 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.879    10.335    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.147     7.351 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.380     7.731    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y43          LUT3 (Prop_lut3_I1_O)        0.035     7.766 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.263     8.029    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.882    
    SLICE_X1Y40          LDCE (Remov_ldce_G_CLR)     -0.069     7.813    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.813    
                         arrival time                          10.335    
  -------------------------------------------------------------------
                         slack                                  2.522    

Slack (MET) :             2.694ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.442ns  (logic 0.028ns (1.147%)  route 2.414ns (98.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 7.809 - 5.000 ) 
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.553     8.398    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.028     8.426 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.861    10.287    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.955     7.204    ADC2/clk_in
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.147     7.351 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.230     7.581    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.035     7.616 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.193     7.809    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.662    
    SLICE_X5Y42          LDCE (Remov_ldce_G_CLR)     -0.069     7.593    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.593    
                         arrival time                          10.287    
  -------------------------------------------------------------------
                         slack                                  2.694    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/FSM_onehot_state_f_reg[9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.079ns  (logic 0.000ns (0.000%)  route 1.079ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.079    13.586    AD9783_inst0/rst_in
    SLICE_X8Y57          FDCE                                         f  AD9783_inst0/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.537    14.210    AD9783_inst0/clk_in
    SLICE_X8Y57          FDCE                                         r  AD9783_inst0/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.204    14.415    
                         clock uncertainty           -0.035    14.379    
    SLICE_X8Y57          FDCE (Recov_fdce_C_CLR)     -0.228    14.151    AD9783_inst0/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                         -13.586    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_f_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.335ns  (logic 0.000ns (0.000%)  route 1.335ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.335    13.841    ADC2/rst_in
    SLICE_X7Y42          FDPE                                         f  ADC2/counter_f_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X7Y42          FDPE                                         r  ADC2/counter_f_reg[0]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X7Y42          FDPE (Recov_fdpe_C_PRE)     -0.217    14.416    ADC2/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -13.841    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_f_reg[2]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.335ns  (logic 0.000ns (0.000%)  route 1.335ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.335    13.841    ADC2/rst_in
    SLICE_X7Y42          FDPE                                         f  ADC2/counter_f_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X7Y42          FDPE                                         r  ADC2/counter_f_reg[2]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X7Y42          FDPE (Recov_fdpe_C_PRE)     -0.217    14.416    ADC2/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -13.841    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_f_reg[5]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.335ns  (logic 0.000ns (0.000%)  route 1.335ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.335    13.841    ADC2/rst_in
    SLICE_X7Y42          FDPE                                         f  ADC2/counter_f_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X7Y42          FDPE                                         r  ADC2/counter_f_reg[5]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X7Y42          FDPE (Recov_fdpe_C_PRE)     -0.217    14.416    ADC2/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -13.841    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_f_reg[6]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.335ns  (logic 0.000ns (0.000%)  route 1.335ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.335    13.841    ADC2/rst_in
    SLICE_X7Y42          FDPE                                         f  ADC2/counter_f_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X7Y42          FDPE                                         r  ADC2/counter_f_reg[6]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X7Y42          FDPE (Recov_fdpe_C_PRE)     -0.217    14.416    ADC2/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -13.841    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_f_reg[7]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.335ns  (logic 0.000ns (0.000%)  route 1.335ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.335    13.841    ADC2/rst_in
    SLICE_X7Y42          FDPE                                         f  ADC2/counter_f_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X7Y42          FDPE                                         r  ADC2/counter_f_reg[7]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X7Y42          FDPE (Recov_fdpe_C_PRE)     -0.217    14.416    ADC2/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -13.841    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/FSM_onehot_state_f_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.079ns  (logic 0.000ns (0.000%)  route 1.079ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.079    13.586    AD9783_inst0/rst_in
    SLICE_X8Y57          FDCE                                         f  AD9783_inst0/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.537    14.210    AD9783_inst0/clk_in
    SLICE_X8Y57          FDCE                                         r  AD9783_inst0/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.204    14.415    
                         clock uncertainty           -0.035    14.379    
    SLICE_X8Y57          FDCE (Recov_fdce_C_CLR)     -0.192    14.187    AD9783_inst0/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.187    
                         arrival time                         -13.586    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/FSM_onehot_state_f_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.079ns  (logic 0.000ns (0.000%)  route 1.079ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.079    13.586    AD9783_inst0/rst_in
    SLICE_X8Y57          FDCE                                         f  AD9783_inst0/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.537    14.210    AD9783_inst0/clk_in
    SLICE_X8Y57          FDCE                                         r  AD9783_inst0/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.204    14.415    
                         clock uncertainty           -0.035    14.379    
    SLICE_X8Y57          FDCE (Recov_fdce_C_CLR)     -0.192    14.187    AD9783_inst0/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.187    
                         arrival time                         -13.586    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/FSM_onehot_state_f_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.079ns  (logic 0.000ns (0.000%)  route 1.079ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -3.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.210ns = ( 14.210 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.079    13.586    AD9783_inst0/rst_in
    SLICE_X8Y57          FDCE                                         f  AD9783_inst0/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.537    14.210    AD9783_inst0/clk_in
    SLICE_X8Y57          FDCE                                         r  AD9783_inst0/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.415    
                         clock uncertainty           -0.035    14.379    
    SLICE_X8Y57          FDCE (Recov_fdce_C_CLR)     -0.192    14.187    AD9783_inst0/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.187    
                         arrival time                         -13.586    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.291ns  (logic 0.000ns (0.000%)  route 1.291ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.464ns = ( 14.464 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.291    13.798    ADC2/rst_in
    SLICE_X6Y43          FDCE                                         f  ADC2/FSM_onehot_state_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791    14.464    ADC2/clk_in
    SLICE_X6Y43          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism              0.204    14.669    
                         clock uncertainty           -0.035    14.633    
    SLICE_X6Y43          FDCE (Recov_fdce_C_CLR)     -0.228    14.405    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                         -13.798    
  -------------------------------------------------------------------
                         slack                                  0.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.134ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.314ns  (logic 0.000ns (0.000%)  route 0.314ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.314     8.159    AD9783_inst1/rst_in
    SLICE_X4Y49          FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X4Y49          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     2.058    
                         clock uncertainty            0.035     2.094    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.069     2.025    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           8.159    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.314ns  (logic 0.000ns (0.000%)  route 0.314ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.314     8.159    AD9783_inst1/rst_in
    SLICE_X4Y49          FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X4Y49          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     2.058    
                         clock uncertainty            0.035     2.094    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.069     2.025    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           8.159    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.134ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.314ns  (logic 0.000ns (0.000%)  route 0.314ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.314     8.159    AD9783_inst1/rst_in
    SLICE_X4Y49          FDCE                                         f  AD9783_inst1/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.957     2.206    AD9783_inst1/clk_in
    SLICE_X4Y49          FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     2.058    
                         clock uncertainty            0.035     2.094    
    SLICE_X4Y49          FDCE (Remov_fdce_C_CLR)     -0.069     2.025    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           8.159    
  -------------------------------------------------------------------
                         slack                                  6.134    

Slack (MET) :             6.144ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.323ns  (logic 0.000ns (0.000%)  route 0.323ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.323     8.168    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X4Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/clk_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/clk_counter_reg[0]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X4Y43          FDCE (Remov_fdce_C_CLR)     -0.069     2.024    ADC2/LTC2195_SPI_inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           8.168    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.144ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.323ns  (logic 0.000ns (0.000%)  route 0.323ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.323     8.168    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X4Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X4Y43          FDCE (Remov_fdce_C_CLR)     -0.069     2.024    ADC2/LTC2195_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           8.168    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.144ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.323ns  (logic 0.000ns (0.000%)  route 0.323ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.323     8.168    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X4Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X4Y43          FDCE (Remov_fdce_C_CLR)     -0.069     2.024    ADC2/LTC2195_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           8.168    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.144ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.323ns  (logic 0.000ns (0.000%)  route 0.323ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.323     8.168    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X4Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X4Y43          FDCE (Remov_fdce_C_CLR)     -0.069     2.024    ADC2/LTC2195_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           8.168    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.144ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.323ns  (logic 0.000ns (0.000%)  route 0.323ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.323     8.168    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X4Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X4Y43          FDCE (Remov_fdce_C_CLR)     -0.069     2.024    ADC2/LTC2195_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           8.168    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.144ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/clk_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.323ns  (logic 0.000ns (0.000%)  route 0.323ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.323     8.168    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X4Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X4Y43          FDCE (Remov_fdce_C_CLR)     -0.069     2.024    ADC2/LTC2195_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           8.168    
  -------------------------------------------------------------------
                         slack                                  6.144    

Slack (MET) :             6.144ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_clk_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.323ns  (logic 0.000ns (0.000%)  route 0.323ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.323     8.168    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X4Y43          FDCE                                         f  ADC2/LTC2195_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.956     2.205    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X4Y43          FDCE                                         r  ADC2/LTC2195_SPI_inst/spi_clk_reg/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X4Y43          FDCE (Remov_fdce_C_CLR)     -0.069     2.024    ADC2/LTC2195_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           8.168    
  -------------------------------------------------------------------
                         slack                                  6.144    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clkPS_int_1

Setup :            0  Failing Endpoints,  Worst Slack        1.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ODDR_inst/R
                            (recovery check against rising-edge clock clkPS_int_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkPS_int_1 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.895ns  (logic 0.000ns (0.000%)  route 4.895ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.823ns = ( 18.823 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         4.895    17.402    ADC2/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int_1 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.262    16.851    ADC2/clkPS_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clkPS/O
                         net (fo=1, routed)           1.859    18.823    ADC2/clkPS
    OLOGIC_X0Y36         ODDR                                         r  ADC2/ODDR_inst/C
                         clock pessimism              0.204    19.028    
                         clock uncertainty           -0.194    18.834    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    18.570    ADC2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -17.402    
  -------------------------------------------------------------------
                         slack                                  1.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ODDR_inst/R
                            (removal check against falling-edge clock clkPS_int_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkPS_int_1 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.373ns  (logic 0.000ns (0.000%)  route 2.373ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 9.255 - 5.000 ) 
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         2.373    10.219    ADC2/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int_1 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 f  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 f  BUFG_inst/O
                         net (fo=249, routed)         0.946     7.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.248 f  ADC2/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.996     8.244    ADC2/clkPS_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     8.274 f  ADC2/BUFG_clkPS/O
                         net (fo=1, routed)           0.981     9.255    ADC2/clkPS
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/C
                         clock pessimism             -0.147     9.107    
                         clock uncertainty            0.194     9.301    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     9.301    ADC2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -9.301    
                         arrival time                          10.219    
  -------------------------------------------------------------------
                         slack                                  0.918    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        8.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.131ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 0.053ns (1.091%)  route 4.806ns (98.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 18.165 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.308     5.089 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.912     6.000    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.053     6.053 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.895     9.948    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         0.904    17.784    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.042    17.826 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.338    18.165    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    18.369    
                         clock uncertainty           -0.035    18.334    
    SLICE_X5Y42          LDCE (Recov_ldce_G_CLR)     -0.255    18.079    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.079    
                         arrival time                          -9.948    
  -------------------------------------------------------------------
                         slack                                  8.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.028ns (1.206%)  route 2.293ns (98.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.389ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.118     1.934 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.433     2.367    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I1_O)        0.028     2.395 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.861     4.256    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.630     4.161    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.035     4.196 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.193     4.389    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     4.242    
    SLICE_X5Y42          LDCE (Remov_ldce_G_CLR)     -0.069     4.173    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -4.173    
                         arrival time                           4.256    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        7.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.938ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 0.053ns (0.976%)  route 5.378ns (99.024%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.504ns = ( 18.504 - 10.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.269     5.050 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.419     6.468    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.053     6.521 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.959    10.480    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         1.126    18.006    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.042    18.048 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.456    18.504    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    18.709    
                         clock uncertainty           -0.035    18.673    
    SLICE_X1Y40          LDCE (Recov_ldce_G_CLR)     -0.255    18.418    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         18.418    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  7.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        2.662ns  (logic 0.028ns (1.052%)  route 2.634ns (98.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.592ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.100     1.916 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.755     2.671    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.028     2.699 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.879     4.578    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.763     4.293    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.035     4.328 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.263     4.592    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     4.444    
    SLICE_X1Y40          LDCE (Remov_ldce_G_CLR)     -0.069     4.375    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -4.375    
                         arrival time                           4.578    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        7.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.053ns (0.904%)  route 5.809ns (99.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.467ns = ( 18.467 - 10.000 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     4.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.269     5.050 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.704     6.754    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.053     6.807 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.105    10.912    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         1.201    18.081    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.042    18.123 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.344    18.467    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    18.671    
                         clock uncertainty           -0.035    18.636    
    SLICE_X2Y39          LDCE (Recov_ldce_G_CLR)     -0.192    18.444    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         18.444    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  7.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.028ns (1.019%)  route 2.719ns (98.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.579ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     1.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.100     1.916 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.809     2.726    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I1_O)        0.028     2.754 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.910     4.664    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.815     4.345    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.035     4.380 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.199     4.579    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     4.432    
    SLICE_X2Y39          LDCE (Remov_ldce_G_CLR)     -0.050     4.382    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -4.382    
                         arrival time                           4.664    
  -------------------------------------------------------------------
                         slack                                  0.282    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        3.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.727ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.109ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.246ns  (logic 0.053ns (1.010%)  route 5.193ns (98.990%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.467ns = ( 18.467 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.088    11.177    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.053    11.230 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.105    15.335    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         1.201    18.081    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.042    18.123 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.344    18.467    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    18.671    
                         clock uncertainty           -0.035    18.636    
    SLICE_X2Y39          LDCE (Recov_ldce_G_CLR)     -0.192    18.444    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         18.444    
                         arrival time                         -15.335    
  -------------------------------------------------------------------
                         slack                                  3.109    

Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        5.031ns  (logic 0.053ns (1.054%)  route 4.978ns (98.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.620ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.504ns = ( 18.504 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          1.019    11.107    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.053    11.160 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.959    15.119    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         1.126    18.006    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.042    18.048 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.456    18.504    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    18.709    
                         clock uncertainty           -0.035    18.673    
    SLICE_X1Y40          LDCE (Recov_ldce_G_CLR)     -0.255    18.418    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         18.418    
                         arrival time                         -15.119    
  -------------------------------------------------------------------
                         slack                                  3.299    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.414ns  (logic 0.053ns (1.201%)  route 4.361ns (98.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 18.165 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 10.089 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.903     9.781    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.308    10.089 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.466    10.555    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.053    10.608 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.895    14.502    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         0.904    17.784    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.042    17.826 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.338    18.165    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    18.369    
                         clock uncertainty           -0.035    18.334    
    SLICE_X5Y42          LDCE (Recov_ldce_G_CLR)     -0.255    18.079    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.079    
                         arrival time                         -14.502    
  -------------------------------------------------------------------
                         slack                                  3.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.727ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.707ns  (logic 0.042ns (1.133%)  route 3.665ns (98.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.010ns
    Source Clock Delay      (SCD):    4.712ns = ( 9.712 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791     9.464    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.248     9.712 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.385    10.098    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.042    10.140 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.280    13.419    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269     7.507 r  rst_in_reg/Q
                         net (fo=240, routed)         1.053     8.560    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.053     8.613 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.397     9.010    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.204     8.806    
                         clock uncertainty            0.035     8.841    
    SLICE_X5Y42          LDCE (Remov_ldce_G_CLR)     -0.149     8.692    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.692    
                         arrival time                          13.419    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.848ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        4.239ns  (logic 0.042ns (0.991%)  route 4.197ns (99.009%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.504ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.421ns
    Source Clock Delay      (SCD):    4.712ns = ( 9.712 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.791     9.464    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.248     9.712 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.851    10.563    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.042    10.605 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.346    13.951    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269     7.507 r  rst_in_reg/Q
                         net (fo=240, routed)         1.323     8.829    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.053     8.882 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.538     9.421    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.204     9.216    
                         clock uncertainty            0.035     9.252    
    SLICE_X1Y40          LDCE (Remov_ldce_G_CLR)     -0.149     9.103    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -9.103    
                         arrival time                          13.951    
  -------------------------------------------------------------------
                         slack                                  4.848    

Slack (MET) :             4.955ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.438ns  (logic 0.028ns (1.148%)  route 2.410ns (98.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.579ns
    Source Clock Delay      (SCD):    1.934ns = ( 6.934 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.715     6.816    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.118     6.934 f  ADC2/spi_trigger_reg/Q
                         net (fo=10, routed)          0.500     7.434    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.028     7.462 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.910     9.373    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.815     4.345    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.035     4.380 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.199     4.579    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     4.432    
                         clock uncertainty            0.035     4.467    
    SLICE_X2Y39          LDCE (Remov_ldce_G_CLR)     -0.050     4.417    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -4.417    
                         arrival time                           9.373    
  -------------------------------------------------------------------
                         slack                                  4.955    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        3.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.613ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 AD9783_inst0/spi_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.774ns  (logic 0.322ns (2.989%)  route 10.452ns (97.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.539ns = ( 18.539 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.708     4.586    AD9783_inst0/clk_in
    SLICE_X4Y56          FDRE                                         r  AD9783_inst0/spi_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  AD9783_inst0/spi_data_reg[10]/Q
                         net (fo=2, routed)           9.643    14.498    AD9783_inst0/AD_9783_SPI_inst/Q[2]
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.053    14.551 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.809    15.359    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y54          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         1.290    18.170    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y54          LUT3 (Prop_lut3_I2_O)        0.042    18.212 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.327    18.539    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y54          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    18.743    
                         clock uncertainty           -0.035    18.708    
    SLICE_X0Y54          LDCE (Recov_ldce_G_CLR)     -0.255    18.453    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         18.453    
                         arrival time                         -15.359    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 AD9783_inst0/spi_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.815ns  (logic 0.404ns (3.736%)  route 10.411ns (96.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.654ns = ( 18.654 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.708     4.586    AD9783_inst0/clk_in
    SLICE_X4Y56          FDRE                                         r  AD9783_inst0/spi_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.246     4.832 r  AD9783_inst0/spi_data_reg[15]/Q
                         net (fo=2, routed)           9.803    14.634    AD9783_inst0/AD_9783_SPI_inst/Q[3]
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.158    14.792 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.608    15.400    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X4Y55          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         1.382    18.263    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y55          LUT3 (Prop_lut3_I2_O)        0.042    18.305 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.349    18.654    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X4Y55          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    18.858    
                         clock uncertainty           -0.035    18.823    
    SLICE_X4Y55          LDCE (Recov_ldce_G_CLR)     -0.255    18.568    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         18.568    
                         arrival time                         -15.400    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 AD9783_inst0/spi_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.364ns  (logic 0.322ns (3.107%)  route 10.042ns (96.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 18.561 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.708     4.586    AD9783_inst0/clk_in
    SLICE_X4Y56          FDRE                                         r  AD9783_inst0/spi_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  AD9783_inst0/spi_data_reg[10]/Q
                         net (fo=2, routed)           9.643    14.498    AD9783_inst0/AD_9783_SPI_inst/Q[2]
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.053    14.551 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.399    14.950    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X4Y54          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         1.290    18.170    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y54          LUT3 (Prop_lut3_I2_O)        0.042    18.212 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.349    18.561    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X4Y54          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    18.765    
                         clock uncertainty           -0.035    18.730    
    SLICE_X4Y54          LDCE (Recov_ldce_G_CLR)     -0.255    18.475    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         18.475    
                         arrival time                         -14.950    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 AD9783_inst0/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.083ns  (logic 0.322ns (3.193%)  route 9.761ns (96.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.505ns = ( 18.505 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.708     4.586    AD9783_inst0/clk_in
    SLICE_X4Y56          FDRE                                         r  AD9783_inst0/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  AD9783_inst0/spi_data_reg[8]/Q
                         net (fo=2, routed)           9.302    14.157    AD9783_inst0/AD_9783_SPI_inst/Q[1]
    SLICE_X4Y53          LUT3 (Prop_lut3_I1_O)        0.053    14.210 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.459    14.669    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y53          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         1.199    18.080    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y53          LUT3 (Prop_lut3_I2_O)        0.042    18.122 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.383    18.505    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y53          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    18.709    
                         clock uncertainty           -0.035    18.674    
    SLICE_X5Y53          LDCE (Recov_ldce_G_CLR)     -0.255    18.419    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         18.419    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 AD9783_inst0/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.513ns  (logic 0.322ns (3.385%)  route 9.191ns (96.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.239ns = ( 18.239 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.708     4.586    AD9783_inst0/clk_in
    SLICE_X4Y56          FDRE                                         r  AD9783_inst0/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  AD9783_inst0/spi_data_reg[7]/Q
                         net (fo=2, routed)           8.631    13.485    AD9783_inst0/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y53          LUT3 (Prop_lut3_I1_O)        0.053    13.538 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.561    14.099    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y52          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         0.968    17.849    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y53          LUT3 (Prop_lut3_I2_O)        0.042    17.891 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.348    18.239    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X2Y52          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    18.443    
                         clock uncertainty           -0.035    18.408    
    SLICE_X2Y52          LDCE (Recov_ldce_G_CLR)     -0.192    18.216    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.216    
                         arrival time                         -14.099    
  -------------------------------------------------------------------
                         slack                                  4.117    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.613ns  (arrival time - required time)
  Source:                 AD9783_inst0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 0.146ns (3.588%)  route 3.923ns (96.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.418ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.663     1.764    AD9783_inst0/clk_in
    SLICE_X6Y57          FDCE                                         r  AD9783_inst0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDCE (Prop_fdce_C_Q)         0.118     1.882 f  AD9783_inst0/spi_trigger_reg/Q
                         net (fo=12, routed)          3.714     5.596    AD9783_inst0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y53          LUT3 (Prop_lut3_I2_O)        0.028     5.624 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.210     5.834    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y52          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.649     4.180    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y53          LUT3 (Prop_lut3_I2_O)        0.035     4.215 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.203     4.418    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X2Y52          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     4.271    
    SLICE_X2Y52          LDCE (Remov_ldce_G_CLR)     -0.050     4.221    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -4.221    
                         arrival time                           5.834    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.799ns  (arrival time - required time)
  Source:                 AD9783_inst0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.146ns (3.268%)  route 4.321ns (96.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.648ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.663     1.764    AD9783_inst0/clk_in
    SLICE_X6Y57          FDCE                                         r  AD9783_inst0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDCE (Prop_fdce_C_Q)         0.118     1.882 f  AD9783_inst0/spi_trigger_reg/Q
                         net (fo=12, routed)          4.163     6.046    AD9783_inst0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y53          LUT3 (Prop_lut3_I2_O)        0.028     6.074 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.158     6.232    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X4Y54          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.879     4.409    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y54          LUT3 (Prop_lut3_I2_O)        0.035     4.444 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.204     4.648    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X4Y54          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     4.501    
    SLICE_X4Y54          LDCE (Remov_ldce_G_CLR)     -0.069     4.432    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -4.432    
                         arrival time                           6.232    
  -------------------------------------------------------------------
                         slack                                  1.799    

Slack (MET) :             1.894ns  (arrival time - required time)
  Source:                 AD9783_inst0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 0.146ns (3.159%)  route 4.476ns (96.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.708ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.663     1.764    AD9783_inst0/clk_in
    SLICE_X6Y57          FDCE                                         r  AD9783_inst0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDCE (Prop_fdce_C_Q)         0.118     1.882 f  AD9783_inst0/spi_trigger_reg/Q
                         net (fo=12, routed)          4.224     6.106    AD9783_inst0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y55          LUT3 (Prop_lut3_I2_O)        0.028     6.134 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.252     6.386    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X4Y55          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.938     4.469    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y55          LUT3 (Prop_lut3_I2_O)        0.035     4.504 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.204     4.708    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X4Y55          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     4.561    
    SLICE_X4Y55          LDCE (Remov_ldce_G_CLR)     -0.069     4.492    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -4.492    
                         arrival time                           6.386    
  -------------------------------------------------------------------
                         slack                                  1.894    

Slack (MET) :             1.906ns  (arrival time - required time)
  Source:                 AD9783_inst0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 0.146ns (3.227%)  route 4.378ns (96.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.686ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.598ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.663     1.764    AD9783_inst0/clk_in
    SLICE_X6Y57          FDCE                                         r  AD9783_inst0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDCE (Prop_fdce_C_Q)         0.118     1.882 f  AD9783_inst0/spi_trigger_reg/Q
                         net (fo=12, routed)          4.211     6.093    AD9783_inst0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y53          LUT3 (Prop_lut3_I2_O)        0.028     6.121 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.167     6.288    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y53          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.819     4.350    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y53          LUT3 (Prop_lut3_I2_O)        0.035     4.385 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.213     4.598    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y53          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     4.451    
    SLICE_X5Y53          LDCE (Remov_ldce_G_CLR)     -0.069     4.382    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -4.382    
                         arrival time                           6.288    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             2.031ns  (arrival time - required time)
  Source:                 AD9783_inst0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.146ns (3.106%)  route 4.555ns (96.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.650ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.663     1.764    AD9783_inst0/clk_in
    SLICE_X6Y57          FDCE                                         r  AD9783_inst0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDCE (Prop_fdce_C_Q)         0.118     1.882 f  AD9783_inst0/spi_trigger_reg/Q
                         net (fo=12, routed)          4.163     6.046    AD9783_inst0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X4Y53          LUT3 (Prop_lut3_I2_O)        0.028     6.074 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.392     6.465    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y54          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.879     4.409    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y54          LUT3 (Prop_lut3_I2_O)        0.035     4.444 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.206     4.650    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y54          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     4.503    
    SLICE_X0Y54          LDCE (Remov_ldce_G_CLR)     -0.069     4.434    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -4.434    
                         arrival time                           6.465    
  -------------------------------------------------------------------
                         slack                                  2.031    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        0.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        4.998ns  (logic 0.053ns (1.060%)  route 4.945ns (98.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.165ns = ( 18.165 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.050    13.557    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.053    13.610 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           3.895    17.504    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         0.904    17.784    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.042    17.826 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.338    18.165    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.626    18.791    
                         clock uncertainty           -0.035    18.756    
    SLICE_X5Y42          LDCE (Recov_ldce_G_CLR)     -0.255    18.501    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.501    
                         arrival time                         -17.504    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.341ns  (logic 0.053ns (0.992%)  route 5.288ns (99.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.467ns = ( 18.467 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.183    13.690    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.053    13.743 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           4.105    17.848    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         1.201    18.081    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I2_O)        0.042    18.123 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.344    18.467    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X2Y39          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.626    19.093    
                         clock uncertainty           -0.035    19.058    
    SLICE_X2Y39          LDCE (Recov_ldce_G_CLR)     -0.192    18.866    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                         -17.848    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.196ns  (logic 0.053ns (1.020%)  route 5.143ns (98.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.504ns = ( 18.504 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.183    13.690    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.053    13.743 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           3.959    17.702    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         1.126    18.006    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.042    18.048 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.456    18.504    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.626    19.131    
                         clock uncertainty           -0.035    19.095    
    SLICE_X1Y40          LDCE (Recov_ldce_G_CLR)     -0.255    18.840    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         18.840    
                         arrival time                         -17.702    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             4.192ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.292ns  (logic 0.053ns (2.313%)  route 2.239ns (97.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.654ns = ( 18.654 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.630    14.137    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y55          LUT3 (Prop_lut3_I0_O)        0.053    14.190 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.608    14.798    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X4Y55          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         1.382    18.263    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y55          LUT3 (Prop_lut3_I2_O)        0.042    18.305 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.349    18.654    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X4Y55          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.626    19.280    
                         clock uncertainty           -0.035    19.245    
    SLICE_X4Y55          LDCE (Recov_ldce_G_CLR)     -0.255    18.990    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         18.990    
                         arrival time                         -14.798    
  -------------------------------------------------------------------
                         slack                                  4.192    

Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.132ns  (logic 0.053ns (2.486%)  route 2.079ns (97.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.539ns = ( 18.539 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.270    13.777    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y53          LUT3 (Prop_lut3_I0_O)        0.053    13.830 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.809    14.639    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y54          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         1.290    18.170    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y54          LUT3 (Prop_lut3_I2_O)        0.042    18.212 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.327    18.539    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y54          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.626    19.165    
                         clock uncertainty           -0.035    19.130    
    SLICE_X0Y54          LDCE (Recov_ldce_G_CLR)     -0.255    18.875    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         18.875    
                         arrival time                         -14.639    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.258ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.076ns  (logic 0.053ns (2.553%)  route 2.023ns (97.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.505ns = ( 18.505 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.564    14.071    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y53          LUT3 (Prop_lut3_I0_O)        0.053    14.124 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.459    14.583    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y53          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         1.199    18.080    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y53          LUT3 (Prop_lut3_I2_O)        0.042    18.122 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.383    18.505    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y53          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.626    19.131    
                         clock uncertainty           -0.035    19.096    
    SLICE_X5Y53          LDCE (Recov_ldce_G_CLR)     -0.255    18.841    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         18.841    
                         arrival time                         -14.583    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.764ns  (logic 0.053ns (3.005%)  route 1.711ns (96.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.239ns = ( 18.239 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.150    13.657    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.053    13.710 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.561    14.271    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y52          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         0.968    17.849    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y53          LUT3 (Prop_lut3_I2_O)        0.042    17.891 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.348    18.239    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X2Y52          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.626    18.865    
                         clock uncertainty           -0.035    18.830    
    SLICE_X2Y52          LDCE (Recov_ldce_G_CLR)     -0.192    18.638    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.638    
                         arrival time                         -14.271    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.632ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.345ns  (logic 0.000ns (0.000%)  route 1.345ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.084ns = ( 18.084 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.345    13.851    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X10Y49         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         0.924    17.804    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.042    17.846 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.238    18.084    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X10Y49         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.626    18.711    
                         clock uncertainty           -0.035    18.675    
    SLICE_X10Y49         LDCE (Recov_ldce_G_CLR)     -0.192    18.483    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         18.483    
                         arrival time                         -13.851    
  -------------------------------------------------------------------
                         slack                                  4.632    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.722ns  (logic 0.053ns (3.077%)  route 1.669ns (96.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.681ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 18.561 - 10.000 ) 
    Source Clock Delay      (SCD):    7.507ns = ( 12.507 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905    12.238    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269    12.507 f  rst_in_reg/Q
                         net (fo=240, routed)         1.270    13.777    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y53          LUT3 (Prop_lut3_I0_O)        0.053    13.830 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.399    14.229    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X4Y54          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    16.664    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    16.880 r  rst_in_reg/Q
                         net (fo=240, routed)         1.290    18.170    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y54          LUT3 (Prop_lut3_I2_O)        0.042    18.212 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.349    18.561    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X4Y54          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.626    19.187    
                         clock uncertainty           -0.035    19.152    
    SLICE_X4Y54          LDCE (Recov_ldce_G_CLR)     -0.255    18.897    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         18.897    
                         arrival time                         -14.229    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.623ns  (logic 0.000ns (0.000%)  route 0.623ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 13.638 - 10.000 ) 
    Source Clock Delay      (SCD):    3.531ns = ( 8.531 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     6.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     7.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     7.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     7.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     8.407    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     8.531 f  rst_in_reg/Q
                         net (fo=240, routed)         0.623     9.153    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242    12.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    12.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717    12.745    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100    12.845 r  rst_in_reg/Q
                         net (fo=240, routed)         0.484    13.329    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.028    13.357 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.281    13.638    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.685    14.324    
                         clock uncertainty           -0.035    14.288    
    SLICE_X5Y45          LDCE (Recov_ldce_G_CLR)     -0.117    14.171    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         14.171    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.154ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.293ns  (logic 0.000ns (0.000%)  route 1.293ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.759ns
    Source Clock Delay      (SCD):    6.880ns = ( 11.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.664    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    11.880 f  rst_in_reg/Q
                         net (fo=240, routed)         1.293    13.173    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269     7.507 r  rst_in_reg/Q
                         net (fo=240, routed)         1.466     8.972    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT2 (Prop_lut2_I1_O)        0.053     9.025 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.734     9.759    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X3Y43          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.626     9.133    
                         clock uncertainty            0.035     9.168    
    SLICE_X3Y43          LDCE (Remov_ldce_G_CLR)     -0.149     9.019    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -9.019    
                         arrival time                          13.173    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.258ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.056ns  (logic 0.000ns (0.000%)  route 1.056ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.384ns
    Source Clock Delay      (SCD):    6.880ns = ( 11.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.664    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    11.880 f  rst_in_reg/Q
                         net (fo=240, routed)         1.056    12.936    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X6Y53          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269     7.507 r  rst_in_reg/Q
                         net (fo=240, routed)         1.417     8.923    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X6Y53          LUT2 (Prop_lut2_I1_O)        0.053     8.976 f  AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.408     9.384    AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X6Y53          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.626     8.758    
                         clock uncertainty            0.035     8.793    
    SLICE_X6Y53          LDCE (Remov_ldce_G_CLR)     -0.115     8.678    AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.678    
                         arrival time                          12.936    
  -------------------------------------------------------------------
                         slack                                  4.258    

Slack (MET) :             4.369ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.924ns  (logic 0.000ns (0.000%)  route 0.924ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.175ns
    Source Clock Delay      (SCD):    6.880ns = ( 11.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.664    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    11.880 f  rst_in_reg/Q
                         net (fo=240, routed)         0.924    12.804    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269     7.507 r  rst_in_reg/Q
                         net (fo=240, routed)         0.915     8.421    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.053     8.474 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.700     9.175    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X5Y45          LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.626     8.548    
                         clock uncertainty            0.035     8.584    
    SLICE_X5Y45          LDCE (Remov_ldce_G_CLR)     -0.149     8.435    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.435    
                         arrival time                          12.804    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.597ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.461ns  (logic 0.042ns (2.874%)  route 1.419ns (97.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.484ns
    Source Clock Delay      (SCD):    6.880ns = ( 11.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.664    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    11.880 f  rst_in_reg/Q
                         net (fo=240, routed)         1.088    12.969    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y53          LUT3 (Prop_lut3_I0_O)        0.042    13.011 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.331    13.342    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X4Y54          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269     7.507 r  rst_in_reg/Q
                         net (fo=240, routed)         1.517     9.023    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y54          LUT3 (Prop_lut3_I2_O)        0.053     9.076 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.408     9.484    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X4Y54          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.626     8.858    
                         clock uncertainty            0.035     8.893    
    SLICE_X4Y54          LDCE (Remov_ldce_G_CLR)     -0.149     8.744    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -8.744    
                         arrival time                          13.342    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.842ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.156ns  (logic 0.000ns (0.000%)  route 1.156ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.900ns
    Source Clock Delay      (SCD):    6.880ns = ( 11.880 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=249, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.792    11.664    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.216    11.880 f  rst_in_reg/Q
                         net (fo=240, routed)         1.156    13.036    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X10Y49         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=249, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.905     7.238    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.269     7.507 r  rst_in_reg/Q
                         net (fo=240, routed)         1.067     8.573    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X9Y49          LUT2 (Prop_lut2_I1_O)        0.053     8.626 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.273     8.900    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X10Y49         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.626     8.273    
                         clock uncertainty            0.035     8.309    
    SLICE_X10Y49         LDCE (Remov_ldce_G_CLR)     -0.115     8.194    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.194    
                         arrival time                          13.036    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.925ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.958ns  (logic 0.028ns (2.922%)  route 0.930ns (97.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.598ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.763     8.608    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y53          LUT3 (Prop_lut3_I0_O)        0.028     8.636 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.167     8.804    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y53          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.819     4.350    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y53          LUT3 (Prop_lut3_I2_O)        0.035     4.385 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.213     4.598    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y53          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.685     3.913    
                         clock uncertainty            0.035     3.948    
    SLICE_X5Y53          LDCE (Remov_ldce_G_CLR)     -0.069     3.879    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -3.879    
                         arrival time                           8.804    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.926ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.799ns  (logic 0.028ns (3.504%)  route 0.771ns (96.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.418ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.561     8.407    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y53          LUT3 (Prop_lut3_I0_O)        0.028     8.435 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.210     8.644    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X2Y52          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.649     4.180    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y53          LUT3 (Prop_lut3_I2_O)        0.035     4.215 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.203     4.418    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X2Y52          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.685     3.733    
                         clock uncertainty            0.035     3.768    
    SLICE_X2Y52          LDCE (Remov_ldce_G_CLR)     -0.050     3.718    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -3.718    
                         arrival time                           8.644    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.944ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.088ns  (logic 0.028ns (2.575%)  route 1.060ns (97.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.708ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.807     8.653    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y55          LUT3 (Prop_lut3_I0_O)        0.028     8.681 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.252     8.933    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X4Y55          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.938     4.469    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y55          LUT3 (Prop_lut3_I2_O)        0.035     4.504 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.204     4.708    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X4Y55          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.685     4.023    
                         clock uncertainty            0.035     4.058    
    SLICE_X4Y55          LDCE (Remov_ldce_G_CLR)     -0.069     3.989    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -3.989    
                         arrival time                           8.933    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.978ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.064ns  (logic 0.028ns (2.632%)  route 1.036ns (97.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.650ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.644     8.490    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y53          LUT3 (Prop_lut3_I0_O)        0.028     8.518 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.392     8.909    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X0Y54          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.879     4.409    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X4Y54          LUT3 (Prop_lut3_I2_O)        0.035     4.444 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.206     4.650    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X0Y54          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.685     3.965    
                         clock uncertainty            0.035     4.001    
    SLICE_X0Y54          LDCE (Remov_ldce_G_CLR)     -0.069     3.932    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -3.932    
                         arrival time                           8.909    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             6.462ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.490ns  (logic 0.028ns (1.125%)  route 2.462ns (98.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.592ns
    Source Clock Delay      (SCD):    2.845ns = ( 7.845 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=249, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.717     7.745    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.100     7.845 f  rst_in_reg/Q
                         net (fo=240, routed)         0.582     8.428    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.028     8.456 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.879    10.335    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=249, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.957     3.407    clk__0
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.124     3.531 r  rst_in_reg/Q
                         net (fo=240, routed)         0.763     4.293    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.035     4.328 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.263     4.592    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X1Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.685     3.906    
                         clock uncertainty            0.035     3.942    
    SLICE_X1Y40          LDCE (Remov_ldce_G_CLR)     -0.069     3.873    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -3.873    
                         arrival time                          10.335    
  -------------------------------------------------------------------
                         slack                                  6.462    





