and r0, r0, r1, lsl #5 
add r1, r1, r2, asr #1 
and r2, r0, r1, ror #1 
bic r1, r2, r0 
