\hypertarget{startup__saml21_8c}{}\section{src/\+A\+S\+F/sam0/utils/cmsis/saml21/source/gcc/startup\+\_\+saml21.c File Reference}
\label{startup__saml21_8c}\index{src/\+A\+S\+F/sam0/utils/cmsis/saml21/source/gcc/startup\+\_\+saml21.\+c@{src/\+A\+S\+F/sam0/utils/cmsis/saml21/source/gcc/startup\+\_\+saml21.\+c}}


gcc starttup file for S\+A\+M\+L21  


{\ttfamily \#include \char`\"{}saml21.\+h\char`\"{}}\\*
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hypertarget{startup__saml21_8c_a5f388c8556f7cb6a84b5692db6b6ad80}{}void {\bfseries \+\_\+\+\_\+libc\+\_\+init\+\_\+array} (void)\label{startup__saml21_8c_a5f388c8556f7cb6a84b5692db6b6ad80}

\item 
\hypertarget{startup__saml21_8c_a4ed9b32000d3b15c46ffd748f32ed44d}{}void \hyperlink{startup__saml21_8c_a4ed9b32000d3b15c46ffd748f32ed44d}{Dummy\+\_\+\+Handler} (void)\label{startup__saml21_8c_a4ed9b32000d3b15c46ffd748f32ed44d}

\begin{DoxyCompactList}\small\item\em Default interrupt handler for unused I\+R\+Qs. \end{DoxyCompactList}\item 
\hypertarget{startup__saml21_8c_aaa1400c15ada51a2aeaa13813e9f0c0d}{}void {\bfseries N\+M\+I\+\_\+\+Handler} (void Hard\+Fault\+\_\+\+Handler void)\label{startup__saml21_8c_aaa1400c15ada51a2aeaa13813e9f0c0d}

\item 
\hypertarget{group___s_a_m_l21_e18_a__cmsis_gae7ee340978f5c25f52f0cad1457c6616}{}void \hyperlink{group___s_a_m_l21_e18_a__cmsis_gae7ee340978f5c25f52f0cad1457c6616}{Reset\+\_\+\+Handler} (void)\label{group___s_a_m_l21_e18_a__cmsis_gae7ee340978f5c25f52f0cad1457c6616}

\begin{DoxyCompactList}\small\item\em This is the code that gets called on processor reset. To initialize the device, and call the main() routine. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\hypertarget{startup__saml21_8c_a797d7617293913aabf29979f9355c069}{}uint32\+\_\+t {\bfseries \+\_\+sfixed}\label{startup__saml21_8c_a797d7617293913aabf29979f9355c069}

\item 
\hypertarget{startup__saml21_8c_aa55487a2e05bbec386ff62a79418827e}{}uint32\+\_\+t {\bfseries \+\_\+efixed}\label{startup__saml21_8c_aa55487a2e05bbec386ff62a79418827e}

\item 
\hypertarget{startup__saml21_8c_abba93927cdaa2d32967cfc724f47cf8f}{}uint32\+\_\+t {\bfseries \+\_\+etext}\label{startup__saml21_8c_abba93927cdaa2d32967cfc724f47cf8f}

\item 
\hypertarget{startup__saml21_8c_ac50d147d186c5fcf7efa97a4197e530e}{}uint32\+\_\+t {\bfseries \+\_\+srelocate}\label{startup__saml21_8c_ac50d147d186c5fcf7efa97a4197e530e}

\item 
\hypertarget{startup__saml21_8c_a59f8a39545ac1b9b88d4228c40c910b9}{}uint32\+\_\+t {\bfseries \+\_\+erelocate}\label{startup__saml21_8c_a59f8a39545ac1b9b88d4228c40c910b9}

\item 
\hypertarget{startup__saml21_8c_a5c6ed4fbf19b32595d4afb2c25aa8363}{}uint32\+\_\+t {\bfseries \+\_\+szero}\label{startup__saml21_8c_a5c6ed4fbf19b32595d4afb2c25aa8363}

\item 
\hypertarget{startup__saml21_8c_ad4c54e57daaa1859c4fd4208ed7d31fa}{}uint32\+\_\+t {\bfseries \+\_\+ezero}\label{startup__saml21_8c_ad4c54e57daaa1859c4fd4208ed7d31fa}

\item 
\hypertarget{startup__saml21_8c_ae588877090aec0bc36ee7c0ecf084ed4}{}uint32\+\_\+t {\bfseries \+\_\+sstack}\label{startup__saml21_8c_ae588877090aec0bc36ee7c0ecf084ed4}

\item 
\hypertarget{startup__saml21_8c_a69247aef56f755ef3b08265060dea50f}{}uint32\+\_\+t {\bfseries \+\_\+estack}\label{startup__saml21_8c_a69247aef56f755ef3b08265060dea50f}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
gcc starttup file for S\+A\+M\+L21 

Copyright (c) 2015 Atmel Corporation. All rights reserved.