Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
Reading design: vga_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_controller"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Use New Parser                     : yes
Top Module Name                    : vga_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\turn_marker.v" into library work
Parsing module <turn_marker>.
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_timer.v" into library work
Parsing module <vga_timer>.
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" into library work
Parsing module <ttt_logic>.
WARNING:HDLCompiler:751 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 14: Redeclaration of ansi port Pixel_X is not allowed
WARNING:HDLCompiler:751 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 15: Redeclaration of ansi port Pixel_Y is not allowed
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\oneshot.v" into library work
Parsing module <oneshot>.
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\ipcore_dir\ila.v" into library work
Parsing module <ila>.
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\ipcore_dir\icon.v" into library work
Parsing module <icon>.
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\clock_divider.v" into library work
Parsing module <clock_divider>.
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_controller.v" into library work
Parsing module <vga_controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_controller.v" Line 39: Port RST_IN is not connected to this instance

Elaborating module <vga_controller>.

Elaborating module <clock_divider>.

Elaborating module <BUFG>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLK_FEEDBACK="1X",CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",DFS_FREQUENCY_MODE="LOW",DLL_FREQUENCY_MODE="LOW",DUTY_CYCLE_CORRECTION="TRUE",FACTORY_JF=16'b1100000010000000,PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.

Elaborating module <icon>.

Elaborating module <ila>.

Elaborating module <debounce>.

Elaborating module <oneshot>.

Elaborating module <vga_timer>.
WARNING:HDLCompiler:413 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_timer.v" Line 17: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_timer.v" Line 20: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1016 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 68: Port clk is not connected to this instance

Elaborating module <ttt_logic>.

Elaborating module <turn_marker>.
WARNING:HDLCompiler:91 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\turn_marker.v" Line 33: Signal <current_state> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:1499 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\turn_marker.v" Line 21: Empty module <turn_marker> remains a black box.
WARNING:HDLCompiler:552 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" Line 68: Input port clk is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_controller.v" Line 39: Input port RST_IN is not connected on this instance
WARNING:Xst:2972 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" line 68. All outputs of instance <turn_marker> of block <turn_marker> are unconnected in block <ttt_logic>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_controller>.
    Related source file is "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_controller.v".
WARNING:Xst:647 - Input <SW0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SW3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_controller.v" line 39: Output port <CLK0_OUT> of the instance <clock_divider> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_controller.v" line 39: Output port <LOCKED_OUT> of the instance <clock_divider> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <vga_controller> synthesized.

Synthesizing Unit <clock_divider>.
    Related source file is "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\clock_divider.v".
    Summary:
	no macro.
Unit <clock_divider> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\debounce.v".
    Found 1-bit register for signal <sync_out>.
    Found 15-bit register for signal <count>.
    Found 1-bit register for signal <q_1>.
    Found 15-bit adder for signal <count[14]_GND_8_o_add_1_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <oneshot>.
    Related source file is "C:\Users\Kirsten\Desktop\FPGA TTT Git\ISE_Synthesis\TTT_Project\oneshot.v".
    Found 1-bit register for signal <oneshot_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <oneshot> synthesized.

Synthesizing Unit <vga_timer>.
    Related source file is "C:\Users\Kirsten\Desktop\FPGA TTT Git\vga_timer.v".
    Found 9-bit register for signal <CounterY>.
    Found 1-bit register for signal <vga_HS>.
    Found 1-bit register for signal <vga_VS>.
    Found 1-bit register for signal <vga_on>.
    Found 10-bit register for signal <CounterX>.
    Found 10-bit adder for signal <CounterX[9]_GND_10_o_add_2_OUT> created at line 17.
    Found 9-bit adder for signal <CounterY[8]_GND_10_o_add_6_OUT> created at line 20.
    Found 9-bit comparator greater for signal <CounterY[8]_PWR_10_o_LessThan_15_o> created at line 32
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vga_timer> synthesized.

Synthesizing Unit <ttt_logic>.
    Related source file is "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v".
        LINE_WIDTH_MAX = 3'b011
WARNING:Xst:2898 - Port 'clk', unconnected in block instance 'turn_marker', is tied to GND.
WARNING:Xst:2898 - Port 'start', unconnected in block instance 'turn_marker', is tied to GND.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" line 68: Output port <player_turn> of the instance <turn_marker> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" line 68: Output port <player1_marker> of the instance <turn_marker> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Kirsten\Desktop\FPGA TTT Git\ttt_logic.v" line 68: Output port <player2_marker> of the instance <turn_marker> is unconnected or connected to loadless signal.
    Found 10-bit comparator lessequal for signal <n0000> created at line 37
    Found 9-bit comparator lessequal for signal <n0008> created at line 37
    Summary:
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <ttt_logic> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 1
 15-bit adder                                          : 1
 9-bit adder                                           : 1
# Registers                                            : 9
 1-bit register                                        : 6
 10-bit register                                       : 1
 15-bit register                                       : 1
 9-bit register                                        : 1
# Comparators                                          : 3
 10-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ila.ngc>.
Reading core <ipcore_dir/icon.ngc>.
Loading core <ila> for timing and area information for instance <ila>.
Loading core <icon> for timing and area information for instance <icon>.

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debounce> synthesized (advanced).

Synthesizing (advanced) Unit <vga_timer>.
The following registers are absorbed into counter <CounterX>: 1 register on signal <CounterX>.
The following registers are absorbed into counter <CounterY>: 1 register on signal <CounterY>.
Unit <vga_timer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 10-bit up counter                                     : 1
 15-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 6
 Flip-Flops                                            : 6
# Comparators                                          : 3
 10-bit comparator lessequal                           : 1
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga_controller> ...

Optimizing unit <vga_timer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_controller, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 541
#      GND                         : 3
#      INV                         : 10
#      LUT1                        : 91
#      LUT2                        : 33
#      LUT2_L                      : 1
#      LUT3                        : 41
#      LUT3_L                      : 1
#      LUT4                        : 119
#      LUT4_L                      : 6
#      MUXCY                       : 31
#      MUXCY_L                     : 67
#      MUXF5                       : 32
#      MUXF6                       : 9
#      VCC                         : 3
#      XORCY                       : 94
# FlipFlops/Latches                : 270
#      FD                          : 13
#      FDC                         : 1
#      FDCE                        : 24
#      FDE                         : 45
#      FDP                         : 9
#      FDPE                        : 10
#      FDR                         : 75
#      FDRE                        : 78
#      FDRS                        : 4
#      FDS                         : 10
#      LDC                         : 1
# RAMS                             : 5
#      RAMB16_S1_S2                : 5
# Shift Registers                  : 61
#      SRL16                       : 8
#      SRL16E                      : 1
#      SRLC16E                     : 52
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 7
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 5
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      BSCAN_SPARTAN3              : 1

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      282  out of   4656     6%  
 Number of Slice Flip Flops:            270  out of   9312     2%  
 Number of 4 input LUTs:                363  out of   9312     3%  
    Number used as logic:               302
    Number used as Shift registers:      61
 Number of IOs:                          11
 Number of bonded IOBs:                   7  out of    232     3%  
 Number of BRAMs:                         5  out of     20    25%  
 Number of GCLKs:                         4  out of     24    16%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------+------------------------------------------------+-------+
Clock Signal                                                          | Clock buffer(FF name)                          | Load  |
----------------------------------------------------------------------+------------------------------------------------+-------+
CCLK                                                                  | DCM_SP:CLKDV                                   | 40    |
CCLK                                                                  | IBUFG+BUFG                                     | 159   |
icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1                                 | BUFG                                           | 140   |
icon/CONTROL0<13>(icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
icon/U0/iUPDATE_OUT                                                   | NONE(icon/U0/U_ICON/U_iDATA_CMD)               | 1     |
----------------------------------------------------------------------+------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                   | Buffer(FF name)                                                                                                          | Load  |
-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+
icon/U0/U_ICON/U_CMD/iSEL_n(icon/U0/U_ICON/U_CMD/U_SEL_n:O)                                      | NONE(icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET)                                                                    | 10    |
ila/N0(ila/XST_GND:G)                                                                            | NONE(ila/U0/I_TQ0.G_TW[3].U_TQ)                                                                                          | 9     |
icon/CONTROL0<20>(icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE:O)                           | NONE(ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL16.U_GAND_SRL16/I_YES_IREG.F_TW[2].U_IREG)| 8     |
ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR(ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR:O)        | NONE(ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0)                                                                       | 4     |
ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR(ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR:O)      | NONE(ila/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1)                                                                      | 4     |
ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR(ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR:O)              | NONE(ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE)                                                                          | 4     |
ila/U0/I_NO_D.U_ILA/iARM(ila/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD:Q)             | NONE(ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE)                                                                            | 2     |
icon/CONTROL0<13>(icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                           | NONE(ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE)                                                                            | 1     |
icon/U0/U_ICON/iSEL_n(icon/U0/U_ICON/U_iSEL_n:O)                                                 | NONE(icon/U0/U_ICON/U_iDATA_CMD)                                                                                         | 1     |
ila/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse(ila/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT:Q)| NONE(ila/U0/I_NO_D.U_ILA/U_STAT/U_RISING)                                                                                | 1     |
ila/U0/I_NO_D.U_ILA/iRESET<1>(ila/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST:Q)                        | NONE(ila/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG)                                         | 1     |
-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.302ns (Maximum Frequency: 107.501MHz)
   Minimum input arrival time before clock: 8.201ns
   Maximum output required time after clock: 9.347ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CCLK'
  Clock period: 5.796ns (frequency: 172.533MHz)
  Total number of paths / destination ports: 1928 / 450
-------------------------------------------------------------------------
Delay:               5.796ns (Levels of Logic = 5)
  Source:            vga_timer/CounterX_7 (FF)
  Destination:       ila/U0/I_TQ0.G_TW[6].U_TQ (FF)
  Source Clock:      CCLK rising 0.5X
  Destination Clock: CCLK rising

  Data Path: vga_timer/CounterX_7 to ila/U0/I_TQ0.G_TW[6].U_TQ
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.591   0.883  vga_timer/CounterX_7 (vga_timer/CounterX_7)
     LUT2:I0->O            1   0.704   0.424  ttt_logic/Mmux_vga_blue_reg168 (ttt_logic/Mmux_vga_blue_reg168)
     LUT4:I3->O            1   0.704   0.499  ttt_logic/Mmux_vga_blue_reg183 (ttt_logic/Mmux_vga_blue_reg183)
     LUT4_L:I1->LO         1   0.704   0.275  ttt_logic/Mmux_vga_blue_reg1222_SW0 (N5)
     LUT4:I0->O            4   0.704   0.000  ttt_logic/Mmux_vga_blue_reg1222 (VGA_BLUE_OBUF)
     begin scope: 'ila:TRIG0<6>'
     FDP:D                     0.308          U0/I_TQ0.G_TW[6].U_TQ
    ----------------------------------------
    Total                      5.796ns (3.715ns logic, 2.081ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1'
  Clock period: 9.302ns (frequency: 107.501MHz)
  Total number of paths / destination ports: 2456 / 335
-------------------------------------------------------------------------
Delay:               9.302ns (Levels of Logic = 5)
  Source:            icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE (FF)
  Source Clock:      icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising
  Destination Clock: icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising

  Data Path: icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            19   0.591   1.260  U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (U0/U_ICON/iCORE_ID<0>)
     LUT4:I0->O           32   0.704   1.297  U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT (U0/U_ICON/iCORE_ID_SEL<0>)
     LUT4:I2->O           15   0.704   1.021  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE (CONTROL0<14>)
     end scope: 'icon:CONTROL0<14>'
     begin scope: 'ila:CONTROL<14>'
     LUT4:I3->O            4   0.704   0.762  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/I_NI_GT_1.I3.U_LUT (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/lowAddr_rst)
     LUT2:I0->O           14   0.704   1.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/I_NI_GT_1.U_highAddr_ce (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce)
     FDRE:CE                   0.555          U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE
    ----------------------------------------
    Total                      9.302ns (3.962ns logic, 5.340ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'icon/U0/iUPDATE_OUT'
  Clock period: 2.554ns (frequency: 391.543MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.554ns (Levels of Logic = 1)
  Source:            icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       icon/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      icon/U0/iUPDATE_OUT rising
  Destination Clock: icon/U0/iUPDATE_OUT rising

  Data Path: icon/U0/U_ICON/U_iDATA_CMD to icon/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.704   0.420  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.308          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.554ns (1.603ns logic, 0.951ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CCLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            BTN0 (PAD)
  Destination:       debounce_rst/q_1 (FF)
  Destination Clock: CCLK rising 0.5X

  Data Path: BTN0 to debounce_rst/q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  BTN0_IBUF (BTN0_IBUF)
     FD:D                      0.308          debounce_rst/q_1
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1'
  Total number of paths / destination ports: 185 / 161
-------------------------------------------------------------------------
Offset:              8.201ns (Levels of Logic = 5)
  Source:            icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:SHIFT (PAD)
  Destination:       ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE (FF)
  Destination Clock: icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising

  Data Path: icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:SHIFT to ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SHIFT    3   0.000   0.610  U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.704   1.437  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           15   0.704   1.021  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE (CONTROL0<14>)
     end scope: 'icon:CONTROL0<14>'
     begin scope: 'ila:CONTROL<14>'
     LUT4:I3->O            4   0.704   0.762  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/I_NI_GT_1.I3.U_LUT (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/lowAddr_rst)
     LUT2:I0->O           14   0.704   1.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/I_NI_GT_1.U_highAddr_ce (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce)
     FDRE:CE                   0.555          U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[13].U_FDRE
    ----------------------------------------
    Total                      8.201ns (3.371ns logic, 4.830ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CCLK'
  Total number of paths / destination ports: 104 / 4
-------------------------------------------------------------------------
Offset:              9.347ns (Levels of Logic = 5)
  Source:            vga_timer/CounterX_7 (FF)
  Destination:       VGA_GREEN (PAD)
  Source Clock:      CCLK rising 0.5X

  Data Path: vga_timer/CounterX_7 to VGA_GREEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.591   0.883  vga_timer/CounterX_7 (vga_timer/CounterX_7)
     LUT2:I0->O            1   0.704   0.424  ttt_logic/Mmux_vga_blue_reg168 (ttt_logic/Mmux_vga_blue_reg168)
     LUT4:I3->O            1   0.704   0.499  ttt_logic/Mmux_vga_blue_reg183 (ttt_logic/Mmux_vga_blue_reg183)
     LUT4_L:I1->LO         1   0.704   0.275  ttt_logic/Mmux_vga_blue_reg1222_SW0 (N5)
     LUT4:I0->O            4   0.704   0.587  ttt_logic/Mmux_vga_blue_reg1222 (VGA_BLUE_OBUF)
     OBUF:I->O                 3.272          VGA_GREEN_OBUF (VGA_GREEN)
    ----------------------------------------
    Total                      9.347ns (6.679ns logic, 2.668ns route)
                                       (71.5% logic, 28.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.591ns (Levels of Logic = 0)
  Source:            icon/U0/U_ICON/U_TDO_reg (FF)
  Destination:       icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:TDO1 (PAD)
  Source Clock:      icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1 rising

  Data Path: icon/U0/U_ICON/U_TDO_reg to icon/U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS:TDO1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.591   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_SPARTAN3:TDO1        0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_SPARTAN3.ISYN.I_USE_SOFTBSCAN_EQ0.I_3.U_BS
    ----------------------------------------
    Total                      0.591ns (0.591ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CCLK
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CCLK                                 |    5.796|         |         |         |
icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1|    6.442|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
CCLK                                 |    6.255|         |         |         |
icon/CONTROL0<13>                    |         |    6.513|         |         |
icon/U0/U_ICON/I_YES_BSCAN.U_BS/DRCK1|    9.302|         |         |         |
icon/U0/iUPDATE_OUT                  |    3.494|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon/U0/iUPDATE_OUT
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
icon/U0/iUPDATE_OUT|    2.554|         |         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.90 secs
 
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
--> 

Total memory usage is 228524 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    6 (   0 filtered)

