
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001112                       # Number of seconds simulated
sim_ticks                                  1111918824                       # Number of ticks simulated
final_tick                               400314060252                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 136139                       # Simulator instruction rate (inst/s)
host_op_rate                                   183182                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  26564                       # Simulator tick rate (ticks/s)
host_mem_usage                               67382908                       # Number of bytes of host memory used
host_seconds                                 41857.96                       # Real time elapsed on the host
sim_insts                                  5698513606                       # Number of instructions simulated
sim_ops                                    7667633994                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        10752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        20608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        10752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data         9984                       # Number of bytes read from this memory
system.physmem.bytes_read::total               149760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           24448                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        56576                       # Number of bytes written to this memory
system.physmem.bytes_written::total             56576                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           84                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          161                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           84                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           78                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1170                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             442                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  442                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2762792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14504656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3108141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9669771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2993024                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18533727                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2877908                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18418611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3108141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9669771                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2762792                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     14504656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      3108141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     18418611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1266279                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      8979073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               134686091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2762792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3108141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2993024                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2877908                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3108141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2762792                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      3108141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1266279                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           21987217                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50881412                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50881412                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50881412                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2762792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14504656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3108141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9669771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2993024                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18533727                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2877908                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18418611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3108141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9669771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2762792                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     14504656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      3108141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     18418611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1266279                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      8979073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              185567503                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          210177                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       172169                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        22260                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        87066                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           80006                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           21303                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          995                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2008471                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1199698                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             210177                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       101309                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               262294                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          64225                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        109684                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           125226                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21986                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2422029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.957036                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2159735     89.17%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           27844      1.15%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           32245      1.33%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           17680      0.73%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           20340      0.84%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           11690      0.48%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            7713      0.32%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           20665      0.85%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          124117      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2422029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078822                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.449919                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1991448                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       127361                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           259949                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2084                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         41183                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34076                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          398                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1463878                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2186                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         41183                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1995050                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          19497                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        98665                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           258462                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         9168                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1461623                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2050                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4453                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2032931                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6803345                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6803345                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1703093                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          329825                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          388                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            26684                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       140680                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        75412                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1926                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15748                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1367666                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2051                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       201581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       472253                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2422029                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.564678                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.257168                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1846430     76.23%     76.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       231202      9.55%     85.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       124591      5.14%     90.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        85785      3.54%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        75336      3.11%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        38689      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         9355      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6120      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         4521      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2422029                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            346     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1313     43.64%     55.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1350     44.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1144782     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        21291      1.56%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       126782      9.27%     94.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        74645      5.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1367666                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.512912                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3009                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002200                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5162420                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1659593                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1342702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1370675                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         3384                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        27799                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         2346                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         41183                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          14508                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1304                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1457977                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       140680                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        75412                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          222                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25283                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1345745                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       118651                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        21920                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              193248                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          187605                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             74597                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.504691                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1342797                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1342702                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798870                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2092640                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.503550                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381752                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1226889                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       231095                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22209                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2380846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.515316                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.332433                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1879349     78.94%     78.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       232739      9.78%     88.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97570      4.10%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        58504      2.46%     95.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        40162      1.69%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        26309      1.11%     98.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13807      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        10785      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        21621      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2380846                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1226889                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                185944                       # Number of memory references committed
system.switch_cpus0.commit.loads               112879                       # Number of loads committed
system.switch_cpus0.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            175550                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1106121                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        24959                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        21621                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3817196                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2957171                       # The number of ROB writes
system.switch_cpus0.timesIdled                  32718                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 244444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1226889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.666468                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.666468                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.375028                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.375028                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6068651                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1866102                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1364675                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          217530                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       178071                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        23014                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        88269                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           83275                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           21930                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         1063                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2088022                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1217508                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             217530                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       105205                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               252645                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          63763                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         51694                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           129283                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        22865                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2432824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.614665                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.961237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2180179     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           11589      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           18275      0.75%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           24569      1.01%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           26039      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           22048      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           11657      0.48%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           18557      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          119911      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2432824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081580                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.456599                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2066864                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        73290                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           252034                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          374                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         40255                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        35539                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1492034                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         40255                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2072891                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          13867                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46144                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           246393                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        13265                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1490747                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1706                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5877                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2080865                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6930865                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6930865                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1770696                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          310125                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          358                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            41480                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       140296                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        74805                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          837                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        16704                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1487867                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          360                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1402653                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          393                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       183328                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       444214                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2432824                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.576553                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269350                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1840787     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       242193      9.96%     85.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       123195      5.06%     90.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        93910      3.86%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        73619      3.03%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        29316      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        18692      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         9764      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1348      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2432824                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            292     11.87%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           903     36.69%     48.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1266     51.44%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1180271     84.15%     84.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        20831      1.49%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       126985      9.05%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        74392      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1402653                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.526033                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2461                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001755                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5240982                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1671569                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1379516                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1405114                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2765                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        25159                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1539                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         40255                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          10931                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1170                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1488231                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       140296                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        74805                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           992                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12565                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13610                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        26175                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1381670                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       119392                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        20981                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              193759                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          195813                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             74367                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.518164                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1379595                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1379516                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           792786                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2136705                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.517356                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371032                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1032414                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1270451                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       217767                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        23080                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2392569                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.530999                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378773                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1871562     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       258065     10.79%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        97898      4.09%     93.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        46283      1.93%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        38685      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        22739      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        20279      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8832      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        28226      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2392569                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1032414                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1270451                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                188400                       # Number of memory references committed
system.switch_cpus1.commit.loads               115134                       # Number of loads committed
system.switch_cpus1.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            183170                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1144697                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        26172                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        28226                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3852548                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            3016726                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33420                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 233649                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1032414                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1270451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1032414                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.582756                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.582756                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.387183                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.387183                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6216184                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1923363                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1382620                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          195124                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       175271                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        17043                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       132549                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          128563                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           10679                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          539                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2070649                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1112248                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             195124                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       139242                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               246943                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          56773                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         41435                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           126621                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        16479                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2398657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.516752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.755637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2151714     89.70%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           38319      1.60%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           18338      0.76%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           37941      1.58%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           10683      0.45%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           35521      1.48%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            5133      0.21%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            8506      0.35%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8           92502      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2398657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073177                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.417123                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2046831                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        66045                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           246264                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          263                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         39251                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        17249                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          379                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1234658                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1679                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         39251                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2049860                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          42497                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        15053                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           243422                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8571                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1231940                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1040                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         6770                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1605773                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      5568803                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      5568803                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1264977                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          340772                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          156                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            19153                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       231255                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        33397                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          325                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         7420                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1223470                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1132915                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1204                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       245861                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       521438                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2398657                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.472312                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.082528                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1902343     79.31%     79.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       151485      6.32%     85.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       171669      7.16%     92.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        97288      4.06%     96.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        48706      2.03%     98.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        12533      0.52%     99.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        13992      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          341      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          300      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2398657                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           1887     57.46%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           788     24.00%     81.46% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          609     18.54%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       882634     77.91%     77.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         8189      0.72%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       209160     18.46%     97.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        32858      2.90%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1132915                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.424874                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3284                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002899                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4668975                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1469509                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1101559                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1136199                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads          878                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        51269                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1411                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         39251                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          31776                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          970                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1223632                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           61                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       231255                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        33397                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           82                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           403                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        10663                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7279                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        17942                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1117814                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       205963                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        15101                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              238795                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          170261                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             32832                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.419211                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1102017                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1101559                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           668950                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1424079                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.413115                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.469742                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       873454                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps       975290                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       248378                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          153                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        16749                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2359406                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.413363                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.283410                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1999874     84.76%     84.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       138941      5.89%     90.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        91492      3.88%     94.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        28002      1.19%     95.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        49051      2.08%     97.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5         8888      0.38%     98.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         5801      0.25%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         4947      0.21%     98.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        32410      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2359406                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       873454                       # Number of instructions committed
system.switch_cpus2.commit.committedOps        975290                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                211967                       # Number of memory references committed
system.switch_cpus2.commit.loads               179981                       # Number of loads committed
system.switch_cpus2.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            150505                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           849613                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        32410                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3550651                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2486640                       # The number of ROB writes
system.switch_cpus2.timesIdled                  48431                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 267816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             873454                       # Number of Instructions Simulated
system.switch_cpus2.committedOps               975290                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       873454                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      3.052792                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.052792                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.327569                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.327569                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5207035                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1428170                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1322067                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          194860                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       175052                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        17005                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       132408                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          128566                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           10689                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          538                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2068151                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1109988                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             194860                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       139255                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               246630                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          56571                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         44806                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           126445                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        16455                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2399053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.515690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.753776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2152423     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           38395      1.60%     91.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18313      0.76%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           37880      1.58%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           10678      0.45%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           35448      1.48%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5100      0.21%     95.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            8574      0.36%     96.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           92242      3.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2399053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.073078                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.416276                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2044290                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        69460                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           245937                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          275                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         39088                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        17266                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          378                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1232332                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1668                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         39088                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2047337                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          45103                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        15854                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           243091                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8577                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1229558                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1050                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         6772                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1602254                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      5557866                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      5557866                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1264004                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          338230                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          156                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            19045                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       230859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        33276                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          317                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         7385                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1221276                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1131619                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1220                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       244496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       517139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2399053                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.471694                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.081728                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1903176     79.33%     79.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       151452      6.31%     85.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       171487      7.15%     92.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        97123      4.05%     96.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        48703      2.03%     98.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        12597      0.53%     99.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        13875      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          343      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          297      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2399053                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           1866     57.24%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           787     24.14%     81.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          607     18.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       881779     77.92%     77.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult         8166      0.72%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       208852     18.46%     97.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        32748      2.89%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1131619                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.424388                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3260                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002881                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4666771                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1465950                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1100356                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1134879                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          875                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        51123                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1290                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         39088                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          34447                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          992                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1221438                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           59                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       230859                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        33276                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           82                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           415                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        10650                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         7226                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        17876                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1116545                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       205590                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        15074                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              238313                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          170128                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             32723                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.418735                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1100773                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1100356                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           668201                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1422718                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.412663                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.469665                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       872629                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps       974465                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       247022                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          153                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        16712                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2359965                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.412915                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.282579                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2000621     84.77%     84.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       138961      5.89%     90.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        91328      3.87%     94.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        28072      1.19%     95.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        49028      2.08%     97.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         8892      0.38%     98.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5747      0.24%     98.42% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4950      0.21%     98.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        32366      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2359965                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       872629                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        974465                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                211717                       # Number of memory references committed
system.switch_cpus3.commit.loads               179731                       # Number of loads committed
system.switch_cpus3.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            150371                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           848922                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        32366                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3549073                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2482109                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48236                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 267420                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             872629                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               974465                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       872629                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      3.055678                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.055678                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.327260                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.327260                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5200807                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1426628                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1319399                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          217495                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       178040                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        23010                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        88248                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           83263                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           21933                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1063                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2087783                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1217300                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             217495                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       105196                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               252606                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          63758                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         51737                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           129266                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        22862                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2432588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.614621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.961166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2179982     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           11587      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18273      0.75%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           24570      1.01%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           26033      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           22044      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           11656      0.48%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           18555      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          119888      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2432588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081567                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.456521                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2066617                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        73336                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           251999                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          375                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         40254                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        35535                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          209                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1491803                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         40254                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2072640                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          13901                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        46168                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           246366                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        13250                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1490586                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1689                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5878                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2080642                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6930140                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6930140                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1770557                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          310079                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          358                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            41460                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       140287                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        74799                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          838                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        16704                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1487732                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          360                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1402510                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          403                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       183309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       444301                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2432588                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.576551                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269277                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1840585     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       242173      9.96%     85.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       123207      5.06%     90.68% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        93883      3.86%     94.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        73665      3.03%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        29283      1.20%     98.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        18689      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         9759      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1344      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2432588                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            295     11.97%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           903     36.65%     48.62% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1266     51.38%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1180149     84.15%     84.15% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        20831      1.49%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          174      0.01%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       126970      9.05%     94.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        74386      5.30%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1402510                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.525979                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2464                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001757                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5240475                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1671415                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1379391                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1404974                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2765                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        25161                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1539                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         40254                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          10944                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1195                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1488096                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           22                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       140287                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        74799                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1018                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12563                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13608                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        26171                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1381549                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       119384                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        20961                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              193745                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          195796                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             74361                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.518119                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1379470                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1379391                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           792719                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2136501                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.517309                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371036                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1032331                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1270343                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       217756                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          353                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        23076                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2392334                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.531006                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.378754                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1871359     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       258051     10.79%     89.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        97898      4.09%     93.10% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        46278      1.93%     95.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        38677      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        22736      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        20285      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8836      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        28214      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2392334                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1032331                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1270343                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                188382                       # Number of memory references committed
system.switch_cpus4.commit.loads               115122                       # Number of loads committed
system.switch_cpus4.commit.membars                176                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            183152                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1144602                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        26170                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        28214                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3852206                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3016466                       # The number of ROB writes
system.switch_cpus4.timesIdled                  33416                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 233885                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1032331                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1270343                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1032331                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.582963                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.582963                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.387152                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.387152                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6215642                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1923188                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1382397                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           352                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          210419                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       172378                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        22282                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        87157                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           80099                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           21317                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          995                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2010545                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1201042                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             210419                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       101416                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               262592                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          64301                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        107936                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           125351                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        22004                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2422707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.607065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.957804                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2160115     89.16%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           27869      1.15%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           32287      1.33%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           17696      0.73%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           20370      0.84%     93.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           11700      0.48%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            7723      0.32%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           20685      0.85%     94.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          124262      5.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2422707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078913                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.450423                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1993502                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       125636                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           260237                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2091                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         41237                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        34109                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          398                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1465541                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2186                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         41237                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1997111                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          19997                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        96430                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           258747                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         9181                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1463240                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2042                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4470                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2035165                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6810914                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6810914                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1704848                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          330309                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          388                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          221                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            26769                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       140853                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        75483                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1927                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        15763                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1459182                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          390                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1369098                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2052                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       201892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       473068                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2422707                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.565111                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.257529                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1846491     76.22%     76.22% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       231450      9.55%     85.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       124743      5.15%     90.92% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        85861      3.54%     94.46% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        75417      3.11%     97.58% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        38732      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6         9363      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         6127      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         4523      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2422707                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            346     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1313     43.65%     55.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1349     44.85%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1145989     83.70%     83.70% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        21303      1.56%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          166      0.01%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       126924      9.27%     94.54% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        74716      5.46%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1369098                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.513449                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3008                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002197                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5165962                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1661507                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1344118                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1372106                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         3397                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        27844                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         2346                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         41237                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          15006                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1300                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1459580                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       140853                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        75483                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          222                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           918                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12275                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13032                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        25307                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1347161                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       118785                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        21936                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              193454                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          187808                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             74669                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.505222                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1344213                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1344118                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           799708                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2094969                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.504081                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.381728                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1001016                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1228159                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       231437                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          337                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        22231                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2381470                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.515715                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.332909                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1879466     78.92%     78.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       232973      9.78%     88.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        97669      4.10%     92.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        58563      2.46%     95.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        40202      1.69%     96.95% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        26333      1.11%     98.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        13815      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        10796      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        21653      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2381470                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1001016                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1228159                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                186146                       # Number of memory references committed
system.switch_cpus5.commit.loads               113009                       # Number of loads committed
system.switch_cpus5.commit.membars                168                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            175743                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1107250                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        24982                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        21653                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3819400                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2960440                       # The number of ROB writes
system.switch_cpus5.timesIdled                  32753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 243766                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1001016                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1228159                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1001016                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.663767                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.663767                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.375408                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.375408                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6075065                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1868060                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1366189                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           336                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          194735                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       174965                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        17007                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       132184                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          128327                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           10587                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          517                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2065957                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1109727                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             194735                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       138914                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               246492                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          56580                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         46666                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           126305                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        16462                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2398589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.515796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.754266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2152097     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           38373      1.60%     91.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18203      0.76%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           37841      1.58%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           10675      0.45%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           35420      1.48%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            5146      0.21%     95.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            8468      0.35%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8           92366      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2398589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.073031                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.416178                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2042160                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        71237                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           245809                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          286                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39094                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        17241                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          380                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1232460                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1683                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39094                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2045184                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          46169                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        16541                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           242961                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         8637                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1229795                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          1027                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         6816                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1603172                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      5559462                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      5559462                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1263281                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          339875                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          156                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            19241                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       230414                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        33299                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          362                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         7410                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1221277                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          158                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1131368                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1178                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       245107                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       517699                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2398589                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.471681                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.082192                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1903155     79.34%     79.34% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       151098      6.30%     85.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       171362      7.14%     92.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        97135      4.05%     96.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        48570      2.02%     98.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        12684      0.53%     99.39% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        13944      0.58%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7          351      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8          290      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2398589                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           1893     57.57%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.57% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           783     23.81%     81.39% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          612     18.61%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       881806     77.94%     77.94% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult         8187      0.72%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           74      0.01%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       208487     18.43%     97.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        32814      2.90%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1131368                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.424294                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3288                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002906                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4665791                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1466562                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1100109                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1134656                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads          906                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        50864                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1313                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39094                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          35574                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          969                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1221439                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           63                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       230414                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        33299                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           82                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           400                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           22                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        10631                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         7284                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        17915                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1116171                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       205255                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        15197                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              238045                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          169954                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             32790                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.418595                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1100494                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1100109                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           667991                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1423616                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.412571                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.469221                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       872020                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps       973856                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       247633                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          153                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        16712                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2359495                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.412739                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.282553                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2000545     84.79%     84.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       138626      5.88%     90.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        91389      3.87%     94.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        27995      1.19%     95.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        48995      2.08%     97.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5         8865      0.38%     98.17% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         5773      0.24%     98.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         4932      0.21%     98.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        32375      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2359495                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       872020                       # Number of instructions committed
system.switch_cpus6.commit.committedOps        973856                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                211533                       # Number of memory references committed
system.switch_cpus6.commit.loads               179547                       # Number of loads committed
system.switch_cpus6.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            150273                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           848411                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        11348                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        32375                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3548596                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2482113                       # The number of ROB writes
system.switch_cpus6.timesIdled                  48140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 267884                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             872020                       # Number of Instructions Simulated
system.switch_cpus6.committedOps               973856                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       872020                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      3.057812                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                3.057812                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.327031                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.327031                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5199286                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1426437                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1319000                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2666473                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          237935                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       198333                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        23338                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        90864                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           85170                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           25145                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1072                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2060968                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1304004                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             237935                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       110315                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               270958                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          65961                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        110076                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           129683                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        22249                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2484443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.645595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.019361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2213485     89.09%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           16465      0.66%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20399      0.82%     90.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           33190      1.34%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           13648      0.55%     92.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           18111      0.73%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           20666      0.83%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7            9863      0.40%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          138616      5.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2484443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.089232                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.489037                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2048875                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       123559                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           269581                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          167                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         42258                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        35886                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1593467                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts          994                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         42258                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2051400                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles           6358                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       110997                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           267190                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         6233                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1582887                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents           848                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4267                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2211302                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7355687                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7355687                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1814347                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          396955                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          367                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          187                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            22485                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       149409                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        76359                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          816                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        17439                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1543203                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          367                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1469121                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1750                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       209194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       439226                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2484443                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.591328                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.315529                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1863587     75.01%     75.01% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       282010     11.35%     86.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       115992      4.67%     91.03% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        65186      2.62%     93.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        87575      3.52%     97.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        27797      1.12%     98.30% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        26944      1.08%     99.38% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        14196      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1156      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2484443                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          10128     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1396     10.87%     89.73% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1319     10.27%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1238336     84.29%     84.29% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        19896      1.35%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          180      0.01%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       134669      9.17%     94.82% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        76040      5.18%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1469121                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.550960                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              12843                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008742                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5437278                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1752772                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1428172                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1481964                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads          966                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        31509                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1393                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         42258                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles           4828                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles          654                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1543572                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1067                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       149409                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        76359                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        13120                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13635                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        26755                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1441510                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       131973                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        27611                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              207993                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          203171                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             76020                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.540606                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1428187                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1428172                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           855564                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2299000                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.535603                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372146                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1055312                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1300525                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       243055                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          360                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        23366                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2442185                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.532525                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.350972                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1890904     77.43%     77.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       279854     11.46%     88.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       101591      4.16%     93.05% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        50342      2.06%     95.11% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        45819      1.88%     96.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        19469      0.80%     97.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        19319      0.79%     98.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         9168      0.38%     98.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        25719      1.05%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2442185                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1055312                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1300525                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                192866                       # Number of memory references committed
system.switch_cpus7.commit.loads               117900                       # Number of loads committed
system.switch_cpus7.commit.membars                180                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            188462                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1170972                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        26872                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        25719                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3960046                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3129419                       # The number of ROB writes
system.switch_cpus7.timesIdled                  33221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 182030                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1055312                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1300525                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1055312                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.526715                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.526715                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.395771                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.395771                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6483215                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1998136                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1471117                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           360                       # number of misc regfile writes
system.l20.replacements                           150                       # number of replacements
system.l20.tagsinuse                      4094.524669                       # Cycle average of tags in use
system.l20.total_refs                          260982                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4246                       # Sample count of references to valid blocks.
system.l20.avg_refs                         61.465379                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          257.504029                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    23.209247                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    72.181358                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3741.630035                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.062867                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005666                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.017622                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.913484                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999640                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          447                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    448                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             249                       # number of Writeback hits
system.l20.Writeback_hits::total                  249                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          450                       # number of demand (read+write) hits
system.l20.demand_hits::total                     451                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          450                       # number of overall hits
system.l20.overall_hits::total                    451                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           24                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          126                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  150                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           24                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          126                       # number of demand (read+write) misses
system.l20.demand_misses::total                   150                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           24                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          126                       # number of overall misses
system.l20.overall_misses::total                  150                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     24563447                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     63938120                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       88501567                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     24563447                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     63938120                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        88501567                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     24563447                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     63938120                       # number of overall miss cycles
system.l20.overall_miss_latency::total       88501567                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           25                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          573                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                598                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          249                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              249                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           25                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          576                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 601                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           25                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          576                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                601                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.219895                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250836                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.218750                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.249584                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.960000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.218750                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.249584                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1023476.958333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 507445.396825                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 590010.446667                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1023476.958333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 507445.396825                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 590010.446667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1023476.958333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 507445.396825                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 590010.446667                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  92                       # number of writebacks
system.l20.writebacks::total                       92                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          126                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             150                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          126                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              150                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          126                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             150                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     22839426                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     54888839                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     77728265                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     22839426                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     54888839                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     77728265                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     22839426                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     54888839                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     77728265                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.219895                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250836                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.218750                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.249584                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.960000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.218750                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.249584                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 951642.750000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 435625.706349                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 518188.433333                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 951642.750000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 435625.706349                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 518188.433333                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 951642.750000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 435625.706349                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 518188.433333                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           111                       # number of replacements
system.l21.tagsinuse                      4095.721570                       # Cycle average of tags in use
system.l21.total_refs                          193719                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l21.avg_refs                         46.079686                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           91.626811                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.840904                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    39.957672                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3949.296183                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022370                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003623                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.009755                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.964184                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999932                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          322                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    323                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             102                       # number of Writeback hits
system.l21.Writeback_hits::total                  102                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          325                       # number of demand (read+write) hits
system.l21.demand_hits::total                     326                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          325                       # number of overall hits
system.l21.overall_hits::total                    326                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data           84                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  111                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data           84                       # number of demand (read+write) misses
system.l21.demand_misses::total                   111                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data           84                       # number of overall misses
system.l21.overall_misses::total                  111                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     31237129                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     45059101                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       76296230                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     31237129                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     45059101                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        76296230                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     31237129                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     45059101                       # number of overall miss cycles
system.l21.overall_miss_latency::total       76296230                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           28                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          406                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                434                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          102                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              102                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           28                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          409                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 437                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           28                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          409                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                437                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.206897                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.255760                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.205379                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.254005                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.964286                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.205379                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.254005                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1156930.703704                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 536417.869048                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 687353.423423                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1156930.703704                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 536417.869048                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 687353.423423                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1156930.703704                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 536417.869048                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 687353.423423                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  50                       # number of writebacks
system.l21.writebacks::total                       50                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data           84                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             111                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data           84                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              111                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data           84                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             111                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     29290279                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     38988901                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     68279180                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     29290279                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     38988901                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     68279180                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     29290279                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     38988901                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     68279180                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.206897                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.255760                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.205379                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.254005                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.964286                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.205379                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.254005                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1084825.148148                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 464153.583333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 615127.747748                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 1084825.148148                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 464153.583333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 615127.747748                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 1084825.148148                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 464153.583333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 615127.747748                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           187                       # number of replacements
system.l22.tagsinuse                      4095.717730                       # Cycle average of tags in use
system.l22.total_refs                           75398                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4283                       # Sample count of references to valid blocks.
system.l22.avg_refs                         17.604016                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.290022                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    22.520459                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    91.595178                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3903.312071                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019114                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005498                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.022362                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.952957                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999931                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          411                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    412                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks              64                       # number of Writeback hits
system.l22.Writeback_hits::total                   64                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          414                       # number of demand (read+write) hits
system.l22.demand_hits::total                     415                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          414                       # number of overall hits
system.l22.overall_hits::total                    415                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           26                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          161                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  187                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           26                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          161                       # number of demand (read+write) misses
system.l22.demand_misses::total                   187                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           26                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          161                       # number of overall misses
system.l22.overall_misses::total                  187                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     23595920                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     72464158                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       96060078                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     23595920                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     72464158                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        96060078                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     23595920                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     72464158                       # number of overall miss cycles
system.l22.overall_miss_latency::total       96060078                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           27                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          572                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                599                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks           64                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total               64                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           27                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          575                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 602                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           27                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          575                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                602                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.281469                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.312187                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.280000                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.310631                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.962963                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.280000                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.310631                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 907535.384615                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 450087.937888                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 513690.256684                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 907535.384615                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 450087.937888                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 513690.256684                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 907535.384615                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 450087.937888                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 513690.256684                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  34                       # number of writebacks
system.l22.writebacks::total                       34                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          161                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             187                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          161                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              187                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          161                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             187                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     21729120                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     60904358                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     82633478                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     21729120                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     60904358                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     82633478                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     21729120                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     60904358                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     82633478                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.281469                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.312187                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.280000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.310631                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.962963                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.280000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.310631                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 835735.384615                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 378287.937888                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 441890.256684                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 835735.384615                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 378287.937888                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 441890.256684                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 835735.384615                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 378287.937888                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 441890.256684                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           185                       # number of replacements
system.l23.tagsinuse                      4095.720016                       # Cycle average of tags in use
system.l23.total_refs                           75398                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4281                       # Sample count of references to valid blocks.
system.l23.avg_refs                         17.612240                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           78.290991                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    23.023631                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    91.150921                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3903.254473                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.019114                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005621                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.022254                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.952943                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999932                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          410                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    411                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks              65                       # number of Writeback hits
system.l23.Writeback_hits::total                   65                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          413                       # number of demand (read+write) hits
system.l23.demand_hits::total                     414                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          413                       # number of overall hits
system.l23.overall_hits::total                    414                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           25                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          160                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  185                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           25                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          160                       # number of demand (read+write) misses
system.l23.demand_misses::total                   185                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           25                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          160                       # number of overall misses
system.l23.overall_misses::total                  185                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     25256908                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     73600963                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       98857871                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     25256908                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     73600963                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        98857871                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     25256908                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     73600963                       # number of overall miss cycles
system.l23.overall_miss_latency::total       98857871                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           26                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          570                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                596                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks           65                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total               65                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           26                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          573                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 599                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           26                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          573                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                599                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.961538                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.280702                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.310403                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.961538                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.279232                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.308848                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.961538                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.279232                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.308848                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1010276.320000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 460006.018750                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 534366.870270                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1010276.320000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 460006.018750                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 534366.870270                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1010276.320000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 460006.018750                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 534366.870270                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  33                       # number of writebacks
system.l23.writebacks::total                       33                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           25                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          160                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             185                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           25                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          160                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              185                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           25                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          160                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             185                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     23460643                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     62104919                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     85565562                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     23460643                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     62104919                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     85565562                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     23460643                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     62104919                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     85565562                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.280702                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.310403                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.961538                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.279232                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.308848                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.961538                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.279232                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.308848                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 938425.720000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 388155.743750                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 462516.551351                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 938425.720000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 388155.743750                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 462516.551351                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 938425.720000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 388155.743750                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 462516.551351                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           111                       # number of replacements
system.l24.tagsinuse                      4095.721922                       # Cycle average of tags in use
system.l24.total_refs                          193719                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l24.avg_refs                         46.079686                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           91.627274                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    14.837075                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    39.944692                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3949.312880                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.022370                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003622                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.009752                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.964188                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999932                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          322                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    323                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             102                       # number of Writeback hits
system.l24.Writeback_hits::total                  102                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          325                       # number of demand (read+write) hits
system.l24.demand_hits::total                     326                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          325                       # number of overall hits
system.l24.overall_hits::total                    326                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data           84                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  111                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data           84                       # number of demand (read+write) misses
system.l24.demand_misses::total                   111                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data           84                       # number of overall misses
system.l24.overall_misses::total                  111                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     33556802                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     47578951                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       81135753                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     33556802                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     47578951                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        81135753                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     33556802                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     47578951                       # number of overall miss cycles
system.l24.overall_miss_latency::total       81135753                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          406                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                434                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          102                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              102                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          409                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 437                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          409                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                437                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.206897                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.255760                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.205379                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.254005                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.205379                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.254005                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1242844.518519                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 566416.083333                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 730952.729730                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1242844.518519                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 566416.083333                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 730952.729730                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1242844.518519                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 566416.083333                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 730952.729730                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  50                       # number of writebacks
system.l24.writebacks::total                       50                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data           84                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             111                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data           84                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              111                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data           84                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             111                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     31618202                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     41545470                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     73163672                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     31618202                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     41545470                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     73163672                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     31618202                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     41545470                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     73163672                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.206897                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.255760                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.205379                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.254005                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.205379                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.254005                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1171044.518519                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 494588.928571                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 659132.180180                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1171044.518519                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 494588.928571                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 659132.180180                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1171044.518519                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 494588.928571                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 659132.180180                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           150                       # number of replacements
system.l25.tagsinuse                      4094.525018                       # Cycle average of tags in use
system.l25.total_refs                          260982                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4246                       # Sample count of references to valid blocks.
system.l25.avg_refs                         61.465379                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          257.503036                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    23.210678                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data    72.202410                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3741.608893                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.062867                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.005667                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.017628                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.913479                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999640                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          447                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    448                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             249                       # number of Writeback hits
system.l25.Writeback_hits::total                  249                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          450                       # number of demand (read+write) hits
system.l25.demand_hits::total                     451                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          450                       # number of overall hits
system.l25.overall_hits::total                    451                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           24                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          126                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  150                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           24                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          126                       # number of demand (read+write) misses
system.l25.demand_misses::total                   150                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           24                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          126                       # number of overall misses
system.l25.overall_misses::total                  150                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     25577999                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data     63067768                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total       88645767                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     25577999                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data     63067768                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total        88645767                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     25577999                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data     63067768                       # number of overall miss cycles
system.l25.overall_miss_latency::total       88645767                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           25                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          573                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                598                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          249                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              249                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           25                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          576                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 601                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           25                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          576                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                601                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.219895                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.250836                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.218750                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.249584                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.960000                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.218750                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.249584                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1065749.958333                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 500537.841270                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 590971.780000                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1065749.958333                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 500537.841270                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 590971.780000                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1065749.958333                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 500537.841270                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 590971.780000                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  92                       # number of writebacks
system.l25.writebacks::total                       92                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           24                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          126                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             150                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           24                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          126                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              150                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           24                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          126                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             150                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     23854799                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data     54019607                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total     77874406                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     23854799                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data     54019607                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total     77874406                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     23854799                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data     54019607                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total     77874406                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.219895                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.250836                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.218750                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.249584                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.960000                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.218750                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.249584                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 993949.958333                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 428727.039683                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 519162.706667                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 993949.958333                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 428727.039683                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 519162.706667                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 993949.958333                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 428727.039683                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 519162.706667                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           187                       # number of replacements
system.l26.tagsinuse                      4095.720041                       # Cycle average of tags in use
system.l26.total_refs                           75389                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4283                       # Sample count of references to valid blocks.
system.l26.avg_refs                         17.601915                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           78.291709                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    24.008439                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    91.392554                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3902.027340                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.019114                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.005861                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.022313                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.952643                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999932                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          405                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    406                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks              61                       # number of Writeback hits
system.l26.Writeback_hits::total                   61                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          408                       # number of demand (read+write) hits
system.l26.demand_hits::total                     409                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          408                       # number of overall hits
system.l26.overall_hits::total                    409                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          160                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  187                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          160                       # number of demand (read+write) misses
system.l26.demand_misses::total                   187                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          160                       # number of overall misses
system.l26.overall_misses::total                  187                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     24683751                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     73527618                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       98211369                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     24683751                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     73527618                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        98211369                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     24683751                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     73527618                       # number of overall miss cycles
system.l26.overall_miss_latency::total       98211369                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          565                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                593                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks           61                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total               61                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          568                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 596                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          568                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                596                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.283186                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.315346                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.281690                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.313758                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.281690                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.313758                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst       914213                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 459547.612500                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 525194.486631                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst       914213                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 459547.612500                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 525194.486631                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst       914213                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 459547.612500                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 525194.486631                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  34                       # number of writebacks
system.l26.writebacks::total                       34                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          160                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             187                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          160                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              187                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          160                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             187                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     22743093                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     62035361                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     84778454                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     22743093                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     62035361                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     84778454                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     22743093                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     62035361                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     84778454                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.283186                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.315346                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.281690                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.313758                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.281690                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.313758                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 842336.777778                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 387721.006250                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 453360.716578                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 842336.777778                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 387721.006250                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 453360.716578                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 842336.777778                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 387721.006250                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 453360.716578                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                            90                       # number of replacements
system.l27.tagsinuse                      4095.834735                       # Cycle average of tags in use
system.l27.total_refs                          181609                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4186                       # Sample count of references to valid blocks.
system.l27.avg_refs                         43.384854                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          136.265699                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    10.765658                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    38.210996                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3910.592381                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.033268                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002628                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.009329                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.954734                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999960                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          296                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    296                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             100                       # number of Writeback hits
system.l27.Writeback_hits::total                  100                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          296                       # number of demand (read+write) hits
system.l27.demand_hits::total                     296                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          296                       # number of overall hits
system.l27.overall_hits::total                    296                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           11                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           78                       # number of ReadReq misses
system.l27.ReadReq_misses::total                   89                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           11                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           78                       # number of demand (read+write) misses
system.l27.demand_misses::total                    89                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           11                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           78                       # number of overall misses
system.l27.overall_misses::total                   89                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      6397809                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     35004853                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       41402662                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      6397809                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     35004853                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        41402662                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      6397809                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     35004853                       # number of overall miss cycles
system.l27.overall_miss_latency::total       41402662                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           11                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          374                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                385                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          100                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              100                       # number of Writeback accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           11                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          374                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 385                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           11                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          374                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                385                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.208556                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.231169                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.208556                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.231169                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.208556                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.231169                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst       581619                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 448780.166667                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 465198.449438                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst       581619                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 448780.166667                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 465198.449438                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst       581619                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 448780.166667                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 465198.449438                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  57                       # number of writebacks
system.l27.writebacks::total                       57                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           11                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           78                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total              89                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           11                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           78                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total               89                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           11                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           78                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total              89                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      5608009                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     29400299                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     35008308                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      5608009                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     29400299                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     35008308                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      5608009                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     29400299                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     35008308                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.208556                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.231169                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.208556                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.231169                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.208556                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.231169                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       509819                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 376926.910256                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 393351.775281                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst       509819                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 376926.910256                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 393351.775281                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst       509819                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 376926.910256                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 393351.775281                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.169681                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750133150                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1479552.564103                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    24.169681                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.038733                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.811169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       125188                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         125188                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       125188                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          125188                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       125188                       # number of overall hits
system.cpu0.icache.overall_hits::total         125188                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.cpu0.icache.overall_misses::total           38                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     38887606                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     38887606                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     38887606                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     38887606                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     38887606                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     38887606                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       125226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       125226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       125226                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       125226                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       125226                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       125226                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1023358.052632                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1023358.052632                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1023358.052632                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1023358.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1023358.052632                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1023358.052632                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           25                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           25                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     24835472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     24835472                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     24835472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     24835472                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     24835472                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     24835472                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000200                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000200                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 993418.880000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 993418.880000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 993418.880000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   576                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               118203603                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   832                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              142071.638221                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   183.212116                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    72.787884                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.715672                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.284328                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        86887                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          86887                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        72615                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         72615                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          184                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          168                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       159502                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          159502                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       159502                       # number of overall hits
system.cpu0.dcache.overall_hits::total         159502                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1936                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1936                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           81                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2017                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2017                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2017                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2017                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    412611724                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    412611724                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     39489433                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     39489433                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    452101157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    452101157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    452101157                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    452101157                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        88823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        88823                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        72696                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       161519                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       161519                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       161519                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       161519                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021796                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021796                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001114                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001114                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012488                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012488                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012488                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012488                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 213125.890496                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 213125.890496                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 487523.864198                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 487523.864198                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 224145.343084                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 224145.343084                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 224145.343084                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 224145.343084                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       107868                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets       107868                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu0.dcache.writebacks::total              249                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1363                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1363                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           78                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1441                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1441                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          576                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          576                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          576                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     94268524                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     94268524                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     94460824                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     94460824                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     94460824                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     94460824                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006451                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003566                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003566                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003566                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003566                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 164517.493892                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 164517.493892                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 163994.486111                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 163994.486111                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 163994.486111                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 163994.486111                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               489.931909                       # Cycle average of tags in use
system.cpu1.icache.total_refs               749563191                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1490185.270378                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.931909                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023929                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.785147                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       129248                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         129248                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       129248                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          129248                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       129248                       # number of overall hits
system.cpu1.icache.overall_hits::total         129248                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.cpu1.icache.overall_misses::total           35                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     34804937                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     34804937                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     34804937                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     34804937                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     34804937                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     34804937                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       129283                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       129283                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       129283                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       129283                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       129283                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       129283                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000271                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000271                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000271                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000271                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000271                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000271                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 994426.771429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 994426.771429                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 994426.771429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 994426.771429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 994426.771429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 994426.771429                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           28                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           28                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     31530027                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     31530027                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     31530027                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     31530027                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     31530027                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     31530027                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1126072.392857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1126072.392857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1126072.392857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1126072.392857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1126072.392857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1126072.392857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   409                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               113240500                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   665                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              170286.466165                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   140.523161                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   115.476839                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.548919                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.451081                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        87716                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          87716                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        72908                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         72908                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          177                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          176                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       160624                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          160624                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       160624                       # number of overall hits
system.cpu1.dcache.overall_hits::total         160624                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1290                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1290                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           16                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1306                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1306                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1306                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1306                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    238830923                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    238830923                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1267992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1267992                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    240098915                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    240098915                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    240098915                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    240098915                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        89006                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        89006                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        72924                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        72924                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       161930                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       161930                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       161930                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       161930                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014493                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014493                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000219                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000219                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008065                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008065                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008065                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008065                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 185140.250388                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 185140.250388                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 79249.500000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79249.500000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 183842.967075                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 183842.967075                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 183842.967075                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 183842.967075                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          102                       # number of writebacks
system.cpu1.dcache.writebacks::total              102                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          884                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          884                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          897                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          897                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          897                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          897                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          406                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          406                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          409                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          409                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          409                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          409                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     66735115                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     66735115                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     66927415                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     66927415                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     66927415                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     66927415                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004561                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004561                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002526                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002526                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002526                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002526                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 164372.204433                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 164372.204433                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 163636.711491                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 163636.711491                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 163636.711491                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 163636.711491                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               548.520152                       # Cycle average of tags in use
system.cpu2.icache.total_refs               646510148                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1169096.108499                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    23.403809                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.116343                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.037506                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841533                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.879039                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       126587                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         126587                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       126587                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          126587                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       126587                       # number of overall hits
system.cpu2.icache.overall_hits::total         126587                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.cpu2.icache.overall_misses::total           34                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     25794225                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     25794225                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     25794225                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     25794225                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     25794225                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     25794225                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       126621                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       126621                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       126621                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       126621                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       126621                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       126621                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000269                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000269                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000269                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000269                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000269                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000269                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 758653.676471                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 758653.676471                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 758653.676471                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 758653.676471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 758653.676471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 758653.676471                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     23887816                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     23887816                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     23887816                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     23887816                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     23887816                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     23887816                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 884733.925926                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 884733.925926                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 884733.925926                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 884733.925926                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 884733.925926                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 884733.925926                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   575                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               151271098                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   831                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              182035.015644                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   152.597408                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   103.402592                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.596084                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.403916                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       189521                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         189521                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        31811                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         31811                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           77                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           76                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       221332                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          221332                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       221332                       # number of overall hits
system.cpu2.dcache.overall_hits::total         221332                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1919                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1919                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           15                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1934                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1934                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1934                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1934                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    429352971                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    429352971                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1219104                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1219104                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    430572075                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    430572075                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    430572075                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    430572075                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       191440                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       191440                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       223266                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       223266                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       223266                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       223266                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010024                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010024                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000471                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008662                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008662                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008662                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008662                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 223737.869203                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 223737.869203                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81273.600000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81273.600000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 222632.923992                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 222632.923992                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 222632.923992                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 222632.923992                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           64                       # number of writebacks
system.cpu2.dcache.writebacks::total               64                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1347                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1347                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1359                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1359                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1359                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1359                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          572                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          572                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          575                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          575                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          575                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          575                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    100782014                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    100782014                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    100974314                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    100974314                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    100974314                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    100974314                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002988                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002988                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002575                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002575                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002575                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002575                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 176192.332168                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 176192.332168                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 175607.502609                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 175607.502609                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 175607.502609                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 175607.502609                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     1                       # number of replacements
system.cpu3.icache.tagsinuse               549.023393                       # Cycle average of tags in use
system.cpu3.icache.total_refs               646509973                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1171213.719203                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    23.906711                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.116682                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.038312                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841533                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.879845                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       126412                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         126412                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       126412                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          126412                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       126412                       # number of overall hits
system.cpu3.icache.overall_hits::total         126412                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           33                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            33                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.cpu3.icache.overall_misses::total           33                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     27436344                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     27436344                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     27436344                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     27436344                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     27436344                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     27436344                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       126445                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       126445                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       126445                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       126445                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       126445                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       126445                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000261                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000261                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000261                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000261                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000261                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000261                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 831404.363636                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 831404.363636                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 831404.363636                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 831404.363636                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 831404.363636                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 831404.363636                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           26                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           26                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           26                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     25544076                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     25544076                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     25544076                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     25544076                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     25544076                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     25544076                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 982464.461538                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 982464.461538                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 982464.461538                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 982464.461538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 982464.461538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 982464.461538                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   573                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               151270775                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   829                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              182473.793727                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   152.486574                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   103.513426                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.595651                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.404349                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       189198                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         189198                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        31811                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         31811                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           77                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           76                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       221009                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          221009                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       221009                       # number of overall hits
system.cpu3.dcache.overall_hits::total         221009                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1921                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1921                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           15                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1936                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1936                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1936                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1936                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    442864771                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    442864771                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1219526                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1219526                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    444084297                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    444084297                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    444084297                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    444084297                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       191119                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       191119                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       222945                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       222945                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       222945                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       222945                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010051                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010051                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000471                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008684                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008684                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008684                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008684                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 230538.662676                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 230538.662676                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 81301.733333                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 81301.733333                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 229382.384814                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 229382.384814                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 229382.384814                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 229382.384814                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           65                       # number of writebacks
system.cpu3.dcache.writebacks::total               65                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1351                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1351                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1363                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1363                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1363                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1363                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          570                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          570                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          573                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          573                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          573                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          573                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    101869607                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    101869607                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    102061907                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    102061907                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    102061907                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    102061907                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002982                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002982                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002570                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002570                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002570                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002570                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 178718.608772                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 178718.608772                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 178118.511344                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 178118.511344                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 178118.511344                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 178118.511344                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               489.927970                       # Cycle average of tags in use
system.cpu4.icache.total_refs               749563173                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1490185.234592                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    14.927970                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.023923                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.785141                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       129230                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         129230                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       129230                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          129230                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       129230                       # number of overall hits
system.cpu4.icache.overall_hits::total         129230                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.cpu4.icache.overall_misses::total           36                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     37596052                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     37596052                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     37596052                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     37596052                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     37596052                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     37596052                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       129266                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       129266                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       129266                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       129266                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       129266                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       129266                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000278                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000278                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000278                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000278                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000278                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000278                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1044334.777778                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1044334.777778                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1044334.777778                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1044334.777778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1044334.777778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1044334.777778                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     33849568                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     33849568                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     33849568                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     33849568                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     33849568                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     33849568                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000217                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000217                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000217                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000217                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1208913.142857                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1208913.142857                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1208913.142857                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1208913.142857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1208913.142857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1208913.142857                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   409                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               113240489                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   665                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              170286.449624                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   140.498708                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   115.501292                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.548823                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.451177                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        87711                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          87711                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        72902                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         72902                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          177                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          176                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       160613                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          160613                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       160613                       # number of overall hits
system.cpu4.dcache.overall_hits::total         160613                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1290                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1290                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           16                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1306                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1306                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1306                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1306                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    242474741                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    242474741                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1266992                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1266992                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    243741733                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    243741733                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    243741733                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    243741733                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        89001                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        89001                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        72918                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        72918                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          176                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       161919                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       161919                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       161919                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       161919                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.014494                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.014494                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000219                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000219                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008066                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008066                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008066                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008066                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 187964.915504                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 187964.915504                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data        79187                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total        79187                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 186632.261103                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 186632.261103                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 186632.261103                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 186632.261103                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          102                       # number of writebacks
system.cpu4.dcache.writebacks::total              102                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          884                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          884                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          897                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          897                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          897                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          897                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          406                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          406                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          409                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          409                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          409                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          409                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     69254859                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     69254859                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     69447159                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     69447159                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     69447159                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     69447159                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004562                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004562                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002526                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002526                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002526                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002526                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 170578.470443                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 170578.470443                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 169797.454768                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 169797.454768                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 169797.454768                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 169797.454768                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               506.171221                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750133273                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1479552.806706                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    24.171221                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          482                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.038736                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.772436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.811172                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       125311                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         125311                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       125311                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          125311                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       125311                       # number of overall hits
system.cpu5.icache.overall_hits::total         125311                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.cpu5.icache.overall_misses::total           40                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     40912284                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     40912284                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     40912284                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     40912284                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     40912284                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     40912284                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       125351                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       125351                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       125351                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       125351                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       125351                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       125351                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000319                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000319                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000319                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000319                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000319                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000319                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1022807.100000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1022807.100000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1022807.100000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1022807.100000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1022807.100000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1022807.100000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           15                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           15                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           25                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           25                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           25                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     25855139                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     25855139                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     25855139                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     25855139                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     25855139                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     25855139                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1034205.560000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1034205.560000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1034205.560000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1034205.560000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1034205.560000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1034205.560000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   576                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               118203762                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   832                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              142071.829327                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   183.238572                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    72.761428                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.715776                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.284224                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        86972                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          86972                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        72689                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         72689                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          184                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          184                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          168                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       159661                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          159661                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       159661                       # number of overall hits
system.cpu5.dcache.overall_hits::total         159661                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1936                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1936                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           81                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2017                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2017                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2017                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2017                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    404806847                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    404806847                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     39105107                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     39105107                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    443911954                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    443911954                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    443911954                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    443911954                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        88908                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        88908                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        72770                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        72770                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          168                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       161678                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       161678                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       161678                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       161678                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021775                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021775                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.001113                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.001113                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012475                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012475                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012475                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012475                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 209094.445764                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 209094.445764                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 482779.098765                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 482779.098765                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 220085.252355                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 220085.252355                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 220085.252355                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 220085.252355                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       100794                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets       100794                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          249                       # number of writebacks
system.cpu5.dcache.writebacks::total              249                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1363                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1363                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           78                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1441                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1441                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1441                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1441                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          573                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          573                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          576                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          576                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          576                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          576                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     93392413                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     93392413                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     93584713                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     93584713                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     93584713                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     93584713                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.006445                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006445                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003563                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003563                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003563                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003563                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 162988.504363                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 162988.504363                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 162473.460069                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 162473.460069                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 162473.460069                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 162473.460069                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     1                       # number of replacements
system.cpu6.icache.tagsinuse               550.008063                       # Cycle average of tags in use
system.cpu6.icache.total_refs               646509831                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   554                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1166985.254513                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    24.892147                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   525.115915                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.039891                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.841532                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.881423                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       126270                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         126270                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       126270                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          126270                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       126270                       # number of overall hits
system.cpu6.icache.overall_hits::total         126270                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.cpu6.icache.overall_misses::total           35                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     26889589                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     26889589                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     26889589                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     26889589                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     26889589                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     26889589                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       126305                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       126305                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       126305                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       126305                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       126305                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       126305                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000277                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000277                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000277                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000277                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000277                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000277                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 768273.971429                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 768273.971429                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 768273.971429                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 768273.971429                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 768273.971429                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 768273.971429                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     24973783                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     24973783                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     24973783                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     24973783                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     24973783                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     24973783                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000222                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000222                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000222                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000222                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000222                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000222                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 891920.821429                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 891920.821429                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 891920.821429                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 891920.821429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 891920.821429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 891920.821429                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   568                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               151270453                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   824                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              183580.646845                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   152.597655                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   103.402345                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.596085                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.403915                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       188876                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         188876                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        31811                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         31811                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           77                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           76                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       220687                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          220687                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       220687                       # number of overall hits
system.cpu6.dcache.overall_hits::total         220687                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1912                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1912                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           15                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1927                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1927                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1927                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1927                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    446433367                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    446433367                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1219644                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1219644                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    447653011                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    447653011                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    447653011                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    447653011                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       190788                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       190788                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        31826                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        31826                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       222614                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       222614                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       222614                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       222614                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.010022                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.010022                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000471                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000471                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008656                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008656                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008656                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008656                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 233490.254707                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 233490.254707                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 81309.600000                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 81309.600000                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 232305.662169                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 232305.662169                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 232305.662169                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 232305.662169                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           61                       # number of writebacks
system.cpu6.dcache.writebacks::total               61                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1347                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1347                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1359                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1359                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1359                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1359                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          565                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          565                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          568                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          568                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          568                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          568                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    101420436                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    101420436                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    101612736                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    101612736                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    101612736                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    101612736                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002961                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002961                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000094                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002552                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002552                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002552                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002552                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 179505.196460                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 179505.196460                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 178895.661972                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 178895.661972                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 178895.661972                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 178895.661972                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               465.764948                       # Cycle average of tags in use
system.cpu7.icache.total_refs               753005921                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1615892.534335                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    10.764948                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.017252                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.746418                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       129669                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         129669                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       129669                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          129669                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       129669                       # number of overall hits
system.cpu7.icache.overall_hits::total         129669                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.cpu7.icache.overall_misses::total           14                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7328588                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7328588                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7328588                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7328588                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7328588                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7328588                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       129683                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       129683                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       129683                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       129683                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       129683                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       129683                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000108                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000108                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000108                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000108                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000108                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000108                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 523470.571429                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 523470.571429                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 523470.571429                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 523470.571429                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 523470.571429                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 523470.571429                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           11                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           11                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           11                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6489109                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6489109                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6489109                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6489109                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6489109                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6489109                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000085                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000085                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000085                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       589919                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       589919                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       589919                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       589919                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       589919                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       589919                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   374                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               109338230                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   630                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              173552.746032                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   130.736274                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   125.263726                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.510689                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.489311                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       101378                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         101378                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        74606                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         74606                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          187                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          187                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          180                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          180                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       175984                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          175984                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       175984                       # number of overall hits
system.cpu7.dcache.overall_hits::total         175984                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          967                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          967                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          967                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           967                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          967                       # number of overall misses
system.cpu7.dcache.overall_misses::total          967                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    143516952                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    143516952                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    143516952                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    143516952                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    143516952                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    143516952                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       102345                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       102345                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        74606                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        74606                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          180                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       176951                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       176951                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       176951                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       176951                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009448                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009448                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005465                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005465                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005465                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005465                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 148414.634953                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 148414.634953                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 148414.634953                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 148414.634953                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 148414.634953                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 148414.634953                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          100                       # number of writebacks
system.cpu7.dcache.writebacks::total              100                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          593                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          593                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          593                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          593                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          593                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          593                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          374                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          374                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          374                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          374                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          374                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     54957032                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     54957032                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     54957032                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     54957032                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     54957032                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     54957032                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002114                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002114                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002114                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002114                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146943.935829                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146943.935829                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 146943.935829                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 146943.935829                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 146943.935829                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 146943.935829                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
