// Copyright 2023-2028 Beken
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#include "os/os.h"
#include "common/bk_assert.h"
#include "sdkconfig.h"
#include "bk_arch.h"
#include "soc/bk7259/reg_base.h"

/*
* #define ARM_MPU_RBAR(BASE, SH, RO, NP, XN)
*
* \brief Region Base Address Register value
* \param BASE The base address bits [31:5] of a memory region. The value is zero extended bits [4:0]. Effective address gets 32 byte aligned.
* \param SH Defines the Shareability domain for this memory region.
* \param RO Read-Only: Set to 1 for a read-only memory region.
* \param NP Non-Privileged: Set to 1 for a non-privileged memory region.
* \param XN eXecute Never: Set to 1 for a non-executable memory region.
*/
/*
* #define ARM_MPU_RLAR(LIMIT, IDX)
* 
* \brief Region Limit Address Register value
* \param LIMIT The limit address bits [31:5] for this memory region. The value is one extended bits [4:0].
* \param IDX The attribute index to be associated with this memory region.
*/

#define NS_MEM_OFFSET SOC_S_NS_ADDR_DIFF

ARM_MPU_Region_t mpu_regions[] = {
    /* MPU region 1, RO-code/RO-data.
    	Flash_s:  0x0400 0000-----------0x04FF FFFF
    	Flash_ns: 0x1200 0000-----------0x12FF FFFF
     */
    { ARM_MPU_RBAR(0x04000000UL + NS_MEM_OFFSET, ARM_MPU_SH_NON, 1, 1, 0),
      ARM_MPU_RLAR(0x04FFFFE0UL + NS_MEM_OFFSET, 4) },

    { ARM_MPU_RBAR(0x05000000UL + NS_MEM_OFFSET, ARM_MPU_SH_NON, 0, 1, 0),
      ARM_MPU_RLAR(0x05FFFFE0UL + NS_MEM_OFFSET, 1) },

    /* MPU region 2
    	dtcm_s:  0x20 00 0000-----------0x2000 FFFF
    	dtcm_ns: 0x3000 0000-----------0x3000 FFFF
     */
    { ARM_MPU_RBAR(0x20000000UL + NS_MEM_OFFSET, ARM_MPU_SH_NON, 0, 1, 0),
      ARM_MPU_RLAR(0x2001FFE0UL + NS_MEM_OFFSET, 1) },

    /* MPU region 3
        shared memory(smem0) 0x2800 0000-----------0x2801 FFFF   0x3800 0000-----------0x3801 FFFF
        shared memory(smem1) 0x2802 0000-----------0x2803 FFFF   0x3802 0000-----------0x3803 FFFF
        shared memory(smem2) 0x2804 0000-----------0x2805 FFFF   0x3804 0000-----------0x3805 FFFF
        shared memory(smem3) 0x2810 0000-----------0x2813 FFFF   0x3810 0000-----------0x3813 FFFF
        shared memory(smem4) 0x2814 0000-----------0x2817 FFFF   0x3814 0000-----------0x3817 FFFF
        shared memory(smem5) 0x2818 0000-----------0x281B FFFF   0x3818 0000-----------0x381B FFFF
        shared memory(smem6) 0x281C 0000-----------0x281D FFFF   0x381C 0000-----------0x381D FFFF
     */
    { ARM_MPU_RBAR(0x28000000UL + NS_MEM_OFFSET, ARM_MPU_SH_NON, 1, 0, 1),
      ARM_MPU_RLAR(0x281DFFE0UL + NS_MEM_OFFSET, 1) },
    { ARM_MPU_RBAR(0x2C000000UL + NS_MEM_OFFSET, ARM_MPU_SH_INNER, 0, 1, 0),
      ARM_MPU_RLAR(0x2C05FFE0UL + NS_MEM_OFFSET, 1) },
    { ARM_MPU_RBAR(0x2C100000UL + NS_MEM_OFFSET, ARM_MPU_SH_INNER, 0, 1, 0),
      ARM_MPU_RLAR(0x2C1DFFE0UL + NS_MEM_OFFSET, 1) },

    /* MPU region 4
    	usb_t_dtcm_s:  0x2900 0000-----------0x2900 FFFF
    	usb_t_dtcm_ns: 0x3900 0000-----------0x3900 FFFF
     */
    { ARM_MPU_RBAR(0x29000000UL + NS_MEM_OFFSET, ARM_MPU_SH_NON, 0, 1, 0),
      ARM_MPU_RLAR(0x2900FFE0UL + NS_MEM_OFFSET, 1) },

    /* MPU region 5 periphral, device memory
        device memory is shareable, and must not be cached.
        please refer to the document:star_user_guide_reference_material.pdf page50
	 */
    { ARM_MPU_RBAR(0x40000000UL + NS_MEM_OFFSET, ARM_MPU_SH_INNER, 0, 1, 1),
      ARM_MPU_RLAR(0x4FFFFFE0UL + NS_MEM_OFFSET, 2) },

    /*
     * Non-Secure QSPI memory-mapped window. secureboot_ai currently does not
     * enable CONFIG_QSPI or access this window. If runtime QSPI programming is
     * enabled later, make this region non-cacheable or provide Secure L2 cache
     * maintenance before allowing the underlying device contents to change.
     */
    { ARM_MPU_RBAR(0x68000000UL + NS_MEM_OFFSET, ARM_MPU_SH_NON, 0, 1, 1),
      ARM_MPU_RLAR(0x6FFFFFE0UL + NS_MEM_OFFSET, 3) },

    /*
     * Non-Secure PSRAM MPU addresses and attributes are generated into
     * ram_regions.h. Change layout in
     * <project>/partitions/bk7259/ram_regions.csv. Change default cache
     * policy in smp_ram_setting_bk7259.json, or override it per project in
     * partitions/bk7259/ram_regions_mpu.json.
     *
     * Default policy:
     *   PSRAM_MEM_SLAB_UNCODED / PSRAM_MEM_SLAB_CODED /
     *   CP_PSRAM_HEAP / AP_PSRAM_DATA_SECTION / AP_PSRAM_HEAP:
     *     attr 1, non-cacheable
     *   AP_PSRAM_CACHE_HEAP:
     *     attr 5, L2 write-back, used for AP task stacks
     *   AP_PSRAM_CODE_SECTION:
     *     attr 3, L1/L2 write-back
     */
#if CONFIG_PSRAM_MPU_REGION_COUNT > 0
    { ARM_MPU_RBAR(CONFIG_PSRAM_MPU_NS_REGION_0_BASE, ARM_MPU_SH_NON, 0, 1, 0),
      ARM_MPU_RLAR(CONFIG_PSRAM_MPU_NS_REGION_0_LIMIT, CONFIG_PSRAM_MPU_REGION_0_ATTR) },
#endif
#if CONFIG_PSRAM_MPU_REGION_COUNT > 1
    { ARM_MPU_RBAR(CONFIG_PSRAM_MPU_NS_REGION_1_BASE, ARM_MPU_SH_NON, 0, 1, 0),
      ARM_MPU_RLAR(CONFIG_PSRAM_MPU_NS_REGION_1_LIMIT, CONFIG_PSRAM_MPU_REGION_1_ATTR) },
#endif
#if CONFIG_PSRAM_MPU_REGION_COUNT > 2
    { ARM_MPU_RBAR(CONFIG_PSRAM_MPU_NS_REGION_2_BASE, ARM_MPU_SH_NON, 0, 1, 0),
      ARM_MPU_RLAR(CONFIG_PSRAM_MPU_NS_REGION_2_LIMIT, CONFIG_PSRAM_MPU_REGION_2_ATTR) },
#endif
#if CONFIG_PSRAM_MPU_REGION_COUNT > 3
    { ARM_MPU_RBAR(CONFIG_PSRAM_MPU_NS_REGION_3_BASE, ARM_MPU_SH_NON, 0, 1, 0),
      ARM_MPU_RLAR(CONFIG_PSRAM_MPU_NS_REGION_3_LIMIT, CONFIG_PSRAM_MPU_REGION_3_ATTR) },
#endif

#if CONFIG_PSRAM_INTERLEAVE
    { ARM_MPU_RBAR(0x88000000UL + NS_MEM_OFFSET, ARM_MPU_SH_NON, 0, 1, 1),
      ARM_MPU_RLAR(0xEFFFFFE0UL, 2) }
#else
    { ARM_MPU_RBAR(0x80000000UL + NS_MEM_OFFSET, ARM_MPU_SH_NON, 0, 1, 1),
      ARM_MPU_RLAR(0xEFFFFFE0UL, 2) }
#endif
};

_Static_assert(sizeof(mpu_regions) / sizeof(mpu_regions[0]) <= 16,
               "mpu_regions exceeds hardware region count");

/*
 For the star processor, only two combinations of these attributes are valid:Device-nGnRnE/Device-nGnRE
 please refer to the document:star_user_guide_reference_material.pdf page50
 */
uint8_t mpu_attrs[] = {
    ARM_MPU_ATTR(0xb, 0xb), // Normal memory, cacheable write through, read allocate, write allocate
    ARM_MPU_ATTR(0x4, 0x4), // Normal memory, non-cacheable
    ARM_MPU_ATTR(0x0, 0x0), // Device memory, bit[3:4]:nGnRnE-00,nGnRE-01
    ARM_MPU_ATTR(0xf, 0xf), // Normal memory, cacheable write back, read allocate, write allocate
    ARM_MPU_ATTR(0xa, 0xa), // Normal memory, cacheable write through, read allocate, (RO) no WA.
    ARM_MPU_ATTR(0xf, 0x4), // L2 cacheable, L1 non-cacheable
};
	
void mpu_register_regions(ARM_MPU_Region_t *regions, uint32_t region_cnt);
void mpu_register_attrs(uint8_t *attrs, uint32_t cnt);

void soc_mpu_cfg(void)
{
	mpu_register_regions(mpu_regions, sizeof(mpu_regions)/sizeof(mpu_regions[0]));
	mpu_register_attrs(mpu_attrs, sizeof(mpu_attrs)/sizeof(mpu_attrs[0]));
}
// eof

