Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: LSAFetcher.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "LSAFetcher.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "LSAFetcher"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : LSAFetcher
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/yash20/isefiles/CS226_OSPF/OSPF/LSAFetcher.vhd" into library work
Parsing entity <LSAFetcher>.
Parsing architecture <Behavioral> of entity <lsafetcher>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <LSAFetcher> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LSAFetcher>.
    Related source file is "/home/yash20/isefiles/CS226_OSPF/OSPF/LSAFetcher.vhd".
        ADDR_SIZE = 12
    Found 12-bit register for signal <curr_pointer>.
    Found 1-bit register for signal <rd_val>.
    Found 2-bit register for signal <numlsa_sig>.
    Found 8-bit register for signal <dout>.
    Found 8-bit register for signal <total_lsas>.
    Found 1-bit register for signal <empty_sig>.
    Found 5-bit register for signal <p_state>.
    Found finite state machine <FSM_0> for signal <p_state>.
    -----------------------------------------------------------------------
    | States             | 22                                             |
    | Transitions        | 48                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit adder for signal <numlsa_sig[1]_GND_5_o_add_1_OUT> created at line 75.
    Found 12-bit adder for signal <curr_pointer[11]_GND_5_o_add_41_OUT> created at line 304.
    Found 13-bit adder for signal <n0079> created at line 310.
    Found 12-bit adder for signal <curr_pointer[11]_GND_5_o_add_50_OUT> created at line 328.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_43_OUT<11:0>> created at line 310.
    Found 13-bit comparator equal for signal <GND_5_o_BUS_0032_equal_46_o> created at line 311
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <LSAFetcher> synthesized.

Synthesizing Unit <div_12u_7u>.
    Related source file is "".
    Found 19-bit adder for signal <GND_6_o_b[6]_add_1_OUT> created at line 0.
    Found 18-bit adder for signal <GND_6_o_b[6]_add_3_OUT> created at line 0.
    Found 17-bit adder for signal <GND_6_o_b[6]_add_5_OUT> created at line 0.
    Found 16-bit adder for signal <GND_6_o_b[6]_add_7_OUT> created at line 0.
    Found 15-bit adder for signal <GND_6_o_b[6]_add_9_OUT> created at line 0.
    Found 14-bit adder for signal <GND_6_o_b[6]_add_11_OUT> created at line 0.
    Found 13-bit adder for signal <GND_6_o_b[6]_add_13_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_b[6]_add_15_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_6_o_add_17_OUT> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_6_o_add_19_OUT[11:0]> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_6_o_add_21_OUT[11:0]> created at line 0.
    Found 12-bit adder for signal <a[11]_GND_6_o_add_23_OUT[11:0]> created at line 0.
    Found 19-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0013> created at line 0
    Summary:
	inferred  12 Adder/Subtractor(s).
	inferred  13 Comparator(s).
	inferred 111 Multiplexer(s).
Unit <div_12u_7u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 17
 12-bit adder                                          : 7
 12-bit subtractor                                     : 1
 13-bit adder                                          : 2
 14-bit adder                                          : 1
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 18-bit adder                                          : 1
 19-bit adder                                          : 1
 2-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 2
 12-bit register                                       : 1
 2-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 14
 12-bit comparator lessequal                           : 6
 13-bit comparator equal                               : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
# Multiplexers                                         : 129
 1-bit 2-to-1 multiplexer                              : 113
 12-bit 2-to-1 multiplexer                             : 15
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.

Synthesizing (advanced) Unit <LSAFetcher>.
The following registers are absorbed into counter <numlsa_sig>: 1 register on signal <numlsa_sig>.
Unit <LSAFetcher> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 16
 12-bit adder                                          : 14
 12-bit subtractor                                     : 1
 13-bit adder                                          : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 30
 Flip-Flops                                            : 30
# Comparators                                          : 14
 12-bit comparator lessequal                           : 6
 13-bit comparator equal                               : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
# Multiplexers                                         : 129
 1-bit 2-to-1 multiplexer                              : 113
 12-bit 2-to-1 multiplexer                             : 15
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <p_state[1:5]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00000
 r_begin | 00001
 lsage1  | 00010
 lsage2  | 00011
 options | 00100
 lstype  | 00101
 link1   | 00110
 link2   | 00111
 link3   | 01000
 link4   | 01001
 adv1    | 01010
 adv2    | 01011
 adv3    | 01100
 adv4    | 01101
 seq1    | 01110
 seq2    | 01111
 seq3    | 10000
 seq4    | 10001
 check1  | 10010
 check2  | 10011
 len1    | 10100
 len2    | 10101
---------------------

Optimizing unit <LSAFetcher> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block LSAFetcher, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : LSAFetcher.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 299
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 19
#      LUT2                        : 6
#      LUT3                        : 9
#      LUT4                        : 14
#      LUT5                        : 55
#      LUT6                        : 126
#      MUXCY                       : 22
#      MUXF7                       : 16
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 37
#      FDE                         : 10
#      FDR                         : 14
#      FDRE                        : 12
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 11
#      OBUF                        : 25

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:              37  out of  126800     0%  
 Number of Slice LUTs:                  235  out of  63400     0%  
    Number used as Logic:               235  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    241
   Number with an unused Flip Flop:     204  out of    241    84%  
   Number with an unused LUT:             6  out of    241     2%  
   Number of fully used LUT-FF pairs:    31  out of    241    12%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          37
 Number of bonded IOBs:                  37  out of    210    17%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 37    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.942ns (Maximum Frequency: 125.916MHz)
   Minimum input arrival time before clock: 1.446ns
   Maximum output required time after clock: 8.943ns
   Maximum combinational path delay: 2.197ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.942ns (frequency: 125.916MHz)
  Total number of paths / destination ports: 4623058 / 52
-------------------------------------------------------------------------
Delay:               7.942ns (Levels of Logic = 13)
  Source:            curr_pointer_7 (FF)
  Destination:       p_state_FSM_FFd4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: curr_pointer_7 to p_state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.361   0.844  curr_pointer_7 (curr_pointer_7)
     LUT6:I1->O            2   0.097   0.360  GND_5_o_PWR_5_o_div_43_OUT<4>13_SW0 (N62)
     LUT4:I3->O           21   0.097   0.466  GND_5_o_PWR_5_o_div_43_OUT<4>13 (Madd_n0079_lut<4>)
     LUT6:I5->O            3   0.097   0.451  GND_5_o_PWR_5_o_div_43/Mmux_a[0]_a[11]_MUX_280_o111_SW0 (N6)
     LUT6:I4->O            8   0.097   0.478  GND_5_o_PWR_5_o_div_43/Mmux_a[0]_a[11]_MUX_280_o111 (GND_5_o_PWR_5_o_div_43/Madd_a[11]_GND_6_o_add_19_OUT[11:0]_lut<9>)
     LUT6:I4->O           11   0.097   0.809  GND_5_o_PWR_5_o_div_43/Mmux_n0515121 (GND_5_o_PWR_5_o_div_43/n0515<9>)
     LUT6:I0->O            9   0.097   0.400  GND_5_o_PWR_5_o_div_43_OUT<2>1 (Madd_n0079_lut<2>)
     LUT6:I5->O            5   0.097   0.594  GND_5_o_PWR_5_o_div_43/Mmux_n051981 (GND_5_o_PWR_5_o_div_43/Madd_a[11]_GND_6_o_add_23_OUT[11:0]_lut<5>)
     LUT6:I3->O            3   0.097   0.367  GND_5_o_PWR_5_o_div_43_OUT<0>17 (GND_5_o_PWR_5_o_div_43_OUT<0>110)
     LUT6:I5->O            1   0.097   0.000  GND_5_o_PWR_5_o_div_43_OUT<0>18_SW1_G (N167)
     MUXF7:I1->O           1   0.279   0.355  GND_5_o_PWR_5_o_div_43_OUT<0>18_SW1 (N90)
     LUT6:I5->O           14   0.097   0.411  GND_5_o_BUS_0032_equal_46_o206 (GND_5_o_BUS_0032_equal_46_o205)
     MUXF7:S->O            1   0.335   0.355  GND_5_o_BUS_0032_equal_46_o207_SW2 (N60)
     LUT6:I5->O            1   0.097   0.000  p_state_FSM_FFd4-In23 (p_state_FSM_FFd4-In2)
     FDR:D                     0.008          p_state_FSM_FFd4
    ----------------------------------------
    Total                      7.942ns (2.050ns logic, 5.892ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 56 / 54
-------------------------------------------------------------------------
Offset:              1.446ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       total_lsas_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to total_lsas_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            43   0.001   0.875  rst_IBUF (rst_IBUF)
     LUT6:I1->O            8   0.097   0.378  _n0158_inv1 (_n0158_inv)
     FDE:CE                    0.095          total_lsas_0
    ----------------------------------------
    Total                      1.446ns (0.193ns logic, 1.253ns route)
                                       (13.3% logic, 86.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6603858 / 25
-------------------------------------------------------------------------
Offset:              8.943ns (Levels of Logic = 15)
  Source:            curr_pointer_7 (FF)
  Destination:       db_addr<11> (PAD)
  Source Clock:      clk rising

  Data Path: curr_pointer_7 to db_addr<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            19   0.361   0.844  curr_pointer_7 (curr_pointer_7)
     LUT6:I1->O            2   0.097   0.360  GND_5_o_PWR_5_o_div_43_OUT<4>13_SW0 (N62)
     LUT4:I3->O           21   0.097   0.466  GND_5_o_PWR_5_o_div_43_OUT<4>13 (Madd_n0079_lut<4>)
     LUT6:I5->O            3   0.097   0.451  GND_5_o_PWR_5_o_div_43/Mmux_a[0]_a[11]_MUX_280_o111_SW0 (N6)
     LUT6:I4->O            8   0.097   0.478  GND_5_o_PWR_5_o_div_43/Mmux_a[0]_a[11]_MUX_280_o111 (GND_5_o_PWR_5_o_div_43/Madd_a[11]_GND_6_o_add_19_OUT[11:0]_lut<9>)
     LUT6:I4->O           11   0.097   0.809  GND_5_o_PWR_5_o_div_43/Mmux_n0515121 (GND_5_o_PWR_5_o_div_43/n0515<9>)
     LUT6:I0->O            9   0.097   0.400  GND_5_o_PWR_5_o_div_43_OUT<2>1 (Madd_n0079_lut<2>)
     LUT6:I5->O            5   0.097   0.594  GND_5_o_PWR_5_o_div_43/Mmux_n051981 (GND_5_o_PWR_5_o_div_43/Madd_a[11]_GND_6_o_add_23_OUT[11:0]_lut<5>)
     LUT6:I3->O            3   0.097   0.367  GND_5_o_PWR_5_o_div_43_OUT<0>17 (GND_5_o_PWR_5_o_div_43_OUT<0>110)
     LUT6:I5->O            1   0.097   0.000  GND_5_o_PWR_5_o_div_43_OUT<0>18_SW1_G (N167)
     MUXF7:I1->O           1   0.279   0.355  GND_5_o_PWR_5_o_div_43_OUT<0>18_SW1 (N90)
     LUT6:I5->O           14   0.097   0.643  GND_5_o_BUS_0032_equal_46_o206 (GND_5_o_BUS_0032_equal_46_o205)
     LUT6:I3->O           15   0.097   0.433  GND_5_o_BUS_0032_equal_46_o207 (GND_5_o_BUS_0032_equal_46_o)
     LUT6:I5->O           12   0.097   0.500  Mmux_db_addr1011 (Mmux_db_addr101)
     LUT6:I4->O            1   0.097   0.339  Mmux_db_addr103 (db_addr_2_OBUF)
     OBUF:I->O                 0.000          db_addr_2_OBUF (db_addr<2>)
    ----------------------------------------
    Total                      8.943ns (1.901ns logic, 7.042ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 39 / 13
-------------------------------------------------------------------------
Delay:               2.197ns (Levels of Logic = 5)
  Source:            rd_en (PAD)
  Destination:       db_addr<11> (PAD)

  Data Path: rd_en to db_addr<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.444  rd_en_IBUF (rd_en_IBUF)
     LUT2:I0->O            2   0.097   0.621  Mmux_db_addr101111 (Mmux_db_addr10111)
     LUT6:I2->O           12   0.097   0.500  Mmux_db_addr1011 (Mmux_db_addr101)
     LUT6:I4->O            1   0.097   0.339  Mmux_db_addr103 (db_addr_2_OBUF)
     OBUF:I->O                 0.000          db_addr_2_OBUF (db_addr<2>)
    ----------------------------------------
    Total                      2.197ns (0.292ns logic, 1.905ns route)
                                       (13.3% logic, 86.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.942|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 35.00 secs
Total CPU time to Xst completion: 29.81 secs
 
--> 


Total memory usage is 862696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

