circuit Router :
  module Router :
    input clock : Clock
    input reset : UInt<1>
    input io_in_U_read : UInt<1>
    input io_in_U_din : UInt<32>
    input io_in_D_read : UInt<1>
    input io_in_D_din : UInt<32>
    input io_in_L_read : UInt<1>
    input io_in_L_din : UInt<32>
    input io_in_R_read : UInt<1>
    input io_in_R_din : UInt<32>
    input io_in_CPU_read : UInt<1>
    input io_in_CPU_din : UInt<32>
    output io_out_U_write : UInt<1>
    output io_out_U_dout : UInt<32>
    output io_out_D_write : UInt<1>
    output io_out_D_dout : UInt<32>
    output io_out_L_write : UInt<1>
    output io_out_L_dout : UInt<32>
    output io_out_R_write : UInt<1>
    output io_out_R_dout : UInt<32>
    output io_out_CPU_write : UInt<1>
    output io_out_CPU_dout : UInt<32>
    input io_x : UInt<2>
    input io_y : UInt<2>
  
    reg som : UInt<1>, clock with :
      reset => (UInt<1>("h0"), som) @[Router.scala 44:20]
    reg dataReg_U : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dataReg_U) @[Router.scala 68:26]
    reg dataReg_D : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dataReg_D) @[Router.scala 69:26]
    reg dataReg_L : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dataReg_L) @[Router.scala 70:26]
    reg dataReg_R : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dataReg_R) @[Router.scala 71:26]
    reg dataReg_CPU : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dataReg_CPU) @[Router.scala 72:28]
    node _T = bits(dataReg_U, 1, 0) @[Router.scala 77:36]
    node _T_1 = bits(dataReg_U, 3, 2) @[Router.scala 78:36]
    node _T_2 = gt(_T, io_x) @[Router.scala 80:26]
    node _T_3 = lt(_T, io_x) @[Router.scala 82:33]
    node _T_4 = gt(_T_1, io_y) @[Router.scala 85:29]
    node _T_5 = lt(_T_1, io_y) @[Router.scala 87:35]
    node _GEN_0 = mux(_T_5, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 87:43]
    node _GEN_1 = mux(_T_5, UInt<1>("h0"), UInt<1>("h1")) @[Router.scala 87:43]
    node _GEN_2 = mux(_T_4, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 85:37]
    node _GEN_3 = mux(_T_4, UInt<1>("h0"), _GEN_0) @[Router.scala 85:37]
    node _GEN_4 = mux(_T_4, UInt<1>("h0"), _GEN_1) @[Router.scala 85:37]
    node _GEN_5 = mux(_T_3, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 82:41]
    node _GEN_6 = mux(_T_3, UInt<1>("h0"), _GEN_2) @[Router.scala 82:41]
    node _GEN_7 = mux(_T_3, UInt<1>("h0"), _GEN_3) @[Router.scala 82:41]
    node _GEN_8 = mux(_T_3, UInt<1>("h0"), _GEN_4) @[Router.scala 82:41]
    node _GEN_9 = mux(_T_2, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 80:34]
    node _GEN_10 = mux(_T_2, UInt<1>("h0"), _GEN_5) @[Router.scala 80:34]
    node _GEN_11 = mux(_T_2, UInt<1>("h0"), _GEN_6) @[Router.scala 80:34]
    node _GEN_12 = mux(_T_2, UInt<1>("h0"), _GEN_7) @[Router.scala 80:34]
    node _GEN_13 = mux(_T_2, UInt<1>("h0"), _GEN_8) @[Router.scala 80:34]
    node out_CPU_dout = UInt<32>("h0")
    node _GEN_14 = mux(io_out_CPU_write, dataReg_CPU, out_CPU_dout) @[Router.scala 100:36]
    node out_R_dout = UInt<32>("h0")
    node _GEN_15 = mux(io_out_R_write, dataReg_U, out_R_dout) @[Router.scala 98:34]
    node _GEN_16 = mux(io_out_R_write, out_CPU_dout, _GEN_14) @[Router.scala 98:34]
    node out_L_dout = UInt<32>("h0")
    node _GEN_17 = mux(io_out_L_write, dataReg_U, out_L_dout) @[Router.scala 96:33]
    node _GEN_18 = mux(io_out_L_write, out_R_dout, _GEN_15) @[Router.scala 96:33]
    node _GEN_19 = mux(io_out_L_write, out_CPU_dout, _GEN_16) @[Router.scala 96:33]
    node out_D_dout = UInt<32>("h0")
    node _GEN_20 = mux(io_out_D_write, dataReg_U, out_D_dout) @[Router.scala 94:27]
    node _GEN_21 = mux(io_out_D_write, out_L_dout, _GEN_17) @[Router.scala 94:27]
    node _GEN_22 = mux(io_out_D_write, out_R_dout, _GEN_18) @[Router.scala 94:27]
    node _GEN_23 = mux(io_out_D_write, out_CPU_dout, _GEN_19) @[Router.scala 94:27]
    node _T_6 = bits(dataReg_D, 31, 30) @[Router.scala 108:36]
    node _T_7 = bits(dataReg_D, 29, 28) @[Router.scala 109:36]
    node _T_8 = gt(_T_6, io_x) @[Router.scala 110:26]
    node _T_9 = lt(_T_6, io_x) @[Router.scala 112:33]
    node _T_10 = gt(_T_7, io_y) @[Router.scala 115:29]
    node _T_11 = lt(_T_7, io_y) @[Router.scala 117:35]
    node _GEN_24 = mux(_T_11, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 117:43]
    node _GEN_25 = mux(_T_11, UInt<1>("h0"), UInt<1>("h1")) @[Router.scala 117:43]
    node _GEN_26 = mux(_T_10, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 115:37]
    node _GEN_27 = mux(_T_10, UInt<1>("h0"), _GEN_24) @[Router.scala 115:37]
    node _GEN_28 = mux(_T_10, UInt<1>("h0"), _GEN_25) @[Router.scala 115:37]
    node _GEN_29 = mux(_T_9, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 112:41]
    node _GEN_30 = mux(_T_9, UInt<1>("h0"), _GEN_26) @[Router.scala 112:41]
    node _GEN_31 = mux(_T_9, UInt<1>("h0"), _GEN_27) @[Router.scala 112:41]
    node _GEN_32 = mux(_T_9, UInt<1>("h0"), _GEN_28) @[Router.scala 112:41]
    node _GEN_33 = mux(_T_8, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 110:34]
    node _GEN_34 = mux(_T_8, UInt<1>("h0"), _GEN_29) @[Router.scala 110:34]
    node _GEN_35 = mux(_T_8, UInt<1>("h0"), _GEN_30) @[Router.scala 110:34]
    node _GEN_36 = mux(_T_8, UInt<1>("h0"), _GEN_31) @[Router.scala 110:34]
    node _GEN_37 = mux(_T_8, UInt<1>("h0"), _GEN_32) @[Router.scala 110:34]
    node _GEN_38 = mux(io_out_R_write, dataReg_D, out_R_dout) @[Router.scala 128:34]
    node _GEN_39 = mux(io_out_L_write, dataReg_D, out_L_dout) @[Router.scala 126:33]
    node _GEN_40 = mux(io_out_L_write, out_R_dout, _GEN_38) @[Router.scala 126:33]
    node out_U_dout = UInt<32>("h0")
    node _GEN_41 = mux(io_out_U_write, dataReg_D, out_U_dout) @[Router.scala 124:27]
    node _GEN_42 = mux(io_out_U_write, out_L_dout, _GEN_39) @[Router.scala 124:27]
    node _GEN_43 = mux(io_out_U_write, out_R_dout, _GEN_40) @[Router.scala 124:27]
    node _GEN_44 = mux(io_out_U_write, out_CPU_dout, _GEN_19) @[Router.scala 124:27]
    node _T_12 = bits(dataReg_L, 31, 30) @[Router.scala 138:36]
    node _T_13 = bits(dataReg_L, 29, 28) @[Router.scala 139:36]
    node _T_14 = gt(_T_12, io_x) @[Router.scala 141:26]
    node _T_15 = lt(_T_12, io_x) @[Router.scala 143:33]
    node _T_16 = gt(_T_13, io_y) @[Router.scala 146:29]
    node _T_17 = lt(_T_13, io_y) @[Router.scala 148:35]
    node _GEN_45 = mux(_T_17, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 148:43]
    node _GEN_46 = mux(_T_17, UInt<1>("h0"), UInt<1>("h1")) @[Router.scala 148:43]
    node _GEN_47 = mux(_T_16, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 146:37]
    node _GEN_48 = mux(_T_16, UInt<1>("h0"), _GEN_45) @[Router.scala 146:37]
    node _GEN_49 = mux(_T_16, UInt<1>("h0"), _GEN_46) @[Router.scala 146:37]
    node _GEN_50 = mux(_T_15, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 143:41]
    node _GEN_51 = mux(_T_15, UInt<1>("h0"), _GEN_47) @[Router.scala 143:41]
    node _GEN_52 = mux(_T_15, UInt<1>("h0"), _GEN_48) @[Router.scala 143:41]
    node _GEN_53 = mux(_T_15, UInt<1>("h0"), _GEN_49) @[Router.scala 143:41]
    node _GEN_54 = mux(_T_14, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 141:34]
    node _GEN_55 = mux(_T_14, UInt<1>("h0"), _GEN_50) @[Router.scala 141:34]
    node _GEN_56 = mux(_T_14, UInt<1>("h0"), _GEN_51) @[Router.scala 141:34]
    node _GEN_57 = mux(_T_14, UInt<1>("h0"), _GEN_52) @[Router.scala 141:34]
    node _GEN_58 = mux(_T_14, UInt<1>("h0"), _GEN_53) @[Router.scala 141:34]
    node _GEN_59 = mux(io_out_R_write, dataReg_L, out_R_dout) @[Router.scala 158:34]
    node _GEN_60 = mux(io_out_U_write, dataReg_L, out_U_dout) @[Router.scala 156:33]
    node _GEN_61 = mux(io_out_U_write, out_R_dout, _GEN_59) @[Router.scala 156:33]
    node _GEN_62 = mux(io_out_U_write, out_CPU_dout, _GEN_16) @[Router.scala 156:33]
    node _GEN_63 = mux(io_out_D_write, dataReg_L, out_D_dout) @[Router.scala 154:27]
    node _GEN_64 = mux(io_out_D_write, out_U_dout, _GEN_60) @[Router.scala 154:27]
    node _GEN_65 = mux(io_out_D_write, out_R_dout, _GEN_61) @[Router.scala 154:27]
    node _GEN_66 = mux(io_out_D_write, out_CPU_dout, _GEN_62) @[Router.scala 154:27]
    node _T_18 = bits(dataReg_R, 31, 30) @[Router.scala 168:36]
    node _T_19 = bits(dataReg_R, 29, 28) @[Router.scala 169:36]
    node _T_20 = gt(_T_18, io_x) @[Router.scala 171:26]
    node _T_21 = lt(_T_18, io_x) @[Router.scala 173:33]
    node _T_22 = gt(_T_19, io_y) @[Router.scala 176:29]
    node _T_23 = lt(_T_19, io_y) @[Router.scala 178:35]
    node _GEN_67 = mux(_T_23, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 178:43]
    node _GEN_68 = mux(_T_23, UInt<1>("h0"), UInt<1>("h1")) @[Router.scala 178:43]
    node _GEN_69 = mux(_T_22, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 176:37]
    node _GEN_70 = mux(_T_22, UInt<1>("h0"), _GEN_67) @[Router.scala 176:37]
    node _GEN_71 = mux(_T_22, UInt<1>("h0"), _GEN_68) @[Router.scala 176:37]
    node _GEN_72 = mux(_T_21, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 173:41]
    node _GEN_73 = mux(_T_21, UInt<1>("h0"), _GEN_69) @[Router.scala 173:41]
    node _GEN_74 = mux(_T_21, UInt<1>("h0"), _GEN_70) @[Router.scala 173:41]
    node _GEN_75 = mux(_T_21, UInt<1>("h0"), _GEN_71) @[Router.scala 173:41]
    node _GEN_76 = mux(_T_20, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 171:34]
    node _GEN_77 = mux(_T_20, UInt<1>("h0"), _GEN_72) @[Router.scala 171:34]
    node _GEN_78 = mux(_T_20, UInt<1>("h0"), _GEN_73) @[Router.scala 171:34]
    node _GEN_79 = mux(_T_20, UInt<1>("h0"), _GEN_74) @[Router.scala 171:34]
    node _GEN_80 = mux(_T_20, UInt<1>("h0"), _GEN_75) @[Router.scala 171:34]
    node _GEN_81 = mux(io_out_U_write, dataReg_R, out_U_dout) @[Router.scala 188:34]
    node _GEN_82 = mux(io_out_U_write, out_CPU_dout, _GEN_14) @[Router.scala 188:34]
    node _GEN_83 = mux(io_out_L_write, dataReg_R, out_L_dout) @[Router.scala 186:33]
    node _GEN_84 = mux(io_out_L_write, out_U_dout, _GEN_81) @[Router.scala 186:33]
    node _GEN_85 = mux(io_out_L_write, out_CPU_dout, _GEN_82) @[Router.scala 186:33]
    node _GEN_86 = mux(io_out_D_write, dataReg_R, out_D_dout) @[Router.scala 184:27]
    node _GEN_87 = mux(io_out_D_write, out_L_dout, _GEN_83) @[Router.scala 184:27]
    node _GEN_88 = mux(io_out_D_write, out_U_dout, _GEN_84) @[Router.scala 184:27]
    node _GEN_89 = mux(io_out_D_write, out_CPU_dout, _GEN_85) @[Router.scala 184:27]
    node _T_24 = bits(dataReg_CPU, 31, 30) @[Router.scala 198:38]
    node _T_25 = bits(dataReg_CPU, 29, 28) @[Router.scala 199:38]
    node _T_26 = gt(_T_24, io_x) @[Router.scala 201:26]
    node _T_27 = lt(_T_24, io_x) @[Router.scala 203:33]
    node _T_28 = gt(_T_25, io_y) @[Router.scala 206:29]
    node _T_29 = lt(_T_25, io_y) @[Router.scala 208:35]
    node _GEN_90 = mux(_T_29, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 208:43]
    node _GEN_91 = mux(_T_29, UInt<1>("h0"), UInt<1>("h1")) @[Router.scala 208:43]
    node _GEN_92 = mux(_T_28, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 206:37]
    node _GEN_93 = mux(_T_28, UInt<1>("h0"), _GEN_90) @[Router.scala 206:37]
    node _GEN_94 = mux(_T_28, UInt<1>("h0"), _GEN_91) @[Router.scala 206:37]
    node _GEN_95 = mux(_T_27, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 203:41]
    node _GEN_96 = mux(_T_27, UInt<1>("h0"), _GEN_92) @[Router.scala 203:41]
    node _GEN_97 = mux(_T_27, UInt<1>("h0"), _GEN_93) @[Router.scala 203:41]
    node _GEN_98 = mux(_T_27, UInt<1>("h0"), _GEN_94) @[Router.scala 203:41]
    node _GEN_99 = mux(_T_26, UInt<1>("h1"), UInt<1>("h0")) @[Router.scala 201:34]
    node _GEN_100 = mux(_T_26, UInt<1>("h0"), _GEN_95) @[Router.scala 201:34]
    node _GEN_101 = mux(_T_26, UInt<1>("h0"), _GEN_96) @[Router.scala 201:34]
    node _GEN_102 = mux(_T_26, UInt<1>("h0"), _GEN_97) @[Router.scala 201:34]
    node _GEN_103 = mux(_T_26, UInt<1>("h0"), _GEN_98) @[Router.scala 201:34]
    node _GEN_104 = mux(io_out_U_write, dataReg_CPU, out_U_dout) @[Router.scala 218:34]
    node _GEN_105 = mux(io_out_L_write, dataReg_CPU, out_L_dout) @[Router.scala 216:33]
    node _GEN_106 = mux(io_out_L_write, out_U_dout, _GEN_104) @[Router.scala 216:33]
    node _GEN_107 = mux(io_out_D_write, dataReg_CPU, out_D_dout) @[Router.scala 214:27]
    node _GEN_108 = mux(io_out_D_write, out_L_dout, _GEN_105) @[Router.scala 214:27]
    node _GEN_109 = mux(io_out_D_write, out_U_dout, _GEN_106) @[Router.scala 214:27]
    node _GEN_110 = mux(io_in_CPU_read, io_in_CPU_din, dataReg_CPU) @[Router.scala 196:32]
    node _GEN_111 = mux(io_in_CPU_read, _GEN_99, UInt<1>("h0")) @[Router.scala 196:32]
    node _GEN_112 = mux(io_in_CPU_read, _GEN_100, UInt<1>("h0")) @[Router.scala 196:32]
    node _GEN_113 = mux(io_in_CPU_read, _GEN_101, UInt<1>("h0")) @[Router.scala 196:32]
    node _GEN_114 = mux(io_in_CPU_read, _GEN_102, UInt<1>("h0")) @[Router.scala 196:32]
    node _GEN_115 = mux(io_in_CPU_read, _GEN_103, UInt<1>("h0")) @[Router.scala 196:32]
    node _GEN_116 = mux(io_in_CPU_read, _GEN_107, out_D_dout) @[Router.scala 196:32]
    node _GEN_117 = mux(io_in_CPU_read, _GEN_108, out_L_dout) @[Router.scala 196:32]
    node _GEN_118 = mux(io_in_CPU_read, _GEN_109, out_U_dout) @[Router.scala 196:32]
    node _GEN_119 = mux(io_in_CPU_read, _GEN_89, out_CPU_dout) @[Router.scala 196:32]
    node _GEN_120 = mux(io_in_R_read, io_in_R_din, dataReg_R) @[Router.scala 166:30]
    node _GEN_121 = mux(io_in_R_read, _GEN_76, _GEN_111) @[Router.scala 166:30]
    node _GEN_122 = mux(io_in_R_read, _GEN_77, _GEN_112) @[Router.scala 166:30]
    node _GEN_123 = mux(io_in_R_read, _GEN_78, _GEN_113) @[Router.scala 166:30]
    node _GEN_124 = mux(io_in_R_read, _GEN_79, _GEN_114) @[Router.scala 166:30]
    node _GEN_125 = mux(io_in_R_read, _GEN_80, _GEN_115) @[Router.scala 166:30]
    node _GEN_126 = mux(io_in_R_read, _GEN_86, _GEN_116) @[Router.scala 166:30]
    node _GEN_127 = mux(io_in_R_read, _GEN_87, _GEN_117) @[Router.scala 166:30]
    node _GEN_128 = mux(io_in_R_read, _GEN_88, _GEN_118) @[Router.scala 166:30]
    node _GEN_129 = mux(io_in_R_read, _GEN_89, _GEN_119) @[Router.scala 166:30]
    node _GEN_130 = mux(io_in_R_read, dataReg_CPU, _GEN_110) @[Router.scala 166:30]
    node _GEN_131 = mux(io_in_L_read, io_in_L_din, dataReg_L) @[Router.scala 136:30]
    node _GEN_132 = mux(io_in_L_read, _GEN_54, _GEN_121) @[Router.scala 136:30]
    node _GEN_133 = mux(io_in_L_read, _GEN_55, _GEN_122) @[Router.scala 136:30]
    node _GEN_134 = mux(io_in_L_read, _GEN_56, _GEN_123) @[Router.scala 136:30]
    node _GEN_135 = mux(io_in_L_read, _GEN_57, _GEN_124) @[Router.scala 136:30]
    node _GEN_136 = mux(io_in_L_read, _GEN_58, _GEN_125) @[Router.scala 136:30]
    node _GEN_137 = mux(io_in_L_read, _GEN_63, _GEN_126) @[Router.scala 136:30]
    node _GEN_138 = mux(io_in_L_read, _GEN_64, _GEN_128) @[Router.scala 136:30]
    node _GEN_139 = mux(io_in_L_read, _GEN_65, out_R_dout) @[Router.scala 136:30]
    node _GEN_140 = mux(io_in_L_read, _GEN_66, _GEN_129) @[Router.scala 136:30]
    node _GEN_141 = mux(io_in_L_read, dataReg_R, _GEN_120) @[Router.scala 136:30]
    node _GEN_142 = mux(io_in_L_read, out_L_dout, _GEN_127) @[Router.scala 136:30]
    node _GEN_143 = mux(io_in_L_read, dataReg_CPU, _GEN_130) @[Router.scala 136:30]
    node _GEN_144 = mux(io_in_D_read, io_in_D_din, dataReg_D) @[Router.scala 106:31]
    node _GEN_145 = mux(io_in_D_read, _GEN_33, _GEN_132) @[Router.scala 106:31]
    node _GEN_146 = mux(io_in_D_read, _GEN_34, _GEN_133) @[Router.scala 106:31]
    node _GEN_147 = mux(io_in_D_read, _GEN_35, _GEN_134) @[Router.scala 106:31]
    node _GEN_148 = mux(io_in_D_read, _GEN_36, _GEN_135) @[Router.scala 106:31]
    node _GEN_149 = mux(io_in_D_read, _GEN_37, _GEN_136) @[Router.scala 106:31]
    node _GEN_150 = mux(io_in_D_read, _GEN_41, _GEN_138) @[Router.scala 106:31]
    node _GEN_151 = mux(io_in_D_read, _GEN_42, _GEN_142) @[Router.scala 106:31]
    node _GEN_152 = mux(io_in_D_read, _GEN_43, _GEN_139) @[Router.scala 106:31]
    node _GEN_153 = mux(io_in_D_read, _GEN_44, _GEN_140) @[Router.scala 106:31]
    node _GEN_154 = mux(io_in_D_read, dataReg_L, _GEN_131) @[Router.scala 106:31]
    node _GEN_155 = mux(io_in_D_read, out_D_dout, _GEN_137) @[Router.scala 106:31]
    node _GEN_156 = mux(io_in_D_read, dataReg_R, _GEN_141) @[Router.scala 106:31]
    node _GEN_157 = mux(io_in_D_read, dataReg_CPU, _GEN_143) @[Router.scala 106:31]
    node _GEN_158 = mux(io_in_U_read, io_in_U_din, dataReg_U) @[Router.scala 75:25]
    node _GEN_159 = mux(io_in_U_read, _GEN_9, _GEN_145) @[Router.scala 75:25]
    node _GEN_160 = mux(io_in_U_read, _GEN_10, _GEN_146) @[Router.scala 75:25]
    node _GEN_161 = mux(io_in_U_read, _GEN_11, _GEN_147) @[Router.scala 75:25]
    node _GEN_162 = mux(io_in_U_read, _GEN_12, _GEN_148) @[Router.scala 75:25]
    node _GEN_163 = mux(io_in_U_read, _GEN_13, _GEN_149) @[Router.scala 75:25]
    node _GEN_164 = mux(io_in_U_read, _GEN_20, _GEN_155) @[Router.scala 75:25]
    node _GEN_165 = mux(io_in_U_read, _GEN_21, _GEN_151) @[Router.scala 75:25]
    node _GEN_166 = mux(io_in_U_read, _GEN_22, _GEN_152) @[Router.scala 75:25]
    node _GEN_167 = mux(io_in_U_read, _GEN_23, _GEN_153) @[Router.scala 75:25]
    node _GEN_168 = mux(io_in_U_read, dataReg_D, _GEN_144) @[Router.scala 75:25]
    node _GEN_169 = mux(io_in_U_read, out_U_dout, _GEN_150) @[Router.scala 75:25]
    node _GEN_170 = mux(io_in_U_read, dataReg_L, _GEN_154) @[Router.scala 75:25]
    node _GEN_171 = mux(io_in_U_read, dataReg_R, _GEN_156) @[Router.scala 75:25]
    node _GEN_172 = mux(io_in_U_read, dataReg_CPU, _GEN_157) @[Router.scala 75:25]
    node dataReg = UInt<1>("h0")
    io_out_U_write <= _GEN_162 @[Router.scala 58:18 Router.scala 88:26 Router.scala 118:26 Router.scala 149:26 Router.scala 179:26 Router.scala 209:26]
    io_out_U_dout <= _GEN_169 @[Router.scala 52:17 Router.scala 125:23 Router.scala 157:23 Router.scala 189:23 Router.scala 219:23]
    io_out_D_write <= _GEN_161 @[Router.scala 59:18 Router.scala 86:26 Router.scala 116:26 Router.scala 147:26 Router.scala 177:26 Router.scala 207:26]
    io_out_D_dout <= _GEN_164 @[Router.scala 53:17 Router.scala 95:23 Router.scala 155:23 Router.scala 185:23 Router.scala 215:23]
    io_out_L_write <= _GEN_160 @[Router.scala 60:18 Router.scala 83:24 Router.scala 113:24 Router.scala 144:24 Router.scala 174:24 Router.scala 204:24]
    io_out_L_dout <= _GEN_165 @[Router.scala 54:17 Router.scala 97:23 Router.scala 127:23 Router.scala 187:23 Router.scala 217:23]
    io_out_R_write <= _GEN_159 @[Router.scala 61:18 Router.scala 81:24 Router.scala 111:24 Router.scala 142:24 Router.scala 172:24 Router.scala 202:24]
    io_out_R_dout <= _GEN_166 @[Router.scala 55:17 Router.scala 99:23 Router.scala 129:23 Router.scala 159:23]
    io_out_CPU_write <= _GEN_163 @[Router.scala 62:20 Router.scala 90:28 Router.scala 120:28 Router.scala 151:28 Router.scala 181:28 Router.scala 211:28]
    io_out_CPU_dout <= _GEN_167 @[Router.scala 56:19 Router.scala 101:25 Router.scala 131:25 Router.scala 161:25 Router.scala 191:25 Router.scala 221:25]
    som <= mux(reset, UInt<1>("h0"), som)
    dataReg_U <= mux(reset, UInt<32>("h0"), _GEN_158) @[Router.scala 76:17]
    dataReg_D <= mux(reset, UInt<32>("h0"), _GEN_168) @[Router.scala 107:17]
    dataReg_L <= mux(reset, UInt<32>("h0"), _GEN_170) @[Router.scala 137:17]
    dataReg_R <= mux(reset, UInt<32>("h0"), _GEN_171) @[Router.scala 167:17]
    dataReg_CPU <= mux(reset, UInt<32>("h0"), _GEN_172) @[Router.scala 197:19]
