m255
K3
13
cModel Technology
Z0 dC:\Users\pcons\Desktop\SOL1_MiniComputer\verilog
valu
Z1 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
Z2 !s100 1i4R@J?PTME>:@ZkM24=53
Z3 IX]YQn?6?OAV9eSLLL]dm41
Z4 VT934KJUN5T?og]QhJ4C`91
Z5 !s105 alu_sv_unit
S1
Z6 dC:\Users\pcons\Desktop\SOL1_MiniComputer\modelsim
Z7 w1671308246
Z8 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv
Z9 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv
L0 1
Z10 OV;L;10.1b;51
r1
31
Z11 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv|
Z12 o-work work -sv -O0
Z13 !s108 1671466894.021000
Z14 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/alu.sv|
!i10b 1
!s85 0
!s101 -O0
vclock
R1
Z15 !s100 G9XMeP62]Cd;A8060ToeK0
Z16 Ic;1aEEK`V`<zHENo[A@Jl2
Z17 VaE]<7Odcjd4@m:=2>P=K61
Z18 !s105 clock_sv_unit
S1
R6
Z19 w1670968375
Z20 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv
Z21 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv
L0 1
R10
r1
31
Z22 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv|
R12
Z23 !s108 1671466894.084000
Z24 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/clock.sv|
!i10b 1
!s85 0
!s101 -O0
vcpu_top
R1
Z25 DXx4 work 12 pa_microcode 0 22 9Ml`XmeKB:E`E7nMS<7oS3
Z26 !s100 @cgN0e_n`>T0]R]kY2fPC3
Z27 I`jEe<aBDhzNda1dnQ2HEz0
Z28 V0g8=:HQ9LDL0lXN[`HXcI2
Z29 !s105 cpu_top_sv_unit
S1
R6
Z30 w1671407700
Z31 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv
Z32 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv
L0 1
R10
r1
31
Z33 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv|
R12
Z34 !s108 1671466894.147000
Z35 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/cpu_top.sv|
!i10b 1
!s85 0
!s101 -O0
vmicrocode_sequencer
R1
R25
Z36 !s100 SKa6EYETLbgeB5DPk=Zz10
Z37 Ih6hVhjGT]5Xl^DQ`T4@RX0
Z38 V]aU32MD[WaT40C4LKH8lc0
Z39 !s105 microcode_sequencer_sv_unit
S1
R6
Z40 w1671406535
Z41 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv
Z42 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv
L0 1
R10
r1
31
Z43 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv|
R12
Z44 !s108 1671466894.256000
Z45 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/microcode_sequencer.sv|
!i10b 1
!s85 0
!s101 -O0
Xpa_cpu
R1
Z46 !s100 B4HJ5H:h97nhajYQYBf540
Z47 I67MEaE^EIWeeEYEz<EkPa3
Z48 V67MEaE^EIWeeEYEz<EkPa3
S1
R6
Z49 w1671408524
Z50 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_cpu.sv
Z51 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_cpu.sv
L0 1
R10
r1
31
Z52 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_cpu.sv|
R12
!i10b 1
!s85 0
Z53 !s108 1671466894.492000
Z54 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_cpu.sv|
!s101 -O0
Xpa_microcode
R1
Z55 !s100 ldiI0f42KW3BIGb:M<EoD0
Z56 I9Ml`XmeKB:E`E7nMS<7oS3
Z57 V9Ml`XmeKB:E`E7nMS<7oS3
S1
R6
Z58 w1671408397
Z59 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv
Z60 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv
L0 1
R10
r1
31
Z61 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv|
R12
Z62 !s108 1671466894.326000
Z63 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/pa_microcode.sv|
!i10b 1
!s85 0
!s101 -O0
vram
R1
Z64 DXx4 work 6 pa_cpu 0 22 67MEaE^EIWeeEYEz<EkPa3
!i10b 1
!s100 [HV^j]C2m>^3J_JHfagiW2
ITJYaI7K9NBJShnPQ]TDI02
VdMRncmgZ7:m^IE[GF?4Q22
Z65 !s105 ram_sv_unit
S1
R6
w1671459690
Z66 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/ram.sv
Z67 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/ram.sv
L0 1
R10
r1
!s85 0
31
!s108 1671466894.555000
!s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/ram.sv|
Z68 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/ram.sv|
!s101 -O0
R12
vtestbench
R1
Z69 !s100 >no]aCY05]Eie7cd1OK_=3
Z70 I5ST>C_4Q7;@`bDPK;6aS20
Z71 VhGfW:390DM[oDMzegDH9`2
Z72 !s105 testbench_sv_unit
S1
R6
Z73 w1671409009
Z74 8C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv
Z75 FC:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv
L0 1
R10
r1
31
Z76 !s90 -reportprogress|300|-work|work|-sv|C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv|
R12
Z77 !s108 1671466894.429000
Z78 !s107 C:/Users/pcons/Desktop/SOL1_MiniComputer/modelsim/systemverilog/testbench.sv|
!i10b 1
!s85 0
!s101 -O0
