Running FasterCap version 6.0.7
Copyright 2019 FastFieldSolvers S.R.L. http://www.fastfieldsolvers.com, All Rights reserved
Starting capacitance extraction with the following parameters:
Input file: fasterCap_3v2.standard.20.0.0.OverUnder3/./TYP/OverUnder3/M6oM2uM7/W0.42_W0.42/S0.42_S0.42_L10/wires.lst
Auto calculation with max error: 0.01
Remark: Auto option overrides all other Manual settings

3D Solver Engine invoked
Solution scheme (-g): Galerkin, GMRES tolerance (-t): 0.005
Out-of-core free memory to link memory condition (-f): 1
Potential interaction coefficient to mesh refinement ratio (-d): 1
Mesh curvature (-mc): 3
Number of input panels to solver engine: 17080
***************************************
Iteration number #0 
***************************************
Refining the geometry.. 
Refinement completed
Mesh refinement (-m): 1e+32
***************************************
Computing the links.. 
Number of panels after refinement: 17080
Number of links to be computed: 39414
Done computing links
***************************************
Precond Type(s) (-p): Jacobi 
GMRES Iterations: 6 
GMRES Iterations: 9 
GMRES Iterations: 9 
GMRES Iterations: 9 
GMRES Iterations: 9 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  7.11062e-15 -2.05574e-15 -2.49072e-16 -1.56841e-16 -2.53467e-16 
g2_wire_M7_w7  -4.69597e-15 4.06149e-15 -2.24476e-16 -1.39399e-16 -2.34977e-16 
g3_wire_M6_w1  1.4058e-16 -1.4023e-16 1.07471e-15 -1.78189e-16 7.58665e-17 
g4_wire_M6_w2  2.49737e-16 -2.7825e-16 -4.05853e-16 1.29753e-15 -3.47664e-16 
g5_wire_M6_w3  -9.38021e-16 -8.62431e-17 -2.66476e-16 -8.74418e-16 6.81018e-16 


Solve statistics:
Number of input panels: 228 of which 54 conductors and 174 dielectric
Number of input panels to solver engine: 17080
Number of panels after refinement: 17080
Number of potential estimates: 39002
Number of links: 56494 (uncompressed 291726400, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 17
Max Mesh relative refinement value: 0.0179945
Time for reading input file: 0.002925s
Time for building super hierarchy: 0.003154s
Time for discretization: 0.004117s
Time for building potential matrix: 0.059311s
Time for precond calculation: 0.000414s
Time for gmres solving: 0.144959s
Memory allocated for panel hierarchy: 6834280 bytes
Memory allocated for links structure: 1073878480 bytes
Memory allocated for conductor list: 364080 bytes
Memory allocated for Gmres: 3054632 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 0.215243s (0 days, 0 hours, 0 mins, 0 s)
Iteration allocated memory: 1058722 kilobytes
***************************************
Iteration number #1 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 17628, Links # 61802)
Automatically increasing the refinement parameters
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 18040, Links # 78800)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.00635623
***************************************
Computing the links.. 
Number of panels after refinement: 18915
Number of links to be computed: 120054
Done computing links
***************************************
Precond Type(s) (-p): Two-levels, two-levels preconditioner dimension (-ps): 128 
GMRES Iterations: 38 
GMRES Iterations: 59 
GMRES Iterations: 56 
GMRES Iterations: 50 
GMRES Iterations: 55 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  5.36352e-15 -7.02164e-16 -1.85991e-16 -5.66818e-17 -1.94901e-16 
g2_wire_M7_w7  -3.1317e-15 1.87448e-15 -4.80389e-16 2.5686e-16 -4.77661e-16 
g3_wire_M6_w1  -4.12146e-16 -1.71195e-16 1.67675e-15 -1.35601e-15 4.63374e-16 
g4_wire_M6_w2  -5.17473e-18 -1.38304e-16 -9.62366e-16 2.35942e-15 -1.01337e-15 
g5_wire_M6_w3  -3.61734e-16 -6.34131e-18 -4.8922e-17 -1.0972e-15 1.20836e-15 

Weighted Frobenius norm of the difference between capacitance (auto option): 0.543396

Solve statistics:
Number of input panels: 228 of which 54 conductors and 174 dielectric
Number of input panels to solver engine: 17080
Number of panels after refinement: 18915
Number of potential estimates: 119557
Number of links: 138969 (uncompressed 357777225, compression ratio is 100.0%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 23
Max Mesh relative refinement value: 0.00635579
Time for reading input file: 0.001848s
Time for building super hierarchy: 0.001934s
Time for discretization: 0.020088s
Time for building potential matrix: 0.236868s
Time for precond calculation: 0.000823s
Time for gmres solving: 0.997950s
Memory allocated for panel hierarchy: 7570115 bytes
Memory allocated for links structure: 1073893160 bytes
Memory allocated for conductor list: 364080 bytes
Memory allocated for Gmres: 10958192 bytes
Memory allocated for preconditioner: 0 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 1.293744s (0 days, 0 hours, 0 mins, 1 s)
Iteration allocated memory: 1067173 kilobytes
***************************************
Iteration number #2 
***************************************
Increasing the geometric refinement.. 
Delta in refined panel and link count w.r.t. previous iteration less than 10%
(Panels # 20443, Links # 187392)
Automatically increasing the refinement parameters
Refinement completed
Mesh refinement (-m): 0.00317774
***************************************
Computing the links.. 
Number of panels after refinement: 22993
Number of links to be computed: 318494
Done computing links
***************************************
Precond Type(s) (-p): Two-levels, two-levels preconditioner dimension (-ps): 128 
GMRES Iterations: 135 
GMRES Iterations: 142 
GMRES Iterations: 
Error: not converging after 1000 iterations, norm of the residual is 0.018, while targeting 0.005
999 
GMRES Iterations: 417 
GMRES Iterations: 
Error: not converging after 1000 iterations, norm of the residual is 0.006, while targeting 0.005
999 
Capacitance matrix is:
Dimension 5 x 5
g1_wire_M2_w2  5.28888e-15 -8.73871e-16 -2.18027e-16 -5.73942e-17 -2.0055e-16 
g2_wire_M7_w7  -3.14574e-15 2.30821e-15 -3.35186e-16 -1.05392e-16 -2.97916e-16 
g3_wire_M6_w1  -1.38987e-16 -8.84611e-17 1.77665e-15 -1.28016e-15 7.73371e-17 
g4_wire_M6_w2  1.72895e-16 -1.40445e-16 -1.13998e-15 2.68941e-15 -1.0938e-15 
g5_wire_M6_w3  -4.1586e-16 8.7192e-17 2.34865e-17 -1.52681e-15 1.70881e-15 

Weighted Frobenius norm of the difference between capacitance (auto option): 0.141411

Solve statistics:
Number of input panels: 228 of which 54 conductors and 174 dielectric
Number of input panels to solver engine: 17080
Number of panels after refinement: 22993
Number of potential estimates: 320238
Number of links: 341487 (uncompressed 528678049, compression ratio is 99.9%)
Number of precond panels: 0
Number of precond links: 0
Max recursion level: 27
Max Mesh relative refinement value: 0.00317769
Time for reading input file: 0.001877s
Time for building super hierarchy: 0.002057s
Time for discretization: 0.062030s
Time for building potential matrix: 0.679862s
Time for precond calculation: 0.030102s
Time for gmres solving: 38.196583s
Memory allocated for panel hierarchy: 9205393 bytes
Memory allocated for links structure: 1073925784 bytes
Memory allocated for conductor list: 364080 bytes
Memory allocated for Gmres: 190211360 bytes
Memory allocated for preconditioner: 268684936 bytes
Memory allocated for charge vectors: 0 bytes
Memory allocated for hierarchical multiplication: 0 bytes
Iteration time: 39.020374s (0 days, 0 hours, 0 mins, 39 s)
Iteration allocated memory: 1506241 kilobytes
***************************************
Iteration number #3 
***************************************
Increasing the geometric refinement.. 
Refinement completed
Mesh refinement (-m): 0.00224696
***************************************
Computing the links.. 
Number of panels after refinement: 27427
Number of links to be computed: 597008
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Error: mutual-potential calculation failed.
       Remark: the precision of the result is affected.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or, more probably, overlapping panels.
Warning: panel distance too small found during potential calculation
         Possible causes are thin panels or