

================================================================
== Vivado HLS Report for 'max_pool2'
================================================================
* Date:           Wed Apr  3 17:40:13 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        current_pool2D
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5645|  5645|  5645|  5645|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  5637|  5637|        45|          7|          1|   800|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 45


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 53
* Pipeline : 1
  Pipeline-0 : II = 7, D = 45, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	53  / (exitcond_flatten1)
	45  / (!exitcond_flatten1)
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	8  / true
53 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.77>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_r)"   --->   Operation 54 'read' 'out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_r)"   --->   Operation 55 'read' 'in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%ch_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ch_in)"   --->   Operation 56 'read' 'ch_in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%w_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %w)"   --->   Operation 57 'read' 'w_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%h_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %h)"   --->   Operation 58 'read' 'h_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_read, i32 2, i32 31)"   --->   Operation 59 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %in_read, i32 2, i32 31)"   --->   Operation 60 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %h_read, i32 31)" [current_pool2D/current_pool2.cpp:17]   --->   Operation 61 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_lshr_f6 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %h_read, i32 1, i32 31)" [current_pool2D/current_pool2.cpp:17]   --->   Operation 62 'partselect' 'p_lshr_f6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %w_read, i32 31)" [current_pool2D/current_pool2.cpp:20]   --->   Operation 63 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (2.55ns)   --->   "%p_neg = sub i32 0, %w_read" [current_pool2D/current_pool2.cpp:20]   --->   Operation 64 'sub' 'p_neg' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_lshr = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg, i32 1, i32 31)" [current_pool2D/current_pool2.cpp:20]   --->   Operation 65 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_10 = zext i31 %p_lshr to i32" [current_pool2D/current_pool2.cpp:20]   --->   Operation 66 'zext' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (2.52ns)   --->   "%p_neg_t = sub i32 0, %tmp_10" [current_pool2D/current_pool2.cpp:20]   --->   Operation 67 'sub' 'p_neg_t' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_lshr_f = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %w_read, i32 1, i32 31)" [current_pool2D/current_pool2.cpp:20]   --->   Operation 68 'partselect' 'p_lshr_f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_11 = zext i31 %p_lshr_f to i32" [current_pool2D/current_pool2.cpp:20]   --->   Operation 69 'zext' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.69ns)   --->   "%tmp_1 = select i1 %tmp_17, i32 %p_neg_t, i32 %tmp_11" [current_pool2D/current_pool2.cpp:20]   --->   Operation 70 'select' 'tmp_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 71 [1/1] (2.55ns)   --->   "%p_neg3 = sub i32 0, %h_read" [current_pool2D/current_pool2.cpp:17]   --->   Operation 71 'sub' 'p_neg3' <Predicate = (tmp_15)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_lshr4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg3, i32 1, i32 31)" [current_pool2D/current_pool2.cpp:17]   --->   Operation 72 'partselect' 'p_lshr4' <Predicate = (tmp_15)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_4 = zext i31 %p_lshr4 to i32" [current_pool2D/current_pool2.cpp:17]   --->   Operation 73 'zext' 'tmp_4' <Predicate = (tmp_15)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.52ns)   --->   "%p_neg_t5 = sub i32 0, %tmp_4" [current_pool2D/current_pool2.cpp:17]   --->   Operation 74 'sub' 'p_neg_t5' <Predicate = (tmp_15)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_7 = zext i31 %p_lshr_f6 to i32" [current_pool2D/current_pool2.cpp:17]   --->   Operation 75 'zext' 'tmp_7' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.69ns)   --->   "%tmp = select i1 %tmp_15, i32 %p_neg_t5, i32 %tmp_7" [current_pool2D/current_pool2.cpp:17]   --->   Operation 76 'select' 'tmp' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%cast = zext i32 %tmp_1 to i64" [current_pool2D/current_pool2.cpp:20]   --->   Operation 77 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %ch_in_read to i64"   --->   Operation 78 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast1, %cast" [current_pool2D/current_pool2.cpp:20]   --->   Operation 79 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %tmp to i96" [current_pool2D/current_pool2.cpp:17]   --->   Operation 80 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%cast3 = zext i64 %bound to i96" [current_pool2D/current_pool2.cpp:20]   --->   Operation 81 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [5/5] (6.97ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [current_pool2D/current_pool2.cpp:20]   --->   Operation 82 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 83 [4/5] (6.97ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [current_pool2D/current_pool2.cpp:20]   --->   Operation 83 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 84 [3/5] (6.97ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [current_pool2D/current_pool2.cpp:20]   --->   Operation 84 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 85 [2/5] (6.97ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [current_pool2D/current_pool2.cpp:20]   --->   Operation 85 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i30 %tmp_2 to i33"   --->   Operation 86 'zext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i30 %tmp_3 to i33"   --->   Operation 87 'zext' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %gmem), !map !10"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %h) nounwind, !map !17"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %w) nounwind, !map !23"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ch_in) nounwind, !map !27"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @max_pool2_str) nounwind"   --->   Operation 92 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 999999, [5 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_pool2D/current_pool2.cpp:6]   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 999999, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_pool2D/current_pool2.cpp:6]   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_r, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 999999, [1 x i8]* @bundle2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_pool2D/current_pool2.cpp:7]   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_pool2D/current_pool2.cpp:9]   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ch_in, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_pool2D/current_pool2.cpp:10]   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %h, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_pool2D/current_pool2.cpp:11]   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %w, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [current_pool2D/current_pool2.cpp:12]   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/5] (6.97ns)   --->   "%bound4 = mul i96 %cast3, %cast2" [current_pool2D/current_pool2.cpp:20]   --->   Operation 100 'mul' 'bound4' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (2.47ns)   --->   "%tmp_mid = icmp sgt i32 %ch_in_read, 0" [current_pool2D/current_pool2.cpp:23]   --->   Operation 101 'icmp' 'tmp_mid' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (1.76ns)   --->   "br label %1" [current_pool2D/current_pool2.cpp:17]   --->   Operation 102 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i96 [ 0, %0 ], [ %indvar_flatten_next1, %.reset7 ]"   --->   Operation 103 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %indvar_flatten_next, %.reset7 ]" [current_pool2D/current_pool2.cpp:20]   --->   Operation 104 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%n = phi i31 [ 0, %0 ], [ %n_1, %.reset7 ]"   --->   Operation 105 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%n_cast = zext i31 %n to i32" [current_pool2D/current_pool2.cpp:23]   --->   Operation 106 'zext' 'n_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i32 %n_cast, %ch_in_read" [current_pool2D/current_pool2.cpp:23]   --->   Operation 107 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (3.12ns)   --->   "%exitcond_flatten1 = icmp eq i96 %indvar_flatten1, %bound4" [current_pool2D/current_pool2.cpp:20]   --->   Operation 108 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 3.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (2.77ns)   --->   "%exitcond_flatten = icmp eq i64 %indvar_flatten, %bound" [current_pool2D/current_pool2.cpp:20]   --->   Operation 109 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node n_cast_mid2)   --->   "%n_cast_mid = select i1 %exitcond_flatten, i31 0, i31 %n" [current_pool2D/current_pool2.cpp:23]   --->   Operation 110 'select' 'n_cast_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.99ns)   --->   "%tmp_mid1 = select i1 %exitcond_flatten, i1 %tmp_mid, i1 %tmp_s" [current_pool2D/current_pool2.cpp:23]   --->   Operation 111 'select' 'tmp_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.73ns) (out node of the LUT)   --->   "%n_cast_mid2 = select i1 %tmp_mid1, i31 %n_cast_mid, i31 0" [current_pool2D/current_pool2.cpp:23]   --->   Operation 112 'select' 'n_cast_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (2.52ns)   --->   "%n_op = add i31 1, %n" [current_pool2D/current_pool2.cpp:23]   --->   Operation 113 'add' 'n_op' <Predicate = (!exitcond_flatten1)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (3.52ns)   --->   "%indvar_flatten_op = add i64 1, %indvar_flatten" [current_pool2D/current_pool2.cpp:20]   --->   Operation 114 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%n_cast_mid2_cast = zext i31 %n_cast_mid2 to i32" [current_pool2D/current_pool2.cpp:23]   --->   Operation 115 'zext' 'n_cast_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (8.51ns)   --->   "%tmp_24 = mul nsw i32 %n_cast_mid2_cast, %h_read" [current_pool2D/current_pool2.cpp:30]   --->   Operation 116 'mul' 'tmp_24' <Predicate = (!exitcond_flatten1)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.80>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %tmp_28, %.reset7 ]" [current_pool2D/current_pool2.cpp:30]   --->   Operation 117 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (2.52ns)   --->   "%i_s = add i31 1, %i" [current_pool2D/current_pool2.cpp:17]   --->   Operation 118 'add' 'i_s' <Predicate = (!exitcond_flatten1)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.73ns)   --->   "%tmp_28 = select i1 %exitcond_flatten, i31 %i_s, i31 %i" [current_pool2D/current_pool2.cpp:30]   --->   Operation 119 'select' 'tmp_28' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_3_mid2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_28, i1 false)" [current_pool2D/current_pool2.cpp:30]   --->   Operation 120 'bitconcatenate' 'tmp_3_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_4_mid2 = or i32 %tmp_3_mid2, 1" [current_pool2D/current_pool2.cpp:32]   --->   Operation 121 'or' 'tmp_4_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (2.55ns)   --->   "%tmp_25 = add i32 %tmp_3_mid2, %tmp_24" [current_pool2D/current_pool2.cpp:30]   --->   Operation 122 'add' 'tmp_25' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_18 = add i32 %tmp_4_mid2, %tmp_24" [current_pool2D/current_pool2.cpp:32]   --->   Operation 123 'add' 'tmp_18' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.51>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %0 ], [ %p_mid2, %.reset7 ]" [current_pool2D/current_pool2.cpp:20]   --->   Operation 124 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.73ns)   --->   "%j_mid = select i1 %exitcond_flatten, i31 0, i31 %j" [current_pool2D/current_pool2.cpp:20]   --->   Operation 125 'select' 'j_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (8.51ns)   --->   "%tmp_13 = mul i32 %tmp_25, %w_read" [current_pool2D/current_pool2.cpp:30]   --->   Operation 126 'mul' 'tmp_13' <Predicate = (!exitcond_flatten1)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.51>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %j, i1 false)" [current_pool2D/current_pool2.cpp:30]   --->   Operation 127 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_9 = or i32 %tmp_8, 1" [current_pool2D/current_pool2.cpp:31]   --->   Operation 128 'or' 'tmp_9' <Predicate = (!exitcond_flatten & tmp_mid1)> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tmp_8_mid2)   --->   "%tmp_8_mid = select i1 %exitcond_flatten, i32 0, i32 %tmp_8" [current_pool2D/current_pool2.cpp:30]   --->   Operation 129 'select' 'tmp_8_mid' <Predicate = (!exitcond_flatten1 & tmp_mid1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tmp_9_mid2)   --->   "%tmp_9_mid = select i1 %exitcond_flatten, i32 1, i32 %tmp_9" [current_pool2D/current_pool2.cpp:31]   --->   Operation 130 'select' 'tmp_9_mid' <Predicate = (!exitcond_flatten1 & tmp_mid1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (2.52ns)   --->   "%j_1 = add i31 1, %j_mid" [current_pool2D/current_pool2.cpp:20]   --->   Operation 131 'add' 'j_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.73ns)   --->   "%p_mid2 = select i1 %tmp_mid1, i31 %j_mid, i31 %j_1" [current_pool2D/current_pool2.cpp:20]   --->   Operation 132 'select' 'p_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_8_mid1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %j_1, i1 false)" [current_pool2D/current_pool2.cpp:30]   --->   Operation 133 'bitconcatenate' 'tmp_8_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp_8_mid2 = select i1 %tmp_mid1, i32 %tmp_8_mid, i32 %tmp_8_mid1" [current_pool2D/current_pool2.cpp:30]   --->   Operation 134 'select' 'tmp_8_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node tmp_9_mid2)   --->   "%tmp_9_mid1 = or i32 %tmp_8_mid1, 1" [current_pool2D/current_pool2.cpp:31]   --->   Operation 135 'or' 'tmp_9_mid1' <Predicate = (!exitcond_flatten1 & !tmp_mid1)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp_9_mid2 = select i1 %tmp_mid1, i32 %tmp_9_mid, i32 %tmp_9_mid1" [current_pool2D/current_pool2.cpp:31]   --->   Operation 136 'select' 'tmp_9_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (2.55ns)   --->   "%tmp_14 = add nsw i32 %tmp_8_mid2, %tmp_13" [current_pool2D/current_pool2.cpp:30]   --->   Operation 137 'add' 'tmp_14' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i32 %tmp_14 to i33" [current_pool2D/current_pool2.cpp:30]   --->   Operation 138 'sext' 'tmp_15_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (2.55ns)   --->   "%in2_sum = add i33 %tmp_3_cast, %tmp_15_cast" [current_pool2D/current_pool2.cpp:30]   --->   Operation 139 'add' 'in2_sum' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%in2_sum_cast = sext i33 %in2_sum to i64" [current_pool2D/current_pool2.cpp:30]   --->   Operation 140 'sext' 'in2_sum_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr inbounds float* %gmem, i64 %in2_sum_cast" [current_pool2D/current_pool2.cpp:30]   --->   Operation 141 'getelementptr' 'gmem_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (8.51ns)   --->   "%tmp_19 = mul i32 %tmp_18, %w_read" [current_pool2D/current_pool2.cpp:32]   --->   Operation 142 'mul' 'tmp_19' <Predicate = (!exitcond_flatten1)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node n_1)   --->   "%n_mid29_op = select i1 %exitcond_flatten, i31 1, i31 %n_op" [current_pool2D/current_pool2.cpp:23]   --->   Operation 143 'select' 'n_mid29_op' <Predicate = (!exitcond_flatten1 & tmp_mid1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.73ns) (out node of the LUT)   --->   "%n_1 = select i1 %tmp_mid1, i31 %n_mid29_op, i31 1" [current_pool2D/current_pool2.cpp:23]   --->   Operation 144 'select' 'n_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 145 [7/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [current_pool2D/current_pool2.cpp:30]   --->   Operation 145 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 146 [1/1] (2.55ns)   --->   "%tmp_16 = add i32 %tmp_9_mid2, %tmp_13" [current_pool2D/current_pool2.cpp:31]   --->   Operation 146 'add' 'tmp_16' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_17_cast = sext i32 %tmp_16 to i33" [current_pool2D/current_pool2.cpp:31]   --->   Operation 147 'sext' 'tmp_17_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (2.55ns)   --->   "%in2_sum5 = add i33 %tmp_3_cast, %tmp_17_cast" [current_pool2D/current_pool2.cpp:31]   --->   Operation 148 'add' 'in2_sum5' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%in2_sum5_cast = sext i33 %in2_sum5 to i64" [current_pool2D/current_pool2.cpp:31]   --->   Operation 149 'sext' 'in2_sum5_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr inbounds float* %gmem, i64 %in2_sum5_cast" [current_pool2D/current_pool2.cpp:31]   --->   Operation 150 'getelementptr' 'gmem_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (2.55ns)   --->   "%tmp_20 = add nsw i32 %tmp_8_mid2, %tmp_19" [current_pool2D/current_pool2.cpp:32]   --->   Operation 151 'add' 'tmp_20' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (2.55ns)   --->   "%tmp_22 = add i32 %tmp_9_mid2, %tmp_19" [current_pool2D/current_pool2.cpp:33]   --->   Operation 152 'add' 'tmp_22' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %n_cast_mid2_cast, %tmp" [current_pool2D/current_pool2.cpp:36]   --->   Operation 153 'mul' 'tmp1' <Predicate = (!exitcond_flatten1)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 154 [1/1] (4.43ns)   --->   "%indvar_flatten_next1 = add i96 %indvar_flatten1, 1"   --->   Operation 154 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 4.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [6/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [current_pool2D/current_pool2.cpp:30]   --->   Operation 155 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 156 [7/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [current_pool2D/current_pool2.cpp:31]   --->   Operation 156 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i32 %tmp_20 to i33" [current_pool2D/current_pool2.cpp:32]   --->   Operation 157 'sext' 'tmp_21_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (2.55ns)   --->   "%in2_sum6 = add i33 %tmp_3_cast, %tmp_21_cast" [current_pool2D/current_pool2.cpp:32]   --->   Operation 158 'add' 'in2_sum6' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%in2_sum6_cast = sext i33 %in2_sum6 to i64" [current_pool2D/current_pool2.cpp:32]   --->   Operation 159 'sext' 'in2_sum6_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr inbounds float* %gmem, i64 %in2_sum6_cast" [current_pool2D/current_pool2.cpp:32]   --->   Operation 160 'getelementptr' 'gmem_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (8.51ns)   --->   "%tmp_29 = mul i32 %tmp_1, %tmp1" [current_pool2D/current_pool2.cpp:36]   --->   Operation 161 'mul' 'tmp_29' <Predicate = (!exitcond_flatten1)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (1.48ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i64 1, i64 %indvar_flatten_op" [current_pool2D/current_pool2.cpp:20]   --->   Operation 162 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 163 [5/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [current_pool2D/current_pool2.cpp:30]   --->   Operation 163 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 164 [6/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [current_pool2D/current_pool2.cpp:31]   --->   Operation 164 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 165 [7/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [current_pool2D/current_pool2.cpp:32]   --->   Operation 165 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_23_cast = sext i32 %tmp_22 to i33" [current_pool2D/current_pool2.cpp:33]   --->   Operation 166 'sext' 'tmp_23_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (2.55ns)   --->   "%in2_sum7 = add i33 %tmp_3_cast, %tmp_23_cast" [current_pool2D/current_pool2.cpp:33]   --->   Operation 167 'add' 'in2_sum7' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%in2_sum7_cast = sext i33 %in2_sum7 to i64" [current_pool2D/current_pool2.cpp:33]   --->   Operation 168 'sext' 'in2_sum7_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr inbounds float* %gmem, i64 %in2_sum7_cast" [current_pool2D/current_pool2.cpp:33]   --->   Operation 169 'getelementptr' 'gmem_addr_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 170 [4/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [current_pool2D/current_pool2.cpp:30]   --->   Operation 170 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 171 [5/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [current_pool2D/current_pool2.cpp:31]   --->   Operation 171 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 172 [6/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [current_pool2D/current_pool2.cpp:32]   --->   Operation 172 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 173 [7/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [current_pool2D/current_pool2.cpp:33]   --->   Operation 173 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 174 [3/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [current_pool2D/current_pool2.cpp:30]   --->   Operation 174 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 175 [4/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [current_pool2D/current_pool2.cpp:31]   --->   Operation 175 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 176 [5/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [current_pool2D/current_pool2.cpp:32]   --->   Operation 176 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 177 [6/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [current_pool2D/current_pool2.cpp:33]   --->   Operation 177 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 178 [2/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [current_pool2D/current_pool2.cpp:30]   --->   Operation 178 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 179 [3/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [current_pool2D/current_pool2.cpp:31]   --->   Operation 179 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 180 [4/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [current_pool2D/current_pool2.cpp:32]   --->   Operation 180 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 181 [5/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [current_pool2D/current_pool2.cpp:33]   --->   Operation 181 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 182 [1/7] (8.75ns)   --->   "%gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr, i32 1)" [current_pool2D/current_pool2.cpp:30]   --->   Operation 182 'readreq' 'gmem_load_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 183 [2/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [current_pool2D/current_pool2.cpp:31]   --->   Operation 183 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 184 [3/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [current_pool2D/current_pool2.cpp:32]   --->   Operation 184 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 185 [4/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [current_pool2D/current_pool2.cpp:33]   --->   Operation 185 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 186 [1/1] (8.75ns)   --->   "%gmem_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr)" [current_pool2D/current_pool2.cpp:30]   --->   Operation 186 'read' 'gmem_addr_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 187 [1/7] (8.75ns)   --->   "%gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_1, i32 1)" [current_pool2D/current_pool2.cpp:31]   --->   Operation 187 'readreq' 'gmem_load_1_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 188 [2/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [current_pool2D/current_pool2.cpp:32]   --->   Operation 188 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 189 [3/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [current_pool2D/current_pool2.cpp:33]   --->   Operation 189 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 190 [1/1] (8.75ns)   --->   "%gmem_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_1)" [current_pool2D/current_pool2.cpp:31]   --->   Operation 190 'read' 'gmem_addr_1_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 191 [1/7] (8.75ns)   --->   "%gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_2, i32 1)" [current_pool2D/current_pool2.cpp:32]   --->   Operation 191 'readreq' 'gmem_load_2_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 192 [2/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [current_pool2D/current_pool2.cpp:33]   --->   Operation 192 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 193 [1/1] (8.75ns)   --->   "%gmem_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_2)" [current_pool2D/current_pool2.cpp:32]   --->   Operation 193 'read' 'gmem_addr_2_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 194 [1/7] (8.75ns)   --->   "%gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_3, i32 1)" [current_pool2D/current_pool2.cpp:33]   --->   Operation 194 'readreq' 'gmem_load_3_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 195 [1/1] (0.00ns)   --->   "%in_load_to_int = bitcast float %gmem_addr_read to i32" [current_pool2D/current_pool2.cpp:34]   --->   Operation 195 'bitcast' 'in_load_to_int' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %in_load_to_int, i32 23, i32 30)" [current_pool2D/current_pool2.cpp:34]   --->   Operation 196 'partselect' 'tmp_26' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_42 = trunc i32 %in_load_to_int to i23" [current_pool2D/current_pool2.cpp:34]   --->   Operation 197 'trunc' 'tmp_42' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 198 [1/1] (0.00ns)   --->   "%in_load_1_to_int = bitcast float %gmem_addr_1_read to i32" [current_pool2D/current_pool2.cpp:34]   --->   Operation 198 'bitcast' 'in_load_1_to_int' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %in_load_1_to_int, i32 23, i32 30)" [current_pool2D/current_pool2.cpp:34]   --->   Operation 199 'partselect' 'tmp_30' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i32 %in_load_1_to_int to i23" [current_pool2D/current_pool2.cpp:34]   --->   Operation 200 'trunc' 'tmp_49' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 201 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_26, -1" [current_pool2D/current_pool2.cpp:34]   --->   Operation 201 'icmp' 'notlhs' <Predicate = (!exitcond_flatten1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 202 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_42, 0" [current_pool2D/current_pool2.cpp:34]   --->   Operation 202 'icmp' 'notrhs' <Predicate = (!exitcond_flatten1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_34 = or i1 %notrhs, %notlhs" [current_pool2D/current_pool2.cpp:34]   --->   Operation 203 'or' 'tmp_34' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 204 [1/1] (1.55ns)   --->   "%notlhs3 = icmp ne i8 %tmp_30, -1" [current_pool2D/current_pool2.cpp:34]   --->   Operation 204 'icmp' 'notlhs3' <Predicate = (!exitcond_flatten1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 205 [1/1] (2.44ns)   --->   "%notrhs4 = icmp eq i23 %tmp_49, 0" [current_pool2D/current_pool2.cpp:34]   --->   Operation 205 'icmp' 'notrhs4' <Predicate = (!exitcond_flatten1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_35 = or i1 %notrhs4, %notlhs3" [current_pool2D/current_pool2.cpp:34]   --->   Operation 206 'or' 'tmp_35' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node tmp_38)   --->   "%tmp_36 = and i1 %tmp_34, %tmp_35" [current_pool2D/current_pool2.cpp:34]   --->   Operation 207 'and' 'tmp_36' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 208 [1/1] (6.78ns)   --->   "%tmp_37 = fcmp ogt float %gmem_addr_read, %gmem_addr_1_read" [current_pool2D/current_pool2.cpp:34]   --->   Operation 208 'fcmp' 'tmp_37' <Predicate = (!exitcond_flatten1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 209 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_38 = and i1 %tmp_36, %tmp_37" [current_pool2D/current_pool2.cpp:34]   --->   Operation 209 'and' 'tmp_38' <Predicate = (!exitcond_flatten1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 210 [1/1] (0.69ns) (out node of the LUT)   --->   "%max1 = select i1 %tmp_38, i32 %tmp_14, i32 %tmp_16" [current_pool2D/current_pool2.cpp:34]   --->   Operation 210 'select' 'max1' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 211 [1/1] (8.75ns)   --->   "%gmem_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_3)" [current_pool2D/current_pool2.cpp:33]   --->   Operation 211 'read' 'gmem_addr_3_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 212 [1/1] (0.00ns)   --->   "%max1_cast_cast = sext i32 %max1 to i33" [current_pool2D/current_pool2.cpp:30]   --->   Operation 212 'sext' 'max1_cast_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 213 [1/1] (2.55ns)   --->   "%in2_sum8 = add i33 %tmp_3_cast, %max1_cast_cast" [current_pool2D/current_pool2.cpp:30]   --->   Operation 213 'add' 'in2_sum8' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 214 [1/1] (0.00ns)   --->   "%in2_sum8_cast = sext i33 %in2_sum8 to i64" [current_pool2D/current_pool2.cpp:30]   --->   Operation 214 'sext' 'in2_sum8_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr float* %gmem, i64 %in2_sum8_cast" [current_pool2D/current_pool2.cpp:30]   --->   Operation 215 'getelementptr' 'gmem_addr_4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 216 [7/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [current_pool2D/current_pool2.cpp:34]   --->   Operation 216 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 217 [1/1] (0.00ns)   --->   "%in_load_2_to_int = bitcast float %gmem_addr_2_read to i32" [current_pool2D/current_pool2.cpp:35]   --->   Operation 217 'bitcast' 'in_load_2_to_int' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %in_load_2_to_int, i32 23, i32 30)" [current_pool2D/current_pool2.cpp:35]   --->   Operation 218 'partselect' 'tmp_39' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i32 %in_load_2_to_int to i23" [current_pool2D/current_pool2.cpp:35]   --->   Operation 219 'trunc' 'tmp_51' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "%in_load_3_to_int = bitcast float %gmem_addr_3_read to i32" [current_pool2D/current_pool2.cpp:35]   --->   Operation 220 'bitcast' 'in_load_3_to_int' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %in_load_3_to_int, i32 23, i32 30)" [current_pool2D/current_pool2.cpp:35]   --->   Operation 221 'partselect' 'tmp_41' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_57 = trunc i32 %in_load_3_to_int to i23" [current_pool2D/current_pool2.cpp:35]   --->   Operation 222 'trunc' 'tmp_57' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_24 : Operation 223 [1/1] (1.55ns)   --->   "%notlhs5 = icmp ne i8 %tmp_39, -1" [current_pool2D/current_pool2.cpp:35]   --->   Operation 223 'icmp' 'notlhs5' <Predicate = (!exitcond_flatten1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 224 [1/1] (2.44ns)   --->   "%notrhs6 = icmp eq i23 %tmp_51, 0" [current_pool2D/current_pool2.cpp:35]   --->   Operation 224 'icmp' 'notrhs6' <Predicate = (!exitcond_flatten1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_43 = or i1 %notrhs6, %notlhs5" [current_pool2D/current_pool2.cpp:35]   --->   Operation 225 'or' 'tmp_43' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 226 [1/1] (1.55ns)   --->   "%notlhs7 = icmp ne i8 %tmp_41, -1" [current_pool2D/current_pool2.cpp:35]   --->   Operation 226 'icmp' 'notlhs7' <Predicate = (!exitcond_flatten1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 227 [1/1] (2.44ns)   --->   "%notrhs8 = icmp eq i23 %tmp_57, 0" [current_pool2D/current_pool2.cpp:35]   --->   Operation 227 'icmp' 'notrhs8' <Predicate = (!exitcond_flatten1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_44 = or i1 %notrhs8, %notlhs7" [current_pool2D/current_pool2.cpp:35]   --->   Operation 228 'or' 'tmp_44' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node tmp_47)   --->   "%tmp_45 = and i1 %tmp_43, %tmp_44" [current_pool2D/current_pool2.cpp:35]   --->   Operation 229 'and' 'tmp_45' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 230 [1/1] (6.78ns)   --->   "%tmp_46 = fcmp ogt float %gmem_addr_2_read, %gmem_addr_3_read" [current_pool2D/current_pool2.cpp:35]   --->   Operation 230 'fcmp' 'tmp_46' <Predicate = (!exitcond_flatten1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 231 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_47 = and i1 %tmp_45, %tmp_46" [current_pool2D/current_pool2.cpp:35]   --->   Operation 231 'and' 'tmp_47' <Predicate = (!exitcond_flatten1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 232 [1/1] (0.69ns) (out node of the LUT)   --->   "%max2 = select i1 %tmp_47, i32 %tmp_20, i32 %tmp_22" [current_pool2D/current_pool2.cpp:35]   --->   Operation 232 'select' 'max2' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 233 [6/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [current_pool2D/current_pool2.cpp:34]   --->   Operation 233 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 234 [1/1] (0.00ns)   --->   "%max2_cast_cast = sext i32 %max2 to i33" [current_pool2D/current_pool2.cpp:32]   --->   Operation 234 'sext' 'max2_cast_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 235 [1/1] (2.55ns)   --->   "%in2_sum9 = add i33 %tmp_3_cast, %max2_cast_cast" [current_pool2D/current_pool2.cpp:32]   --->   Operation 235 'add' 'in2_sum9' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 236 [1/1] (0.00ns)   --->   "%in2_sum9_cast = sext i33 %in2_sum9 to i64" [current_pool2D/current_pool2.cpp:32]   --->   Operation 236 'sext' 'in2_sum9_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_25 : Operation 237 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr float* %gmem, i64 %in2_sum9_cast" [current_pool2D/current_pool2.cpp:32]   --->   Operation 237 'getelementptr' 'gmem_addr_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 238 [5/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [current_pool2D/current_pool2.cpp:34]   --->   Operation 238 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 239 [7/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_5, i32 1)" [current_pool2D/current_pool2.cpp:35]   --->   Operation 239 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 240 [4/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [current_pool2D/current_pool2.cpp:34]   --->   Operation 240 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 241 [6/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_5, i32 1)" [current_pool2D/current_pool2.cpp:35]   --->   Operation 241 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 242 [3/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [current_pool2D/current_pool2.cpp:34]   --->   Operation 242 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 243 [5/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_5, i32 1)" [current_pool2D/current_pool2.cpp:35]   --->   Operation 243 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 244 [2/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [current_pool2D/current_pool2.cpp:34]   --->   Operation 244 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 245 [4/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_5, i32 1)" [current_pool2D/current_pool2.cpp:35]   --->   Operation 245 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 246 [1/7] (8.75ns)   --->   "%gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_4, i32 1)" [current_pool2D/current_pool2.cpp:34]   --->   Operation 246 'readreq' 'gmem_load_4_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 247 [3/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_5, i32 1)" [current_pool2D/current_pool2.cpp:35]   --->   Operation 247 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 248 [1/1] (8.75ns)   --->   "%gmem_addr_4_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_4)" [current_pool2D/current_pool2.cpp:34]   --->   Operation 248 'read' 'gmem_addr_4_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 249 [2/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_5, i32 1)" [current_pool2D/current_pool2.cpp:35]   --->   Operation 249 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 250 [1/7] (8.75ns)   --->   "%gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_5, i32 1)" [current_pool2D/current_pool2.cpp:35]   --->   Operation 250 'readreq' 'gmem_load_5_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 251 [1/1] (8.75ns)   --->   "%gmem_addr_5_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_5)" [current_pool2D/current_pool2.cpp:35]   --->   Operation 251 'read' 'gmem_addr_5_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.76>
ST_34 : Operation 252 [1/1] (0.00ns)   --->   "%in_load_4_to_int = bitcast float %gmem_addr_4_read to i32" [current_pool2D/current_pool2.cpp:36]   --->   Operation 252 'bitcast' 'in_load_4_to_int' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_34 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %in_load_4_to_int, i32 23, i32 30)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 253 'partselect' 'tmp_48' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_34 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i32 %in_load_4_to_int to i23" [current_pool2D/current_pool2.cpp:36]   --->   Operation 254 'trunc' 'tmp_58' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_34 : Operation 255 [1/1] (0.00ns)   --->   "%in_load_5_to_int = bitcast float %gmem_addr_5_read to i32" [current_pool2D/current_pool2.cpp:36]   --->   Operation 255 'bitcast' 'in_load_5_to_int' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_34 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %in_load_5_to_int, i32 23, i32 30)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 256 'partselect' 'tmp_50' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_34 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i32 %in_load_5_to_int to i23" [current_pool2D/current_pool2.cpp:36]   --->   Operation 257 'trunc' 'tmp_59' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_34 : Operation 258 [1/1] (1.55ns)   --->   "%notlhs9 = icmp ne i8 %tmp_48, -1" [current_pool2D/current_pool2.cpp:36]   --->   Operation 258 'icmp' 'notlhs9' <Predicate = (!exitcond_flatten1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 259 [1/1] (2.44ns)   --->   "%notrhs1 = icmp eq i23 %tmp_58, 0" [current_pool2D/current_pool2.cpp:36]   --->   Operation 259 'icmp' 'notrhs1' <Predicate = (!exitcond_flatten1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_52 = or i1 %notrhs1, %notlhs9" [current_pool2D/current_pool2.cpp:36]   --->   Operation 260 'or' 'tmp_52' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 261 [1/1] (1.55ns)   --->   "%notlhs1 = icmp ne i8 %tmp_50, -1" [current_pool2D/current_pool2.cpp:36]   --->   Operation 261 'icmp' 'notlhs1' <Predicate = (!exitcond_flatten1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 262 [1/1] (2.44ns)   --->   "%notrhs2 = icmp eq i23 %tmp_59, 0" [current_pool2D/current_pool2.cpp:36]   --->   Operation 262 'icmp' 'notrhs2' <Predicate = (!exitcond_flatten1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_53 = or i1 %notrhs2, %notlhs1" [current_pool2D/current_pool2.cpp:36]   --->   Operation 263 'or' 'tmp_53' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_54 = and i1 %tmp_52, %tmp_53" [current_pool2D/current_pool2.cpp:36]   --->   Operation 264 'and' 'tmp_54' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 265 [1/1] (6.78ns)   --->   "%tmp_55 = fcmp ogt float %gmem_addr_4_read, %gmem_addr_5_read" [current_pool2D/current_pool2.cpp:36]   --->   Operation 265 'fcmp' 'tmp_55' <Predicate = (!exitcond_flatten1)> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 266 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_56 = and i1 %tmp_54, %tmp_55" [current_pool2D/current_pool2.cpp:36]   --->   Operation 266 'and' 'tmp_56' <Predicate = (!exitcond_flatten1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.55>
ST_35 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node in2_sum1)   --->   "%tmp_60 = select i1 %tmp_56, i32 %max1, i32 %max2" [current_pool2D/current_pool2.cpp:36]   --->   Operation 267 'select' 'tmp_60' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node in2_sum1)   --->   "%tmp_27_cast_cast = sext i32 %tmp_60 to i33" [current_pool2D/current_pool2.cpp:30]   --->   Operation 268 'sext' 'tmp_27_cast_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_35 : Operation 269 [1/1] (2.55ns) (out node of the LUT)   --->   "%in2_sum1 = add i33 %tmp_3_cast, %tmp_27_cast_cast" [current_pool2D/current_pool2.cpp:30]   --->   Operation 269 'add' 'in2_sum1' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 270 [1/1] (0.00ns)   --->   "%in2_sum1_cast = sext i33 %in2_sum1 to i64" [current_pool2D/current_pool2.cpp:30]   --->   Operation 270 'sext' 'in2_sum1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_35 : Operation 271 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr float* %gmem, i64 %in2_sum1_cast" [current_pool2D/current_pool2.cpp:30]   --->   Operation 271 'getelementptr' 'gmem_addr_6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 0.00>

State 37 <SV = 36> <Delay = 0.00>

State 38 <SV = 37> <Delay = 8.51>
ST_38 : Operation 272 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_s to i32" [current_pool2D/current_pool2.cpp:17]   --->   Operation 272 'zext' 'i_cast' <Predicate = (!exitcond_flatten1 & exitcond_flatten)> <Delay = 0.00>
ST_38 : Operation 273 [1/1] (8.51ns)   --->   "%tmp_5_mid1 = mul nsw i32 %i_cast, %w_read" [current_pool2D/current_pool2.cpp:36]   --->   Operation 273 'mul' 'tmp_5_mid1' <Predicate = (!exitcond_flatten1 & exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.75>
ST_39 : Operation 274 [7/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_6, i32 1)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 274 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 8.75>
ST_40 : Operation 275 [6/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_6, i32 1)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 275 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 8.75>
ST_41 : Operation 276 [5/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_6, i32 1)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 276 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 8.75>
ST_42 : Operation 277 [4/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_6, i32 1)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 277 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 8.75>
ST_43 : Operation 278 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i31 %i to i32" [current_pool2D/current_pool2.cpp:17]   --->   Operation 278 'zext' 'i_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_43 : Operation 279 [1/1] (8.51ns)   --->   "%tmp_5 = mul nsw i32 %w_read, %i_cast_mid1" [current_pool2D/current_pool2.cpp:36]   --->   Operation 279 'mul' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_5, i32 31)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 280 'bitselect' 'tmp_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_43 : Operation 281 [1/1] (0.00ns)   --->   "%p_lshr_f1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_5, i32 1, i32 31)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 281 'partselect' 'p_lshr_f1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_43 : Operation 282 [3/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_6, i32 1)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 282 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 8.75>
ST_44 : Operation 283 [1/1] (2.55ns)   --->   "%p_neg9 = sub i32 0, %tmp_5" [current_pool2D/current_pool2.cpp:36]   --->   Operation 283 'sub' 'p_neg9' <Predicate = (tmp_21 & !exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 284 [1/1] (0.00ns)   --->   "%p_lshr1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg9, i32 1, i32 31)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 284 'partselect' 'p_lshr1' <Predicate = (tmp_21 & !exitcond_flatten)> <Delay = 0.00>
ST_44 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_23 = zext i31 %p_lshr1 to i32" [current_pool2D/current_pool2.cpp:36]   --->   Operation 285 'zext' 'tmp_23' <Predicate = (tmp_21 & !exitcond_flatten)> <Delay = 0.00>
ST_44 : Operation 286 [1/1] (2.52ns)   --->   "%p_neg_t1 = sub i32 0, %tmp_23" [current_pool2D/current_pool2.cpp:36]   --->   Operation 286 'sub' 'p_neg_t1' <Predicate = (tmp_21 & !exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_27 = zext i31 %p_lshr_f1 to i32" [current_pool2D/current_pool2.cpp:36]   --->   Operation 287 'zext' 'tmp_27' <Predicate = (!tmp_21 & !exitcond_flatten)> <Delay = 0.00>
ST_44 : Operation 288 [1/1] (0.69ns)   --->   "%tmp_6 = select i1 %tmp_21, i32 %p_neg_t1, i32 %tmp_27" [current_pool2D/current_pool2.cpp:36]   --->   Operation 288 'select' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 289 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %2, label %.reset7" [current_pool2D/current_pool2.cpp:20]   --->   Operation 289 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_mid2)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_5_mid1, i32 31)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 290 'bitselect' 'tmp_32' <Predicate = (!exitcond_flatten1 & exitcond_flatten)> <Delay = 0.00>
ST_44 : Operation 291 [1/1] (2.55ns)   --->   "%p_neg9_mid1 = sub i32 0, %tmp_5_mid1" [current_pool2D/current_pool2.cpp:36]   --->   Operation 291 'sub' 'p_neg9_mid1' <Predicate = (!exitcond_flatten1 & exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 292 [1/1] (0.00ns)   --->   "%p_lshr1_mid1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_neg9_mid1, i32 1, i32 31)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 292 'partselect' 'p_lshr1_mid1' <Predicate = (!exitcond_flatten1 & exitcond_flatten)> <Delay = 0.00>
ST_44 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_33 = zext i31 %p_lshr1_mid1 to i32" [current_pool2D/current_pool2.cpp:36]   --->   Operation 293 'zext' 'tmp_33' <Predicate = (!exitcond_flatten1 & exitcond_flatten)> <Delay = 0.00>
ST_44 : Operation 294 [1/1] (2.52ns)   --->   "%p_neg_t1_mid1 = sub i32 0, %tmp_33" [current_pool2D/current_pool2.cpp:36]   --->   Operation 294 'sub' 'p_neg_t1_mid1' <Predicate = (!exitcond_flatten1 & exitcond_flatten)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_mid2)   --->   "%p_lshr_f1_mid1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_5_mid1, i32 1, i32 31)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 295 'partselect' 'p_lshr_f1_mid1' <Predicate = (!exitcond_flatten1 & exitcond_flatten)> <Delay = 0.00>
ST_44 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_mid2)   --->   "%tmp_40 = zext i31 %p_lshr_f1_mid1 to i32" [current_pool2D/current_pool2.cpp:36]   --->   Operation 296 'zext' 'tmp_40' <Predicate = (!exitcond_flatten1 & exitcond_flatten)> <Delay = 0.00>
ST_44 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node tmp_6_mid2)   --->   "%tmp_6_mid1 = select i1 %tmp_32, i32 %p_neg_t1_mid1, i32 %tmp_40" [current_pool2D/current_pool2.cpp:36]   --->   Operation 297 'select' 'tmp_6_mid1' <Predicate = (!exitcond_flatten1 & exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 298 [1/1] (0.69ns) (out node of the LUT)   --->   "%tmp_6_mid2 = select i1 %exitcond_flatten, i32 %tmp_6_mid1, i32 %tmp_6" [current_pool2D/current_pool2.cpp:36]   --->   Operation 298 'select' 'tmp_6_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 299 [2/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_6, i32 1)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 299 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 8.75>
ST_45 : Operation 300 [1/1] (0.00ns)   --->   "%p_mid2_cast = zext i31 %p_mid2 to i32" [current_pool2D/current_pool2.cpp:20]   --->   Operation 300 'zext' 'p_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 301 [1/7] (8.75ns)   --->   "%gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %gmem_addr_6, i32 1)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 301 'readreq' 'gmem_load_6_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i32 %tmp_29, %tmp_6_mid2" [current_pool2D/current_pool2.cpp:36]   --->   Operation 302 'add' 'tmp2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 303 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_31 = add i32 %p_mid2_cast, %tmp2" [current_pool2D/current_pool2.cpp:36]   --->   Operation 303 'add' 'tmp_31' <Predicate = (!exitcond_flatten1)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i32 %tmp_31 to i33" [current_pool2D/current_pool2.cpp:36]   --->   Operation 304 'sext' 'tmp_32_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 305 [1/1] (2.55ns)   --->   "%out4_sum = add i33 %tmp_2_cast, %tmp_32_cast" [current_pool2D/current_pool2.cpp:36]   --->   Operation 305 'add' 'out4_sum' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 306 [1/1] (0.00ns)   --->   "%out4_sum_cast = sext i33 %out4_sum to i64" [current_pool2D/current_pool2.cpp:36]   --->   Operation 306 'sext' 'out4_sum_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_45 : Operation 307 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr inbounds float* %gmem, i64 %out4_sum_cast" [current_pool2D/current_pool2.cpp:36]   --->   Operation 307 'getelementptr' 'gmem_addr_7' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 8.75>
ST_46 : Operation 308 [1/1] (8.75ns)   --->   "%gmem_addr_6_read = call float @_ssdm_op_Read.m_axi.floatP(float* %gmem_addr_6)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 308 'read' 'gmem_addr_6_read' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 309 [1/1] (8.75ns)   --->   "%gmem_addr_7_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %gmem_addr_7, i32 1)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 309 'writereq' 'gmem_addr_7_req' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 8.75>
ST_47 : Operation 310 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %gmem_addr_7, float %gmem_addr_6_read, i4 -1)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 310 'write' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 8.75>
ST_48 : Operation 311 [5/5] (8.75ns)   --->   "%gmem_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_7)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 311 'writeresp' 'gmem_addr_7_resp' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 8.75>
ST_49 : Operation 312 [4/5] (8.75ns)   --->   "%gmem_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_7)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 312 'writeresp' 'gmem_addr_7_resp' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 8.75>
ST_50 : Operation 313 [3/5] (8.75ns)   --->   "%gmem_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_7)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 313 'writeresp' 'gmem_addr_7_resp' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 8.75>
ST_51 : Operation 314 [2/5] (8.75ns)   --->   "%gmem_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_7)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 314 'writeresp' 'gmem_addr_7_resp' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 8.75>
ST_52 : Operation 315 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)"   --->   Operation 315 'speclooptripcount' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_52 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind" [current_pool2D/current_pool2.cpp:23]   --->   Operation 316 'specregionbegin' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_52 : Operation 317 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [current_pool2D/current_pool2.cpp:26]   --->   Operation 317 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_52 : Operation 318 [1/5] (8.75ns)   --->   "%gmem_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %gmem_addr_7)" [current_pool2D/current_pool2.cpp:36]   --->   Operation 318 'writeresp' 'gmem_addr_7_resp' <Predicate = (!exitcond_flatten1)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 319 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_12) nounwind" [current_pool2D/current_pool2.cpp:39]   --->   Operation 319 'specregionend' 'empty' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_52 : Operation 320 [1/1] (0.00ns)   --->   "br label %1" [current_pool2D/current_pool2.cpp:23]   --->   Operation 320 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 53 <SV = 44> <Delay = 0.00>
ST_53 : Operation 321 [1/1] (0.00ns)   --->   "ret void" [current_pool2D/current_pool2.cpp:42]   --->   Operation 321 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ch_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_read             (read             ) [ 000000000000000000000000000000000000000000000000000000]
in_read              (read             ) [ 000000000000000000000000000000000000000000000000000000]
ch_in_read           (read             ) [ 001111111111111111111111111111111111111111111111111110]
w_read               (read             ) [ 001111111111111111111111111111111111111111111111111110]
h_read               (read             ) [ 001111111111111111111111111111111111111111111111111110]
tmp_2                (partselect       ) [ 001111110000000000000000000000000000000000000000000000]
tmp_3                (partselect       ) [ 001111110000000000000000000000000000000000000000000000]
tmp_15               (bitselect        ) [ 001000000000000000000000000000000000000000000000000000]
p_lshr_f6            (partselect       ) [ 001000000000000000000000000000000000000000000000000000]
tmp_17               (bitselect        ) [ 000000000000000000000000000000000000000000000000000000]
p_neg                (sub              ) [ 000000000000000000000000000000000000000000000000000000]
p_lshr               (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp_10               (zext             ) [ 000000000000000000000000000000000000000000000000000000]
p_neg_t              (sub              ) [ 000000000000000000000000000000000000000000000000000000]
p_lshr_f             (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp_11               (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_1                (select           ) [ 001111111111111111111111111111111111111111111111111110]
p_neg3               (sub              ) [ 000000000000000000000000000000000000000000000000000000]
p_lshr4              (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp_4                (zext             ) [ 000000000000000000000000000000000000000000000000000000]
p_neg_t5             (sub              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_7                (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp                  (select           ) [ 000111111111111111111111111111111111111111111111111110]
cast                 (zext             ) [ 000000000000000000000000000000000000000000000000000000]
cast1                (zext             ) [ 000000000000000000000000000000000000000000000000000000]
bound                (mul              ) [ 000111111111111111111111111111111111111111111111111110]
cast2                (zext             ) [ 000011110000000000000000000000000000000000000000000000]
cast3                (zext             ) [ 000011110000000000000000000000000000000000000000000000]
tmp_2_cast           (zext             ) [ 000000001111111111111111111111111111111111111111111110]
tmp_3_cast           (zext             ) [ 000000001111111111111111111111111111111111111111111110]
StgValue_88          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_89          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_90          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_91          (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_92          (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_93          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_94          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_95          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_96          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_97          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_98          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_99          (specinterface    ) [ 000000000000000000000000000000000000000000000000000000]
bound4               (mul              ) [ 000000001111111111111111111111111111111111111111111110]
tmp_mid              (icmp             ) [ 000000001111111111111111111111111111111111111111111110]
StgValue_102         (br               ) [ 000000011111111111111111111111111111111111111111111110]
indvar_flatten1      (phi              ) [ 000000001111111000000000000000000000000000000000000000]
indvar_flatten       (phi              ) [ 000000001000000000000000000000000000000000000000000000]
n                    (phi              ) [ 000000001000000000000000000000000000000000000000000000]
n_cast               (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_s                (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
exitcond_flatten1    (icmp             ) [ 000000001111111111111111111111111111111111111111111110]
exitcond_flatten     (icmp             ) [ 000000001111111111111111111111111111111111111000000000]
n_cast_mid           (select           ) [ 000000000000000000000000000000000000000000000000000000]
tmp_mid1             (select           ) [ 000000000111100000000000000000000000000000000000000000]
n_cast_mid2          (select           ) [ 000000000100000000000000000000000000000000000000000000]
n_op                 (add              ) [ 000000000111100000000000000000000000000000000000000000]
indvar_flatten_op    (add              ) [ 000000000111111000000000000000000000000000000000000000]
n_cast_mid2_cast     (zext             ) [ 000000000011110000000000000000000000000000000000000000]
tmp_24               (mul              ) [ 000000000010000000000000000000000000000000000000000000]
i                    (phi              ) [ 000000001111111111111111111111111111111111110000000000]
i_s                  (add              ) [ 000000001111111111111111111111111111111000000000000000]
tmp_28               (select           ) [ 000000011111111111111111111111111111111111111111111110]
tmp_3_mid2           (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
tmp_4_mid2           (or               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_25               (add              ) [ 000000000001000000000000000000000000000000000000000000]
tmp_18               (add              ) [ 000000000001100000000000000000000000000000000000000000]
j                    (phi              ) [ 000000001111100000000000000000000000000000000000000000]
j_mid                (select           ) [ 000000000000100000000000000000000000000000000000000000]
tmp_13               (mul              ) [ 000000000000110000000000000000000000000000000000000000]
tmp_8                (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
tmp_9                (or               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_8_mid            (select           ) [ 000000000000000000000000000000000000000000000000000000]
tmp_9_mid            (select           ) [ 000000000000000000000000000000000000000000000000000000]
j_1                  (add              ) [ 000000000000000000000000000000000000000000000000000000]
p_mid2               (select           ) [ 000000011111111111111111111111111111111111111111111110]
tmp_8_mid1           (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000]
tmp_8_mid2           (select           ) [ 000000000000010000000000000000000000000000000000000000]
tmp_9_mid1           (or               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_9_mid2           (select           ) [ 000000000000010000000000000000000000000000000000000000]
tmp_14               (add              ) [ 000000001111111111111110000000000000000000000000000000]
tmp_15_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000]
in2_sum              (add              ) [ 000000000000000000000000000000000000000000000000000000]
in2_sum_cast         (sext             ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr            (getelementptr    ) [ 000000001111111111111000000000000000000000000000000000]
tmp_19               (mul              ) [ 000000000000010000000000000000000000000000000000000000]
n_mid29_op           (select           ) [ 000000000000000000000000000000000000000000000000000000]
n_1                  (select           ) [ 000000011111111111111111111111111111111111111111111110]
tmp_16               (add              ) [ 000000001111111111111110000000000000000000000000000000]
tmp_17_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000]
in2_sum5             (add              ) [ 000000000000000000000000000000000000000000000000000000]
in2_sum5_cast        (sext             ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_1          (getelementptr    ) [ 000000001111111111111100000000000000000000000000000000]
tmp_20               (add              ) [ 000000001111111111111111100000000000000000000000000000]
tmp_22               (add              ) [ 000000001111111111111111100000000000000000000000000000]
tmp1                 (mul              ) [ 000000000000001000000000000000000000000000000000000000]
indvar_flatten_next1 (add              ) [ 000000011111111111111111111111111111111111111111111110]
tmp_21_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000]
in2_sum6             (add              ) [ 000000000000000000000000000000000000000000000000000000]
in2_sum6_cast        (sext             ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_2          (getelementptr    ) [ 000000001111111111111110000000000000000000000000000000]
tmp_29               (mul              ) [ 000000001111111111111111111111111111111111111100000000]
indvar_flatten_next  (select           ) [ 000000011111111111111111111111111111111111111111111110]
tmp_23_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000]
in2_sum7             (add              ) [ 000000000000000000000000000000000000000000000000000000]
in2_sum7_cast        (sext             ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_3          (getelementptr    ) [ 000000001111111011111111000000000000000000000000000000]
gmem_load_req        (readreq          ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_read       (read             ) [ 000000001000001000000110000000000000000000000000000000]
gmem_load_1_req      (readreq          ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_1_read     (read             ) [ 000000001000000000000010000000000000000000000000000000]
gmem_load_2_req      (readreq          ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_2_read     (read             ) [ 000000000110000000000001100000000000000000000000000000]
gmem_load_3_req      (readreq          ) [ 000000000000000000000000000000000000000000000000000000]
in_load_to_int       (bitcast          ) [ 000000000000000000000000000000000000000000000000000000]
tmp_26               (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp_42               (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
in_load_1_to_int     (bitcast          ) [ 000000000000000000000000000000000000000000000000000000]
tmp_30               (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp_49               (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
notlhs               (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
notrhs               (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_34               (or               ) [ 000000000000000000000000000000000000000000000000000000]
notlhs3              (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
notrhs4              (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_35               (or               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_36               (and              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_37               (fcmp             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_38               (and              ) [ 000000000000000000000000000000000000000000000000000000]
max1                 (select           ) [ 000000001111111000000001111111111111000000000000000000]
gmem_addr_3_read     (read             ) [ 000000000010000000000000100000000000000000000000000000]
max1_cast_cast       (sext             ) [ 000000000000000000000000000000000000000000000000000000]
in2_sum8             (add              ) [ 000000000000000000000000000000000000000000000000000000]
in2_sum8_cast        (sext             ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_4          (getelementptr    ) [ 000000001111111000000000111111110000000000000000000000]
in_load_2_to_int     (bitcast          ) [ 000000000000000000000000000000000000000000000000000000]
tmp_39               (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp_51               (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
in_load_3_to_int     (bitcast          ) [ 000000000000000000000000000000000000000000000000000000]
tmp_41               (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp_57               (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
notlhs5              (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
notrhs6              (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_43               (or               ) [ 000000000000000000000000000000000000000000000000000000]
notlhs7              (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
notrhs8              (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_44               (or               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_45               (and              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_46               (fcmp             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_47               (and              ) [ 000000000000000000000000000000000000000000000000000000]
max2                 (select           ) [ 000000001111111000000000011111111111000000000000000000]
max2_cast_cast       (sext             ) [ 000000000000000000000000000000000000000000000000000000]
in2_sum9             (add              ) [ 000000000000000000000000000000000000000000000000000000]
in2_sum9_cast        (sext             ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_5          (getelementptr    ) [ 000000001111111000000000001111111100000000000000000000]
gmem_load_4_req      (readreq          ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_4_read     (read             ) [ 000000000001110000000000000000001110000000000000000000]
gmem_load_5_req      (readreq          ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_5_read     (read             ) [ 000000000000010000000000000000000010000000000000000000]
in_load_4_to_int     (bitcast          ) [ 000000000000000000000000000000000000000000000000000000]
tmp_48               (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp_58               (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
in_load_5_to_int     (bitcast          ) [ 000000000000000000000000000000000000000000000000000000]
tmp_50               (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp_59               (trunc            ) [ 000000000000000000000000000000000000000000000000000000]
notlhs9              (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
notrhs1              (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_52               (or               ) [ 000000000000000000000000000000000000000000000000000000]
notlhs1              (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
notrhs2              (icmp             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_53               (or               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_54               (and              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_55               (fcmp             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_56               (and              ) [ 000000000000001000000000000000000001000000000000000000]
tmp_60               (select           ) [ 000000000000000000000000000000000000000000000000000000]
tmp_27_cast_cast     (sext             ) [ 000000000000000000000000000000000000000000000000000000]
in2_sum1             (add              ) [ 000000000000000000000000000000000000000000000000000000]
in2_sum1_cast        (sext             ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_6          (getelementptr    ) [ 000000001111111000000000000000000000111111111110000000]
i_cast               (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_5_mid1           (mul              ) [ 000000001101111000000000000000000000000111111000000000]
i_cast_mid1          (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_5                (mul              ) [ 000000000100000000000000000000000000000000001000000000]
tmp_21               (bitselect        ) [ 000000000100000000000000000000000000000000001000000000]
p_lshr_f1            (partselect       ) [ 000000000100000000000000000000000000000000001000000000]
p_neg9               (sub              ) [ 000000000000000000000000000000000000000000000000000000]
p_lshr1              (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp_23               (zext             ) [ 000000000000000000000000000000000000000000000000000000]
p_neg_t1             (sub              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_27               (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_6                (select           ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_289         (br               ) [ 000000000000000000000000000000000000000000000000000000]
tmp_32               (bitselect        ) [ 000000000000000000000000000000000000000000000000000000]
p_neg9_mid1          (sub              ) [ 000000000000000000000000000000000000000000000000000000]
p_lshr1_mid1         (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp_33               (zext             ) [ 000000000000000000000000000000000000000000000000000000]
p_neg_t1_mid1        (sub              ) [ 000000000000000000000000000000000000000000000000000000]
p_lshr_f1_mid1       (partselect       ) [ 000000000000000000000000000000000000000000000000000000]
tmp_40               (zext             ) [ 000000000000000000000000000000000000000000000000000000]
tmp_6_mid1           (select           ) [ 000000000000000000000000000000000000000000000000000000]
tmp_6_mid2           (select           ) [ 000000000010000000000000000000000000000000000100000000]
p_mid2_cast          (zext             ) [ 000000000000000000000000000000000000000000000000000000]
gmem_load_6_req      (readreq          ) [ 000000000000000000000000000000000000000000000000000000]
tmp2                 (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_31               (add              ) [ 000000000000000000000000000000000000000000000000000000]
tmp_32_cast          (sext             ) [ 000000000000000000000000000000000000000000000000000000]
out4_sum             (add              ) [ 000000000000000000000000000000000000000000000000000000]
out4_sum_cast        (sext             ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_7          (getelementptr    ) [ 000000001111111000000000000000000000000000000011111110]
gmem_addr_6_read     (read             ) [ 000000000000100000000000000000000000000000000001000000]
gmem_addr_7_req      (writereq         ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_310         (write            ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_315         (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000]
tmp_12               (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_317         (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000]
gmem_addr_7_resp     (writeresp        ) [ 000000000000000000000000000000000000000000000000000000]
empty                (specregionend    ) [ 000000000000000000000000000000000000000000000000000000]
StgValue_320         (br               ) [ 000000011111111111111111111111111111111111111111111110]
StgValue_321         (ret              ) [ 000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="h">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ch_in">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ch_in"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool2_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="out_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="in_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="ch_in_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ch_in_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="w_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="h_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_readreq_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/13 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_readreq_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="1"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/14 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_readreq_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/15 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_readreq_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="1"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_3_req/16 "/>
</bind>
</comp>

<comp id="166" class="1004" name="gmem_addr_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="8"/>
<pin id="169" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/20 "/>
</bind>
</comp>

<comp id="171" class="1004" name="gmem_addr_1_read_read_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="8"/>
<pin id="174" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/21 "/>
</bind>
</comp>

<comp id="176" class="1004" name="gmem_addr_2_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="8"/>
<pin id="179" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/22 "/>
</bind>
</comp>

<comp id="181" class="1004" name="gmem_addr_3_read_read_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="8"/>
<pin id="184" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/23 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_readreq_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_4_req/24 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_readreq_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="1"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_5_req/26 "/>
</bind>
</comp>

<comp id="200" class="1004" name="gmem_addr_4_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="8"/>
<pin id="203" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/31 "/>
</bind>
</comp>

<comp id="205" class="1004" name="gmem_addr_5_read_read_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="8"/>
<pin id="208" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_5_read/33 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_readreq_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="4"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_6_req/39 "/>
</bind>
</comp>

<comp id="217" class="1004" name="gmem_addr_6_read_read_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="11"/>
<pin id="220" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_6_read/46 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_writeresp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="0" index="2" bw="1" slack="0"/>
<pin id="226" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_7_req/46 gmem_addr_7_resp/48 "/>
</bind>
</comp>

<comp id="229" class="1004" name="StgValue_310_write_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="0" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="2"/>
<pin id="232" dir="0" index="2" bw="32" slack="1"/>
<pin id="233" dir="0" index="3" bw="1" slack="0"/>
<pin id="234" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_310/47 "/>
</bind>
</comp>

<comp id="238" class="1005" name="indvar_flatten1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="96" slack="1"/>
<pin id="240" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="indvar_flatten1_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="96" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/8 "/>
</bind>
</comp>

<comp id="250" class="1005" name="indvar_flatten_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="indvar_flatten_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="64" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="261" class="1005" name="n_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="31" slack="1"/>
<pin id="263" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="n_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="31" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/8 "/>
</bind>
</comp>

<comp id="272" class="1005" name="i_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="31" slack="3"/>
<pin id="274" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="3"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="31" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="284" class="1005" name="j_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="31" slack="1"/>
<pin id="286" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="j_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="4"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="31" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/11 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="2"/>
<pin id="298" dir="0" index="1" bw="32" slack="1"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_37/22 tmp_46/24 tmp_55/34 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="30" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="3" slack="0"/>
<pin id="304" dir="0" index="3" bw="6" slack="0"/>
<pin id="305" dir="1" index="4" bw="30" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="30" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="3" slack="0"/>
<pin id="314" dir="0" index="3" bw="6" slack="0"/>
<pin id="315" dir="1" index="4" bw="30" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_15_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_lshr_f6_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="0" index="3" bw="6" slack="0"/>
<pin id="333" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f6/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_17_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_neg_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_lshr_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="31" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="0" index="3" bw="6" slack="0"/>
<pin id="357" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_10_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="31" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_neg_t_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="31" slack="0"/>
<pin id="369" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_lshr_f_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="31" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="0" index="3" bw="6" slack="0"/>
<pin id="377" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_11_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="31" slack="0"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="31" slack="0"/>
<pin id="390" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_neg3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="1"/>
<pin id="397" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg3/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_lshr4_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="31" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="0" index="3" bw="6" slack="0"/>
<pin id="404" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr4/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_4_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="31" slack="0"/>
<pin id="411" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_neg_t5_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="31" slack="0"/>
<pin id="416" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t5/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="tmp_7_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="31" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="32" slack="0"/>
<pin id="425" dir="0" index="2" bw="31" slack="0"/>
<pin id="426" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="cast_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="cast1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="bound_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="cast2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="cast3_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="1"/>
<pin id="446" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_2_cast_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="30" slack="6"/>
<pin id="455" dir="1" index="1" bw="33" slack="38"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_3_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="30" slack="6"/>
<pin id="458" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_mid_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="6"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_mid/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="n_cast_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="31" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_s_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="31" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="7"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="exitcond_flatten1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="96" slack="0"/>
<pin id="475" dir="0" index="1" bw="96" slack="1"/>
<pin id="476" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="exitcond_flatten_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="0"/>
<pin id="480" dir="0" index="1" bw="64" slack="6"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="n_cast_mid_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="31" slack="0"/>
<pin id="487" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_cast_mid/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_mid1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="1"/>
<pin id="494" dir="0" index="2" bw="1" slack="0"/>
<pin id="495" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid1/8 "/>
</bind>
</comp>

<comp id="498" class="1004" name="n_cast_mid2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="31" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_cast_mid2/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="n_op_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="31" slack="0"/>
<pin id="509" dir="1" index="2" bw="31" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_op/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="indvar_flatten_op_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="n_cast_mid2_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="31" slack="1"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast_mid2_cast/9 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_24_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="31" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="8"/>
<pin id="524" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_24/9 "/>
</bind>
</comp>

<comp id="526" class="1004" name="i_s_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="31" slack="0"/>
<pin id="529" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/10 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_28_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="2"/>
<pin id="534" dir="0" index="1" bw="31" slack="0"/>
<pin id="535" dir="0" index="2" bw="31" slack="0"/>
<pin id="536" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_28/10 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_3_mid2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="31" slack="0"/>
<pin id="542" dir="0" index="2" bw="1" slack="0"/>
<pin id="543" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_mid2/10 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_4_mid2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4_mid2/10 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_25_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="0" index="1" bw="32" slack="1"/>
<pin id="556" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/10 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_18_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="1"/>
<pin id="561" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="563" class="1004" name="j_mid_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="3"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="0" index="2" bw="31" slack="0"/>
<pin id="567" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid/11 "/>
</bind>
</comp>

<comp id="570" class="1004" name="tmp_13_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="0" index="1" bw="32" slack="10"/>
<pin id="573" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13/11 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_8_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="31" slack="1"/>
<pin id="577" dir="0" index="2" bw="1" slack="0"/>
<pin id="578" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_9_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9/12 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_8_mid_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="4"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="0" index="2" bw="32" slack="0"/>
<pin id="592" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8_mid/12 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_9_mid_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="4"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="0" index="2" bw="32" slack="0"/>
<pin id="599" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9_mid/12 "/>
</bind>
</comp>

<comp id="602" class="1004" name="j_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="31" slack="1"/>
<pin id="605" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/12 "/>
</bind>
</comp>

<comp id="607" class="1004" name="p_mid2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="4"/>
<pin id="609" dir="0" index="1" bw="31" slack="1"/>
<pin id="610" dir="0" index="2" bw="31" slack="0"/>
<pin id="611" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mid2/12 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_8_mid1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="0" index="1" bw="31" slack="0"/>
<pin id="616" dir="0" index="2" bw="1" slack="0"/>
<pin id="617" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8_mid1/12 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_8_mid2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="4"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="32" slack="0"/>
<pin id="625" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8_mid2/12 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_9_mid1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="0"/>
<pin id="631" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_9_mid1/12 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_9_mid2_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="4"/>
<pin id="636" dir="0" index="1" bw="32" slack="0"/>
<pin id="637" dir="0" index="2" bw="32" slack="0"/>
<pin id="638" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9_mid2/12 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_14_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="1"/>
<pin id="644" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/12 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_15_cast_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/12 "/>
</bind>
</comp>

<comp id="650" class="1004" name="in2_sum_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="30" slack="5"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in2_sum/12 "/>
</bind>
</comp>

<comp id="655" class="1004" name="in2_sum_cast_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="33" slack="0"/>
<pin id="657" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="in2_sum_cast/12 "/>
</bind>
</comp>

<comp id="659" class="1004" name="gmem_addr_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="0" index="1" bw="33" slack="0"/>
<pin id="662" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/12 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_19_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="2"/>
<pin id="667" dir="0" index="1" bw="32" slack="11"/>
<pin id="668" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_19/12 "/>
</bind>
</comp>

<comp id="669" class="1004" name="n_mid29_op_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="4"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="0" index="2" bw="31" slack="4"/>
<pin id="673" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_mid29_op/12 "/>
</bind>
</comp>

<comp id="675" class="1004" name="n_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="4"/>
<pin id="677" dir="0" index="1" bw="31" slack="0"/>
<pin id="678" dir="0" index="2" bw="1" slack="0"/>
<pin id="679" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_1/12 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_16_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="0" index="1" bw="32" slack="2"/>
<pin id="685" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/13 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_17_cast_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17_cast/13 "/>
</bind>
</comp>

<comp id="690" class="1004" name="in2_sum5_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="30" slack="6"/>
<pin id="692" dir="0" index="1" bw="32" slack="0"/>
<pin id="693" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in2_sum5/13 "/>
</bind>
</comp>

<comp id="695" class="1004" name="in2_sum5_cast_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="33" slack="0"/>
<pin id="697" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="in2_sum5_cast/13 "/>
</bind>
</comp>

<comp id="699" class="1004" name="gmem_addr_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="0" index="1" bw="33" slack="0"/>
<pin id="702" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/13 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_20_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="0" index="1" bw="32" slack="1"/>
<pin id="708" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/13 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_22_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="0" index="1" bw="32" slack="1"/>
<pin id="712" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/13 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="31" slack="4"/>
<pin id="715" dir="0" index="1" bw="32" slack="11"/>
<pin id="716" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/13 "/>
</bind>
</comp>

<comp id="717" class="1004" name="indvar_flatten_next1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="96" slack="6"/>
<pin id="719" dir="0" index="1" bw="1" slack="0"/>
<pin id="720" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/14 "/>
</bind>
</comp>

<comp id="723" class="1004" name="tmp_21_cast_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_21_cast/14 "/>
</bind>
</comp>

<comp id="726" class="1004" name="in2_sum6_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="30" slack="7"/>
<pin id="728" dir="0" index="1" bw="32" slack="0"/>
<pin id="729" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in2_sum6/14 "/>
</bind>
</comp>

<comp id="731" class="1004" name="in2_sum6_cast_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="33" slack="0"/>
<pin id="733" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="in2_sum6_cast/14 "/>
</bind>
</comp>

<comp id="735" class="1004" name="gmem_addr_2_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="33" slack="0"/>
<pin id="738" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/14 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_29_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="13"/>
<pin id="743" dir="0" index="1" bw="32" slack="1"/>
<pin id="744" dir="1" index="2" bw="32" slack="31"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_29/14 "/>
</bind>
</comp>

<comp id="745" class="1004" name="indvar_flatten_next_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="6"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="0" index="2" bw="64" slack="6"/>
<pin id="749" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/14 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_23_cast_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="2"/>
<pin id="753" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_23_cast/15 "/>
</bind>
</comp>

<comp id="754" class="1004" name="in2_sum7_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="30" slack="8"/>
<pin id="756" dir="0" index="1" bw="32" slack="0"/>
<pin id="757" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in2_sum7/15 "/>
</bind>
</comp>

<comp id="759" class="1004" name="in2_sum7_cast_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="33" slack="0"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="in2_sum7_cast/15 "/>
</bind>
</comp>

<comp id="763" class="1004" name="gmem_addr_3_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="0"/>
<pin id="765" dir="0" index="1" bw="33" slack="0"/>
<pin id="766" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/15 "/>
</bind>
</comp>

<comp id="769" class="1004" name="in_load_to_int_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="2"/>
<pin id="771" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_load_to_int/22 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_26_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="0"/>
<pin id="775" dir="0" index="2" bw="6" slack="0"/>
<pin id="776" dir="0" index="3" bw="6" slack="0"/>
<pin id="777" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/22 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_42_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_42/22 "/>
</bind>
</comp>

<comp id="786" class="1004" name="in_load_1_to_int_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_load_1_to_int/22 "/>
</bind>
</comp>

<comp id="789" class="1004" name="tmp_30_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="0" index="2" bw="6" slack="0"/>
<pin id="793" dir="0" index="3" bw="6" slack="0"/>
<pin id="794" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/22 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_49_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_49/22 "/>
</bind>
</comp>

<comp id="803" class="1004" name="notlhs_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="8" slack="0"/>
<pin id="805" dir="0" index="1" bw="1" slack="0"/>
<pin id="806" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/22 "/>
</bind>
</comp>

<comp id="809" class="1004" name="notrhs_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="23" slack="0"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/22 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_34_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_34/22 "/>
</bind>
</comp>

<comp id="821" class="1004" name="notlhs3_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs3/22 "/>
</bind>
</comp>

<comp id="827" class="1004" name="notrhs4_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="23" slack="0"/>
<pin id="829" dir="0" index="1" bw="1" slack="0"/>
<pin id="830" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs4/22 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_35_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="0"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_35/22 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_36_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_36/22 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_38_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="1" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_38/22 "/>
</bind>
</comp>

<comp id="851" class="1004" name="max1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="32" slack="10"/>
<pin id="854" dir="0" index="2" bw="32" slack="9"/>
<pin id="855" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max1/22 "/>
</bind>
</comp>

<comp id="857" class="1004" name="max1_cast_cast_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="max1_cast_cast/23 "/>
</bind>
</comp>

<comp id="860" class="1004" name="in2_sum8_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="30" slack="16"/>
<pin id="862" dir="0" index="1" bw="32" slack="0"/>
<pin id="863" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in2_sum8/23 "/>
</bind>
</comp>

<comp id="865" class="1004" name="in2_sum8_cast_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="33" slack="0"/>
<pin id="867" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="in2_sum8_cast/23 "/>
</bind>
</comp>

<comp id="869" class="1004" name="gmem_addr_4_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="0" index="1" bw="33" slack="0"/>
<pin id="872" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/23 "/>
</bind>
</comp>

<comp id="875" class="1004" name="in_load_2_to_int_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="2"/>
<pin id="877" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_load_2_to_int/24 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp_39_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="8" slack="0"/>
<pin id="880" dir="0" index="1" bw="32" slack="0"/>
<pin id="881" dir="0" index="2" bw="6" slack="0"/>
<pin id="882" dir="0" index="3" bw="6" slack="0"/>
<pin id="883" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/24 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_51_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="0"/>
<pin id="890" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_51/24 "/>
</bind>
</comp>

<comp id="892" class="1004" name="in_load_3_to_int_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_load_3_to_int/24 "/>
</bind>
</comp>

<comp id="895" class="1004" name="tmp_41_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="0"/>
<pin id="897" dir="0" index="1" bw="32" slack="0"/>
<pin id="898" dir="0" index="2" bw="6" slack="0"/>
<pin id="899" dir="0" index="3" bw="6" slack="0"/>
<pin id="900" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/24 "/>
</bind>
</comp>

<comp id="905" class="1004" name="tmp_57_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_57/24 "/>
</bind>
</comp>

<comp id="909" class="1004" name="notlhs5_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="0"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs5/24 "/>
</bind>
</comp>

<comp id="915" class="1004" name="notrhs6_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="23" slack="0"/>
<pin id="917" dir="0" index="1" bw="1" slack="0"/>
<pin id="918" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs6/24 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_43_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="0"/>
<pin id="923" dir="0" index="1" bw="1" slack="0"/>
<pin id="924" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_43/24 "/>
</bind>
</comp>

<comp id="927" class="1004" name="notlhs7_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="0"/>
<pin id="929" dir="0" index="1" bw="1" slack="0"/>
<pin id="930" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs7/24 "/>
</bind>
</comp>

<comp id="933" class="1004" name="notrhs8_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="23" slack="0"/>
<pin id="935" dir="0" index="1" bw="1" slack="0"/>
<pin id="936" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs8/24 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_44_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="1" slack="0"/>
<pin id="942" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_44/24 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_45_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="1" slack="0"/>
<pin id="948" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_45/24 "/>
</bind>
</comp>

<comp id="951" class="1004" name="tmp_47_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="0"/>
<pin id="953" dir="0" index="1" bw="1" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_47/24 "/>
</bind>
</comp>

<comp id="957" class="1004" name="max2_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="32" slack="11"/>
<pin id="960" dir="0" index="2" bw="32" slack="11"/>
<pin id="961" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max2/24 "/>
</bind>
</comp>

<comp id="963" class="1004" name="max2_cast_cast_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="32" slack="1"/>
<pin id="965" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="max2_cast_cast/25 "/>
</bind>
</comp>

<comp id="966" class="1004" name="in2_sum9_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="30" slack="18"/>
<pin id="968" dir="0" index="1" bw="32" slack="0"/>
<pin id="969" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in2_sum9/25 "/>
</bind>
</comp>

<comp id="971" class="1004" name="in2_sum9_cast_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="33" slack="0"/>
<pin id="973" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="in2_sum9_cast/25 "/>
</bind>
</comp>

<comp id="975" class="1004" name="gmem_addr_5_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="0"/>
<pin id="977" dir="0" index="1" bw="33" slack="0"/>
<pin id="978" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/25 "/>
</bind>
</comp>

<comp id="981" class="1004" name="in_load_4_to_int_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="3"/>
<pin id="983" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_load_4_to_int/34 "/>
</bind>
</comp>

<comp id="984" class="1004" name="tmp_48_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="0"/>
<pin id="986" dir="0" index="1" bw="32" slack="0"/>
<pin id="987" dir="0" index="2" bw="6" slack="0"/>
<pin id="988" dir="0" index="3" bw="6" slack="0"/>
<pin id="989" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/34 "/>
</bind>
</comp>

<comp id="994" class="1004" name="tmp_58_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="0"/>
<pin id="996" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_58/34 "/>
</bind>
</comp>

<comp id="998" class="1004" name="in_load_5_to_int_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="32" slack="1"/>
<pin id="1000" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="in_load_5_to_int/34 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="tmp_50_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="8" slack="0"/>
<pin id="1003" dir="0" index="1" bw="32" slack="0"/>
<pin id="1004" dir="0" index="2" bw="6" slack="0"/>
<pin id="1005" dir="0" index="3" bw="6" slack="0"/>
<pin id="1006" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50/34 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="tmp_59_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="32" slack="0"/>
<pin id="1013" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_59/34 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="notlhs9_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="8" slack="0"/>
<pin id="1017" dir="0" index="1" bw="1" slack="0"/>
<pin id="1018" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs9/34 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="notrhs1_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="23" slack="0"/>
<pin id="1023" dir="0" index="1" bw="1" slack="0"/>
<pin id="1024" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs1/34 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_52_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="1" slack="0"/>
<pin id="1029" dir="0" index="1" bw="1" slack="0"/>
<pin id="1030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_52/34 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="notlhs1_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="0"/>
<pin id="1035" dir="0" index="1" bw="1" slack="0"/>
<pin id="1036" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs1/34 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="notrhs2_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="23" slack="0"/>
<pin id="1041" dir="0" index="1" bw="1" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs2/34 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="tmp_53_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="0"/>
<pin id="1047" dir="0" index="1" bw="1" slack="0"/>
<pin id="1048" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_53/34 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_54_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="1" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_54/34 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_56_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="1" slack="0"/>
<pin id="1060" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_56/34 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="tmp_60_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="1"/>
<pin id="1065" dir="0" index="1" bw="32" slack="13"/>
<pin id="1066" dir="0" index="2" bw="32" slack="11"/>
<pin id="1067" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_60/35 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_27_cast_cast_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="0"/>
<pin id="1070" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_cast_cast/35 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="in2_sum1_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="30" slack="28"/>
<pin id="1074" dir="0" index="1" bw="32" slack="0"/>
<pin id="1075" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in2_sum1/35 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="in2_sum1_cast_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="33" slack="0"/>
<pin id="1079" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="in2_sum1_cast/35 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="gmem_addr_6_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="0"/>
<pin id="1083" dir="0" index="1" bw="33" slack="0"/>
<pin id="1084" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/35 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="i_cast_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="31" slack="28"/>
<pin id="1089" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/38 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_5_mid1_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="31" slack="0"/>
<pin id="1092" dir="0" index="1" bw="32" slack="37"/>
<pin id="1093" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5_mid1/38 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="i_cast_mid1_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="31" slack="33"/>
<pin id="1097" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_mid1/43 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="tmp_5_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="42"/>
<pin id="1101" dir="0" index="1" bw="31" slack="0"/>
<pin id="1102" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5/43 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="tmp_21_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="0"/>
<pin id="1106" dir="0" index="1" bw="32" slack="0"/>
<pin id="1107" dir="0" index="2" bw="6" slack="0"/>
<pin id="1108" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/43 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="p_lshr_f1_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="31" slack="0"/>
<pin id="1114" dir="0" index="1" bw="32" slack="0"/>
<pin id="1115" dir="0" index="2" bw="1" slack="0"/>
<pin id="1116" dir="0" index="3" bw="6" slack="0"/>
<pin id="1117" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f1/43 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="p_neg9_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="0"/>
<pin id="1124" dir="0" index="1" bw="32" slack="1"/>
<pin id="1125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg9/44 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="p_lshr1_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="31" slack="0"/>
<pin id="1129" dir="0" index="1" bw="32" slack="0"/>
<pin id="1130" dir="0" index="2" bw="1" slack="0"/>
<pin id="1131" dir="0" index="3" bw="6" slack="0"/>
<pin id="1132" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr1/44 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="tmp_23_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="31" slack="0"/>
<pin id="1139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/44 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="p_neg_t1_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="31" slack="0"/>
<pin id="1144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t1/44 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="tmp_27_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="31" slack="1"/>
<pin id="1149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/44 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="tmp_6_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="1"/>
<pin id="1152" dir="0" index="1" bw="32" slack="0"/>
<pin id="1153" dir="0" index="2" bw="31" slack="0"/>
<pin id="1154" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6/44 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="tmp_32_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="32" slack="6"/>
<pin id="1160" dir="0" index="2" bw="6" slack="0"/>
<pin id="1161" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/44 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="p_neg9_mid1_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="0"/>
<pin id="1166" dir="0" index="1" bw="32" slack="6"/>
<pin id="1167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg9_mid1/44 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="p_lshr1_mid1_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="31" slack="0"/>
<pin id="1171" dir="0" index="1" bw="32" slack="0"/>
<pin id="1172" dir="0" index="2" bw="1" slack="0"/>
<pin id="1173" dir="0" index="3" bw="6" slack="0"/>
<pin id="1174" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr1_mid1/44 "/>
</bind>
</comp>

<comp id="1179" class="1004" name="tmp_33_fu_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="31" slack="0"/>
<pin id="1181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33/44 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="p_neg_t1_mid1_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="0"/>
<pin id="1185" dir="0" index="1" bw="31" slack="0"/>
<pin id="1186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t1_mid1/44 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="p_lshr_f1_mid1_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="31" slack="0"/>
<pin id="1191" dir="0" index="1" bw="32" slack="6"/>
<pin id="1192" dir="0" index="2" bw="1" slack="0"/>
<pin id="1193" dir="0" index="3" bw="6" slack="0"/>
<pin id="1194" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f1_mid1/44 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="tmp_40_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="31" slack="0"/>
<pin id="1200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40/44 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="tmp_6_mid1_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="0"/>
<pin id="1204" dir="0" index="1" bw="32" slack="0"/>
<pin id="1205" dir="0" index="2" bw="31" slack="0"/>
<pin id="1206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6_mid1/44 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="tmp_6_mid2_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="36"/>
<pin id="1212" dir="0" index="1" bw="32" slack="0"/>
<pin id="1213" dir="0" index="2" bw="32" slack="0"/>
<pin id="1214" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_6_mid2/44 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="p_mid2_cast_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="31" slack="33"/>
<pin id="1219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_mid2_cast/45 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="tmp2_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="31"/>
<pin id="1222" dir="0" index="1" bw="32" slack="1"/>
<pin id="1223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/45 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="tmp_31_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="31" slack="0"/>
<pin id="1226" dir="0" index="1" bw="32" slack="0"/>
<pin id="1227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/45 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="tmp_32_cast_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="0"/>
<pin id="1232" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast/45 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="out4_sum_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="30" slack="38"/>
<pin id="1236" dir="0" index="1" bw="32" slack="0"/>
<pin id="1237" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out4_sum/45 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="out4_sum_cast_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="33" slack="0"/>
<pin id="1241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="out4_sum_cast/45 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="gmem_addr_7_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="32" slack="0"/>
<pin id="1245" dir="0" index="1" bw="33" slack="0"/>
<pin id="1246" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_7/45 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="ch_in_read_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="1"/>
<pin id="1251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ch_in_read "/>
</bind>
</comp>

<comp id="1256" class="1005" name="w_read_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="10"/>
<pin id="1258" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="w_read "/>
</bind>
</comp>

<comp id="1264" class="1005" name="h_read_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="1"/>
<pin id="1266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="h_read "/>
</bind>
</comp>

<comp id="1270" class="1005" name="tmp_2_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="30" slack="6"/>
<pin id="1272" dir="1" index="1" bw="30" slack="6"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="tmp_3_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="30" slack="6"/>
<pin id="1277" dir="1" index="1" bw="30" slack="6"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="tmp_15_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="1"/>
<pin id="1282" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="p_lshr_f6_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="31" slack="1"/>
<pin id="1287" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr_f6 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="tmp_1_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="32" slack="1"/>
<pin id="1292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="tmp_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="1"/>
<pin id="1298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1302" class="1005" name="bound_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="64" slack="1"/>
<pin id="1304" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="1308" class="1005" name="cast2_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="96" slack="1"/>
<pin id="1310" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="cast2 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="cast3_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="96" slack="1"/>
<pin id="1315" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="cast3 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="tmp_2_cast_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="33" slack="38"/>
<pin id="1320" dir="1" index="1" bw="33" slack="38"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="1323" class="1005" name="tmp_3_cast_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="33" slack="5"/>
<pin id="1325" dir="1" index="1" bw="33" slack="5"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="1334" class="1005" name="bound4_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="96" slack="1"/>
<pin id="1336" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="tmp_mid_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="1"/>
<pin id="1341" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_mid "/>
</bind>
</comp>

<comp id="1344" class="1005" name="exitcond_flatten1_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="1" slack="1"/>
<pin id="1346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="exitcond_flatten_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="1" slack="2"/>
<pin id="1350" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1359" class="1005" name="tmp_mid1_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="1" slack="4"/>
<pin id="1361" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_mid1 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="n_cast_mid2_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="31" slack="1"/>
<pin id="1369" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="n_cast_mid2 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="n_op_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="31" slack="4"/>
<pin id="1374" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="n_op "/>
</bind>
</comp>

<comp id="1377" class="1005" name="indvar_flatten_op_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="64" slack="6"/>
<pin id="1379" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="indvar_flatten_op "/>
</bind>
</comp>

<comp id="1382" class="1005" name="n_cast_mid2_cast_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="32" slack="4"/>
<pin id="1384" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="n_cast_mid2_cast "/>
</bind>
</comp>

<comp id="1387" class="1005" name="tmp_24_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="32" slack="1"/>
<pin id="1389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1393" class="1005" name="i_s_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="31" slack="28"/>
<pin id="1395" dir="1" index="1" bw="31" slack="28"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="1398" class="1005" name="tmp_28_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="31" slack="0"/>
<pin id="1400" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="tmp_25_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="32" slack="1"/>
<pin id="1405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="tmp_18_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="32" slack="2"/>
<pin id="1410" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="j_mid_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="31" slack="1"/>
<pin id="1415" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_mid "/>
</bind>
</comp>

<comp id="1419" class="1005" name="tmp_13_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="32" slack="1"/>
<pin id="1421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="p_mid2_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="31" slack="1"/>
<pin id="1427" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_mid2 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="tmp_8_mid2_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="32" slack="1"/>
<pin id="1433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_mid2 "/>
</bind>
</comp>

<comp id="1436" class="1005" name="tmp_9_mid2_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="32" slack="1"/>
<pin id="1438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_mid2 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="tmp_14_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="32" slack="10"/>
<pin id="1444" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="gmem_addr_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="32" slack="1"/>
<pin id="1449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1453" class="1005" name="tmp_19_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="32" slack="1"/>
<pin id="1455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="n_1_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="31" slack="1"/>
<pin id="1461" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="tmp_16_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="32" slack="9"/>
<pin id="1466" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="gmem_addr_1_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="32" slack="1"/>
<pin id="1471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="tmp_20_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="32" slack="1"/>
<pin id="1477" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="tmp_22_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="32" slack="2"/>
<pin id="1483" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="tmp1_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="32" slack="1"/>
<pin id="1489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="indvar_flatten_next1_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="96" slack="1"/>
<pin id="1494" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="gmem_addr_2_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="32" slack="1"/>
<pin id="1499" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1503" class="1005" name="tmp_29_reg_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="32" slack="31"/>
<pin id="1505" dir="1" index="1" bw="32" slack="31"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1508" class="1005" name="indvar_flatten_next_reg_1508">
<pin_list>
<pin id="1509" dir="0" index="0" bw="64" slack="1"/>
<pin id="1510" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1513" class="1005" name="gmem_addr_3_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="32" slack="1"/>
<pin id="1515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="gmem_addr_read_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="32" slack="2"/>
<pin id="1521" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1525" class="1005" name="gmem_addr_1_read_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="32" slack="1"/>
<pin id="1527" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="1531" class="1005" name="gmem_addr_2_read_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="32" slack="2"/>
<pin id="1533" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="1537" class="1005" name="max1_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="32" slack="1"/>
<pin id="1539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max1 "/>
</bind>
</comp>

<comp id="1543" class="1005" name="gmem_addr_3_read_reg_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="32" slack="1"/>
<pin id="1545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="1549" class="1005" name="gmem_addr_4_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="32" slack="1"/>
<pin id="1551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="max2_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="32" slack="1"/>
<pin id="1557" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max2 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="gmem_addr_5_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="32" slack="1"/>
<pin id="1563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="gmem_addr_4_read_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="32" slack="3"/>
<pin id="1569" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

<comp id="1573" class="1005" name="gmem_addr_5_read_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="32" slack="1"/>
<pin id="1575" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_5_read "/>
</bind>
</comp>

<comp id="1579" class="1005" name="tmp_56_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="1" slack="1"/>
<pin id="1581" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="1584" class="1005" name="gmem_addr_6_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="32" slack="4"/>
<pin id="1586" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="tmp_5_mid1_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="32" slack="6"/>
<pin id="1592" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_5_mid1 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="tmp_5_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="32" slack="1"/>
<pin id="1599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="tmp_21_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="1" slack="1"/>
<pin id="1604" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="p_lshr_f1_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="31" slack="1"/>
<pin id="1609" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr_f1 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="tmp_6_mid2_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="32" slack="1"/>
<pin id="1614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_mid2 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="gmem_addr_7_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="32" slack="1"/>
<pin id="1619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_7 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="gmem_addr_6_read_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="32" slack="1"/>
<pin id="1625" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_6_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="72" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="72" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="157"><net_src comp="72" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="72" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="170"><net_src comp="76" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="76" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="76" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="76" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="72" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="72" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="76" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="76" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="72" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="76" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="88" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="235"><net_src comp="90" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="92" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="237"><net_src comp="94" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="242" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="253"><net_src comp="60" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="62" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="62" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="287"><net_src comp="62" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="288" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="306"><net_src comp="14" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="108" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="16" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="18" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="316"><net_src comp="14" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="114" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="16" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="18" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="325"><net_src comp="20" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="132" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="18" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="334"><net_src comp="22" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="132" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="24" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="18" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="343"><net_src comp="20" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="126" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="18" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="26" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="126" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="22" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="346" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="24" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="18" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="365"><net_src comp="352" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="26" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="22" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="126" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="24" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="18" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="385"><net_src comp="372" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="338" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="366" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="382" pin="1"/><net_sink comp="386" pin=2"/></net>

<net id="398"><net_src comp="26" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="22" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="394" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="24" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="18" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="412"><net_src comp="399" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="26" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="409" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="427"><net_src comp="413" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="439"><net_src comp="432" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="429" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="451"><net_src comp="444" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="441" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="463"><net_src comp="26" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="265" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="242" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="254" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="478" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="62" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="265" pin="4"/><net_sink comp="483" pin=2"/></net>

<net id="496"><net_src comp="478" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="468" pin="2"/><net_sink comp="491" pin=2"/></net>

<net id="503"><net_src comp="491" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="483" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="62" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="510"><net_src comp="64" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="265" pin="4"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="66" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="254" pin="4"/><net_sink comp="512" pin=1"/></net>

<net id="525"><net_src comp="518" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="64" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="276" pin="4"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="526" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="538"><net_src comp="276" pin="4"/><net_sink comp="532" pin=2"/></net>

<net id="544"><net_src comp="68" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="532" pin="3"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="70" pin="0"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="539" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="24" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="539" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="547" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="62" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="569"><net_src comp="288" pin="4"/><net_sink comp="563" pin=2"/></net>

<net id="579"><net_src comp="68" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="284" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="70" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="586"><net_src comp="574" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="24" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="593"><net_src comp="26" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="594"><net_src comp="574" pin="3"/><net_sink comp="588" pin=2"/></net>

<net id="600"><net_src comp="24" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="601"><net_src comp="582" pin="2"/><net_sink comp="595" pin=2"/></net>

<net id="606"><net_src comp="64" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="612"><net_src comp="602" pin="2"/><net_sink comp="607" pin=2"/></net>

<net id="618"><net_src comp="68" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="602" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="70" pin="0"/><net_sink comp="613" pin=2"/></net>

<net id="626"><net_src comp="588" pin="3"/><net_sink comp="621" pin=1"/></net>

<net id="627"><net_src comp="613" pin="3"/><net_sink comp="621" pin=2"/></net>

<net id="632"><net_src comp="613" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="24" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="639"><net_src comp="595" pin="3"/><net_sink comp="634" pin=1"/></net>

<net id="640"><net_src comp="628" pin="2"/><net_sink comp="634" pin=2"/></net>

<net id="645"><net_src comp="621" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="641" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="650" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="0" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="655" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="674"><net_src comp="64" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="680"><net_src comp="669" pin="3"/><net_sink comp="675" pin=1"/></net>

<net id="681"><net_src comp="64" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="689"><net_src comp="682" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="686" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="698"><net_src comp="690" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="0" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="695" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="721"><net_src comp="238" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="74" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="730"><net_src comp="723" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="734"><net_src comp="726" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="0" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="731" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="750"><net_src comp="66" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="758"><net_src comp="751" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="762"><net_src comp="754" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="0" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="759" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="778"><net_src comp="78" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="769" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="780"><net_src comp="80" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="781"><net_src comp="82" pin="0"/><net_sink comp="772" pin=3"/></net>

<net id="785"><net_src comp="769" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="795"><net_src comp="78" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="786" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="80" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="798"><net_src comp="82" pin="0"/><net_sink comp="789" pin=3"/></net>

<net id="802"><net_src comp="786" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="772" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="84" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="782" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="86" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="819"><net_src comp="809" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="803" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="789" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="84" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="799" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="86" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="837"><net_src comp="827" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="821" pin="2"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="815" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="833" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="839" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="296" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="856"><net_src comp="845" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="864"><net_src comp="857" pin="1"/><net_sink comp="860" pin=1"/></net>

<net id="868"><net_src comp="860" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="873"><net_src comp="0" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="865" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="884"><net_src comp="78" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="875" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="886"><net_src comp="80" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="887"><net_src comp="82" pin="0"/><net_sink comp="878" pin=3"/></net>

<net id="891"><net_src comp="875" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="901"><net_src comp="78" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="902"><net_src comp="892" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="903"><net_src comp="80" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="904"><net_src comp="82" pin="0"/><net_sink comp="895" pin=3"/></net>

<net id="908"><net_src comp="892" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="913"><net_src comp="878" pin="4"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="84" pin="0"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="888" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="86" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="925"><net_src comp="915" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="909" pin="2"/><net_sink comp="921" pin=1"/></net>

<net id="931"><net_src comp="895" pin="4"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="84" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="937"><net_src comp="905" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="86" pin="0"/><net_sink comp="933" pin=1"/></net>

<net id="943"><net_src comp="933" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="927" pin="2"/><net_sink comp="939" pin=1"/></net>

<net id="949"><net_src comp="921" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="939" pin="2"/><net_sink comp="945" pin=1"/></net>

<net id="955"><net_src comp="945" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="296" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="962"><net_src comp="951" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="970"><net_src comp="963" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="974"><net_src comp="966" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="979"><net_src comp="0" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="971" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="990"><net_src comp="78" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="981" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="992"><net_src comp="80" pin="0"/><net_sink comp="984" pin=2"/></net>

<net id="993"><net_src comp="82" pin="0"/><net_sink comp="984" pin=3"/></net>

<net id="997"><net_src comp="981" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1007"><net_src comp="78" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1008"><net_src comp="998" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1009"><net_src comp="80" pin="0"/><net_sink comp="1001" pin=2"/></net>

<net id="1010"><net_src comp="82" pin="0"/><net_sink comp="1001" pin=3"/></net>

<net id="1014"><net_src comp="998" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1019"><net_src comp="984" pin="4"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="84" pin="0"/><net_sink comp="1015" pin=1"/></net>

<net id="1025"><net_src comp="994" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="86" pin="0"/><net_sink comp="1021" pin=1"/></net>

<net id="1031"><net_src comp="1021" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="1015" pin="2"/><net_sink comp="1027" pin=1"/></net>

<net id="1037"><net_src comp="1001" pin="4"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="84" pin="0"/><net_sink comp="1033" pin=1"/></net>

<net id="1043"><net_src comp="1011" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="86" pin="0"/><net_sink comp="1039" pin=1"/></net>

<net id="1049"><net_src comp="1039" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="1033" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1055"><net_src comp="1027" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1045" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="296" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1071"><net_src comp="1063" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1076"><net_src comp="1068" pin="1"/><net_sink comp="1072" pin=1"/></net>

<net id="1080"><net_src comp="1072" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1085"><net_src comp="0" pin="0"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="1077" pin="1"/><net_sink comp="1081" pin=1"/></net>

<net id="1094"><net_src comp="1087" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1098"><net_src comp="272" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1103"><net_src comp="1095" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1109"><net_src comp="20" pin="0"/><net_sink comp="1104" pin=0"/></net>

<net id="1110"><net_src comp="1099" pin="2"/><net_sink comp="1104" pin=1"/></net>

<net id="1111"><net_src comp="18" pin="0"/><net_sink comp="1104" pin=2"/></net>

<net id="1118"><net_src comp="22" pin="0"/><net_sink comp="1112" pin=0"/></net>

<net id="1119"><net_src comp="1099" pin="2"/><net_sink comp="1112" pin=1"/></net>

<net id="1120"><net_src comp="24" pin="0"/><net_sink comp="1112" pin=2"/></net>

<net id="1121"><net_src comp="18" pin="0"/><net_sink comp="1112" pin=3"/></net>

<net id="1126"><net_src comp="26" pin="0"/><net_sink comp="1122" pin=0"/></net>

<net id="1133"><net_src comp="22" pin="0"/><net_sink comp="1127" pin=0"/></net>

<net id="1134"><net_src comp="1122" pin="2"/><net_sink comp="1127" pin=1"/></net>

<net id="1135"><net_src comp="24" pin="0"/><net_sink comp="1127" pin=2"/></net>

<net id="1136"><net_src comp="18" pin="0"/><net_sink comp="1127" pin=3"/></net>

<net id="1140"><net_src comp="1127" pin="4"/><net_sink comp="1137" pin=0"/></net>

<net id="1145"><net_src comp="26" pin="0"/><net_sink comp="1141" pin=0"/></net>

<net id="1146"><net_src comp="1137" pin="1"/><net_sink comp="1141" pin=1"/></net>

<net id="1155"><net_src comp="1141" pin="2"/><net_sink comp="1150" pin=1"/></net>

<net id="1156"><net_src comp="1147" pin="1"/><net_sink comp="1150" pin=2"/></net>

<net id="1162"><net_src comp="20" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="18" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1168"><net_src comp="26" pin="0"/><net_sink comp="1164" pin=0"/></net>

<net id="1175"><net_src comp="22" pin="0"/><net_sink comp="1169" pin=0"/></net>

<net id="1176"><net_src comp="1164" pin="2"/><net_sink comp="1169" pin=1"/></net>

<net id="1177"><net_src comp="24" pin="0"/><net_sink comp="1169" pin=2"/></net>

<net id="1178"><net_src comp="18" pin="0"/><net_sink comp="1169" pin=3"/></net>

<net id="1182"><net_src comp="1169" pin="4"/><net_sink comp="1179" pin=0"/></net>

<net id="1187"><net_src comp="26" pin="0"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="1179" pin="1"/><net_sink comp="1183" pin=1"/></net>

<net id="1195"><net_src comp="22" pin="0"/><net_sink comp="1189" pin=0"/></net>

<net id="1196"><net_src comp="24" pin="0"/><net_sink comp="1189" pin=2"/></net>

<net id="1197"><net_src comp="18" pin="0"/><net_sink comp="1189" pin=3"/></net>

<net id="1201"><net_src comp="1189" pin="4"/><net_sink comp="1198" pin=0"/></net>

<net id="1207"><net_src comp="1157" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1208"><net_src comp="1183" pin="2"/><net_sink comp="1202" pin=1"/></net>

<net id="1209"><net_src comp="1198" pin="1"/><net_sink comp="1202" pin=2"/></net>

<net id="1215"><net_src comp="1202" pin="3"/><net_sink comp="1210" pin=1"/></net>

<net id="1216"><net_src comp="1150" pin="3"/><net_sink comp="1210" pin=2"/></net>

<net id="1228"><net_src comp="1217" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="1220" pin="2"/><net_sink comp="1224" pin=1"/></net>

<net id="1233"><net_src comp="1224" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1238"><net_src comp="1230" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1242"><net_src comp="1234" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1247"><net_src comp="0" pin="0"/><net_sink comp="1243" pin=0"/></net>

<net id="1248"><net_src comp="1239" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1252"><net_src comp="120" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1255"><net_src comp="1249" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="1259"><net_src comp="126" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="1262"><net_src comp="1256" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1263"><net_src comp="1256" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1267"><net_src comp="132" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="1273"><net_src comp="300" pin="4"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1278"><net_src comp="310" pin="4"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1283"><net_src comp="320" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="1288"><net_src comp="328" pin="4"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1293"><net_src comp="386" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="1295"><net_src comp="1290" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1299"><net_src comp="422" pin="3"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1301"><net_src comp="1296" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1305"><net_src comp="435" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1307"><net_src comp="1302" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="1311"><net_src comp="441" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="1316"><net_src comp="444" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1321"><net_src comp="453" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1326"><net_src comp="456" pin="1"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1329"><net_src comp="1323" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1330"><net_src comp="1323" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1331"><net_src comp="1323" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="1332"><net_src comp="1323" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1333"><net_src comp="1323" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1337"><net_src comp="447" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="1342"><net_src comp="459" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="1347"><net_src comp="473" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1351"><net_src comp="478" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1354"><net_src comp="1348" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="1355"><net_src comp="1348" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1356"><net_src comp="1348" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="1357"><net_src comp="1348" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1358"><net_src comp="1348" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1362"><net_src comp="491" pin="3"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1364"><net_src comp="1359" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1365"><net_src comp="1359" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1366"><net_src comp="1359" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1370"><net_src comp="498" pin="3"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="1375"><net_src comp="506" pin="2"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="1380"><net_src comp="512" pin="2"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="745" pin=2"/></net>

<net id="1385"><net_src comp="518" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1390"><net_src comp="521" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="1392"><net_src comp="1387" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1396"><net_src comp="526" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1401"><net_src comp="532" pin="3"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1406"><net_src comp="553" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1411"><net_src comp="558" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1416"><net_src comp="563" pin="3"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1418"><net_src comp="1413" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="1422"><net_src comp="570" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="1424"><net_src comp="1419" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="1428"><net_src comp="607" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1430"><net_src comp="1425" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1434"><net_src comp="621" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="1439"><net_src comp="634" pin="3"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1441"><net_src comp="1436" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="1445"><net_src comp="641" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1450"><net_src comp="659" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="1456"><net_src comp="665" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="1458"><net_src comp="1453" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="1462"><net_src comp="675" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1467"><net_src comp="682" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="851" pin=2"/></net>

<net id="1472"><net_src comp="699" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1474"><net_src comp="1469" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="1478"><net_src comp="705" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1480"><net_src comp="1475" pin="1"/><net_sink comp="957" pin=1"/></net>

<net id="1484"><net_src comp="709" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1486"><net_src comp="1481" pin="1"/><net_sink comp="957" pin=2"/></net>

<net id="1490"><net_src comp="713" pin="2"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1495"><net_src comp="717" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1500"><net_src comp="735" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1502"><net_src comp="1497" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="1506"><net_src comp="741" pin="2"/><net_sink comp="1503" pin=0"/></net>

<net id="1507"><net_src comp="1503" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1511"><net_src comp="745" pin="3"/><net_sink comp="1508" pin=0"/></net>

<net id="1512"><net_src comp="1508" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="1516"><net_src comp="763" pin="2"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="1518"><net_src comp="1513" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="1522"><net_src comp="166" pin="2"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="1524"><net_src comp="1519" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1528"><net_src comp="171" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1530"><net_src comp="1525" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1534"><net_src comp="176" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1536"><net_src comp="1531" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1540"><net_src comp="851" pin="3"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1542"><net_src comp="1537" pin="1"/><net_sink comp="1063" pin=1"/></net>

<net id="1546"><net_src comp="181" pin="2"/><net_sink comp="1543" pin=0"/></net>

<net id="1547"><net_src comp="1543" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1548"><net_src comp="1543" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1552"><net_src comp="869" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="1554"><net_src comp="1549" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="1558"><net_src comp="957" pin="3"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1560"><net_src comp="1555" pin="1"/><net_sink comp="1063" pin=2"/></net>

<net id="1564"><net_src comp="975" pin="2"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="1566"><net_src comp="1561" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="1570"><net_src comp="200" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1572"><net_src comp="1567" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1576"><net_src comp="205" pin="2"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1578"><net_src comp="1573" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1582"><net_src comp="1057" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1587"><net_src comp="1081" pin="2"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="1589"><net_src comp="1584" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="1593"><net_src comp="1090" pin="2"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1595"><net_src comp="1590" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1596"><net_src comp="1590" pin="1"/><net_sink comp="1189" pin=1"/></net>

<net id="1600"><net_src comp="1099" pin="2"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="1122" pin=1"/></net>

<net id="1605"><net_src comp="1104" pin="3"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1610"><net_src comp="1112" pin="4"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="1147" pin=0"/></net>

<net id="1615"><net_src comp="1210" pin="3"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="1220" pin=1"/></net>

<net id="1620"><net_src comp="1243" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="1622"><net_src comp="1617" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="1626"><net_src comp="217" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="229" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {46 47 48 49 50 51 52 }
 - Input state : 
	Port: max_pool2 : gmem | {13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 39 40 41 42 43 44 45 46 }
	Port: max_pool2 : h | {1 }
	Port: max_pool2 : w | {1 }
	Port: max_pool2 : ch_in | {1 }
	Port: max_pool2 : in_r | {1 }
	Port: max_pool2 : out_r | {1 }
  - Chain level:
	State 1
		p_lshr : 1
		tmp_10 : 2
		p_neg_t : 3
		tmp_11 : 1
		tmp_1 : 4
	State 2
		p_lshr4 : 1
		tmp_4 : 2
		p_neg_t5 : 3
		tmp : 4
		bound : 1
	State 3
		bound4 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		n_cast : 1
		tmp_s : 2
		exitcond_flatten1 : 1
		exitcond_flatten : 1
		n_cast_mid : 2
		tmp_mid1 : 3
		n_cast_mid2 : 4
		n_op : 1
		indvar_flatten_op : 1
	State 9
		tmp_24 : 1
	State 10
		i_s : 1
		tmp_28 : 2
		tmp_3_mid2 : 3
		tmp_4_mid2 : 4
		tmp_25 : 4
		tmp_18 : 4
	State 11
		j_mid : 1
	State 12
		tmp_9 : 1
		tmp_8_mid : 1
		tmp_9_mid : 1
		p_mid2 : 1
		tmp_8_mid1 : 1
		tmp_8_mid2 : 2
		tmp_9_mid1 : 2
		tmp_9_mid2 : 2
		tmp_14 : 3
		tmp_15_cast : 4
		in2_sum : 5
		in2_sum_cast : 6
		gmem_addr : 7
		n_1 : 1
	State 13
		tmp_17_cast : 1
		in2_sum5 : 2
		in2_sum5_cast : 3
		gmem_addr_1 : 4
	State 14
		in2_sum6 : 1
		in2_sum6_cast : 2
		gmem_addr_2 : 3
	State 15
		in2_sum7 : 1
		in2_sum7_cast : 2
		gmem_addr_3 : 3
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		tmp_26 : 1
		tmp_42 : 1
		tmp_30 : 1
		tmp_49 : 1
		notlhs : 2
		notrhs : 2
		tmp_34 : 3
		notlhs3 : 2
		notrhs4 : 2
		tmp_35 : 3
		tmp_36 : 3
		tmp_38 : 3
		max1 : 3
	State 23
		in2_sum8 : 1
		in2_sum8_cast : 2
		gmem_addr_4 : 3
	State 24
		tmp_39 : 1
		tmp_51 : 1
		tmp_41 : 1
		tmp_57 : 1
		notlhs5 : 2
		notrhs6 : 2
		tmp_43 : 3
		notlhs7 : 2
		notrhs8 : 2
		tmp_44 : 3
		tmp_45 : 3
		tmp_47 : 3
		max2 : 3
	State 25
		in2_sum9 : 1
		in2_sum9_cast : 2
		gmem_addr_5 : 3
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
		tmp_48 : 1
		tmp_58 : 1
		tmp_50 : 1
		tmp_59 : 1
		notlhs9 : 2
		notrhs1 : 2
		tmp_52 : 3
		notlhs1 : 2
		notrhs2 : 2
		tmp_53 : 3
		tmp_54 : 3
		tmp_56 : 3
	State 35
		tmp_27_cast_cast : 1
		in2_sum1 : 2
		in2_sum1_cast : 3
		gmem_addr_6 : 4
	State 36
	State 37
	State 38
		tmp_5_mid1 : 1
	State 39
	State 40
	State 41
	State 42
	State 43
		tmp_5 : 1
		tmp_21 : 2
		p_lshr_f1 : 2
	State 44
		p_lshr1 : 1
		tmp_23 : 2
		p_neg_t1 : 3
		tmp_6 : 4
		p_lshr1_mid1 : 1
		tmp_33 : 2
		p_neg_t1_mid1 : 3
		tmp_40 : 1
		tmp_6_mid1 : 4
		tmp_6_mid2 : 5
	State 45
		tmp_31 : 1
		tmp_32_cast : 2
		out4_sum : 3
		out4_sum_cast : 4
		gmem_addr_7 : 5
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
		empty : 1
	State 53


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          n_op_fu_506         |    0    |    0    |    38   |
|          |   indvar_flatten_op_fu_512   |    0    |    0    |    71   |
|          |          i_s_fu_526          |    0    |    0    |    38   |
|          |         tmp_25_fu_553        |    0    |    0    |    39   |
|          |         tmp_18_fu_558        |    0    |    0    |    39   |
|          |          j_1_fu_602          |    0    |    0    |    38   |
|          |         tmp_14_fu_641        |    0    |    0    |    39   |
|          |        in2_sum_fu_650        |    0    |    0    |    39   |
|          |         tmp_16_fu_682        |    0    |    0    |    39   |
|          |        in2_sum5_fu_690       |    0    |    0    |    39   |
|    add   |         tmp_20_fu_705        |    0    |    0    |    39   |
|          |         tmp_22_fu_709        |    0    |    0    |    39   |
|          |  indvar_flatten_next1_fu_717 |    0    |    0    |   103   |
|          |        in2_sum6_fu_726       |    0    |    0    |    39   |
|          |        in2_sum7_fu_754       |    0    |    0    |    39   |
|          |        in2_sum8_fu_860       |    0    |    0    |    39   |
|          |        in2_sum9_fu_966       |    0    |    0    |    39   |
|          |       in2_sum1_fu_1072       |    0    |    0    |    39   |
|          |         tmp2_fu_1220         |    0    |    0    |    32   |
|          |        tmp_31_fu_1224        |    0    |    0    |    32   |
|          |       out4_sum_fu_1234       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |         bound_fu_435         |    4    |    0    |    20   |
|          |          grp_fu_447          |    8    |   441   |   256   |
|          |         tmp_24_fu_521        |    4    |    0    |    20   |
|          |         tmp_13_fu_570        |    4    |    0    |    20   |
|    mul   |         tmp_19_fu_665        |    4    |    0    |    20   |
|          |          tmp1_fu_713         |    4    |    0    |    20   |
|          |         tmp_29_fu_741        |    4    |    0    |    20   |
|          |      tmp_5_mid1_fu_1090      |    4    |    0    |    20   |
|          |         tmp_5_fu_1099        |    4    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_1_fu_386         |    0    |    0    |    32   |
|          |          tmp_fu_422          |    0    |    0    |    32   |
|          |       n_cast_mid_fu_483      |    0    |    0    |    31   |
|          |        tmp_mid1_fu_491       |    0    |    0    |    2    |
|          |      n_cast_mid2_fu_498      |    0    |    0    |    31   |
|          |         tmp_28_fu_532        |    0    |    0    |    31   |
|          |         j_mid_fu_563         |    0    |    0    |    31   |
|          |       tmp_8_mid_fu_588       |    0    |    0    |    32   |
|          |       tmp_9_mid_fu_595       |    0    |    0    |    32   |
|          |         p_mid2_fu_607        |    0    |    0    |    31   |
|  select  |       tmp_8_mid2_fu_621      |    0    |    0    |    32   |
|          |       tmp_9_mid2_fu_634      |    0    |    0    |    32   |
|          |       n_mid29_op_fu_669      |    0    |    0    |    31   |
|          |          n_1_fu_675          |    0    |    0    |    31   |
|          |  indvar_flatten_next_fu_745  |    0    |    0    |    64   |
|          |          max1_fu_851         |    0    |    0    |    32   |
|          |          max2_fu_957         |    0    |    0    |    32   |
|          |        tmp_60_fu_1063        |    0    |    0    |    32   |
|          |         tmp_6_fu_1150        |    0    |    0    |    32   |
|          |      tmp_6_mid1_fu_1202      |    0    |    0    |    32   |
|          |      tmp_6_mid2_fu_1210      |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |         p_neg_fu_346         |    0    |    0    |    39   |
|          |        p_neg_t_fu_366        |    0    |    0    |    38   |
|          |         p_neg3_fu_394        |    0    |    0    |    39   |
|    sub   |        p_neg_t5_fu_413       |    0    |    0    |    38   |
|          |        p_neg9_fu_1122        |    0    |    0    |    39   |
|          |       p_neg_t1_fu_1141       |    0    |    0    |    38   |
|          |      p_neg9_mid1_fu_1164     |    0    |    0    |    39   |
|          |     p_neg_t1_mid1_fu_1183    |    0    |    0    |    38   |
|----------|------------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_296          |    0    |    66   |   239   |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_mid_fu_459        |    0    |    0    |    18   |
|          |         tmp_s_fu_468         |    0    |    0    |    18   |
|          |   exitcond_flatten1_fu_473   |    0    |    0    |    50   |
|          |    exitcond_flatten_fu_478   |    0    |    0    |    29   |
|          |         notlhs_fu_803        |    0    |    0    |    11   |
|          |         notrhs_fu_809        |    0    |    0    |    18   |
|          |        notlhs3_fu_821        |    0    |    0    |    11   |
|   icmp   |        notrhs4_fu_827        |    0    |    0    |    18   |
|          |        notlhs5_fu_909        |    0    |    0    |    11   |
|          |        notrhs6_fu_915        |    0    |    0    |    18   |
|          |        notlhs7_fu_927        |    0    |    0    |    11   |
|          |        notrhs8_fu_933        |    0    |    0    |    18   |
|          |        notlhs9_fu_1015       |    0    |    0    |    11   |
|          |        notrhs1_fu_1021       |    0    |    0    |    18   |
|          |        notlhs1_fu_1033       |    0    |    0    |    11   |
|          |        notrhs2_fu_1039       |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_4_mid2_fu_547      |    0    |    0    |    0    |
|          |         tmp_9_fu_582         |    0    |    0    |    0    |
|          |       tmp_9_mid1_fu_628      |    0    |    0    |    0    |
|          |         tmp_34_fu_815        |    0    |    0    |    2    |
|    or    |         tmp_35_fu_833        |    0    |    0    |    2    |
|          |         tmp_43_fu_921        |    0    |    0    |    2    |
|          |         tmp_44_fu_939        |    0    |    0    |    2    |
|          |        tmp_52_fu_1027        |    0    |    0    |    2    |
|          |        tmp_53_fu_1045        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_36_fu_839        |    0    |    0    |    2    |
|          |         tmp_38_fu_845        |    0    |    0    |    2    |
|    and   |         tmp_45_fu_945        |    0    |    0    |    2    |
|          |         tmp_47_fu_951        |    0    |    0    |    2    |
|          |        tmp_54_fu_1051        |    0    |    0    |    2    |
|          |        tmp_56_fu_1057        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |     out_read_read_fu_108     |    0    |    0    |    0    |
|          |      in_read_read_fu_114     |    0    |    0    |    0    |
|          |    ch_in_read_read_fu_120    |    0    |    0    |    0    |
|          |      w_read_read_fu_126      |    0    |    0    |    0    |
|          |      h_read_read_fu_132      |    0    |    0    |    0    |
|   read   |  gmem_addr_read_read_fu_166  |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_171 |    0    |    0    |    0    |
|          | gmem_addr_2_read_read_fu_176 |    0    |    0    |    0    |
|          | gmem_addr_3_read_read_fu_181 |    0    |    0    |    0    |
|          | gmem_addr_4_read_read_fu_200 |    0    |    0    |    0    |
|          | gmem_addr_5_read_read_fu_205 |    0    |    0    |    0    |
|          | gmem_addr_6_read_read_fu_217 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      grp_readreq_fu_138      |    0    |    0    |    0    |
|          |      grp_readreq_fu_145      |    0    |    0    |    0    |
|          |      grp_readreq_fu_152      |    0    |    0    |    0    |
|  readreq |      grp_readreq_fu_159      |    0    |    0    |    0    |
|          |      grp_readreq_fu_186      |    0    |    0    |    0    |
|          |      grp_readreq_fu_193      |    0    |    0    |    0    |
|          |      grp_readreq_fu_210      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_222     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   StgValue_310_write_fu_229  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_2_fu_300         |    0    |    0    |    0    |
|          |         tmp_3_fu_310         |    0    |    0    |    0    |
|          |       p_lshr_f6_fu_328       |    0    |    0    |    0    |
|          |         p_lshr_fu_352        |    0    |    0    |    0    |
|          |        p_lshr_f_fu_372       |    0    |    0    |    0    |
|          |        p_lshr4_fu_399        |    0    |    0    |    0    |
|          |         tmp_26_fu_772        |    0    |    0    |    0    |
|partselect|         tmp_30_fu_789        |    0    |    0    |    0    |
|          |         tmp_39_fu_878        |    0    |    0    |    0    |
|          |         tmp_41_fu_895        |    0    |    0    |    0    |
|          |         tmp_48_fu_984        |    0    |    0    |    0    |
|          |        tmp_50_fu_1001        |    0    |    0    |    0    |
|          |       p_lshr_f1_fu_1112      |    0    |    0    |    0    |
|          |        p_lshr1_fu_1127       |    0    |    0    |    0    |
|          |     p_lshr1_mid1_fu_1169     |    0    |    0    |    0    |
|          |    p_lshr_f1_mid1_fu_1189    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_15_fu_320        |    0    |    0    |    0    |
| bitselect|         tmp_17_fu_338        |    0    |    0    |    0    |
|          |        tmp_21_fu_1104        |    0    |    0    |    0    |
|          |        tmp_32_fu_1157        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_10_fu_362        |    0    |    0    |    0    |
|          |         tmp_11_fu_382        |    0    |    0    |    0    |
|          |         tmp_4_fu_409         |    0    |    0    |    0    |
|          |         tmp_7_fu_419         |    0    |    0    |    0    |
|          |          cast_fu_429         |    0    |    0    |    0    |
|          |         cast1_fu_432         |    0    |    0    |    0    |
|          |         cast2_fu_441         |    0    |    0    |    0    |
|          |         cast3_fu_444         |    0    |    0    |    0    |
|          |       tmp_2_cast_fu_453      |    0    |    0    |    0    |
|   zext   |       tmp_3_cast_fu_456      |    0    |    0    |    0    |
|          |         n_cast_fu_464        |    0    |    0    |    0    |
|          |    n_cast_mid2_cast_fu_518   |    0    |    0    |    0    |
|          |        i_cast_fu_1087        |    0    |    0    |    0    |
|          |      i_cast_mid1_fu_1095     |    0    |    0    |    0    |
|          |        tmp_23_fu_1137        |    0    |    0    |    0    |
|          |        tmp_27_fu_1147        |    0    |    0    |    0    |
|          |        tmp_33_fu_1179        |    0    |    0    |    0    |
|          |        tmp_40_fu_1198        |    0    |    0    |    0    |
|          |      p_mid2_cast_fu_1217     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       tmp_3_mid2_fu_539      |    0    |    0    |    0    |
|bitconcatenate|         tmp_8_fu_574         |    0    |    0    |    0    |
|          |       tmp_8_mid1_fu_613      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_15_cast_fu_646      |    0    |    0    |    0    |
|          |      in2_sum_cast_fu_655     |    0    |    0    |    0    |
|          |      tmp_17_cast_fu_686      |    0    |    0    |    0    |
|          |     in2_sum5_cast_fu_695     |    0    |    0    |    0    |
|          |      tmp_21_cast_fu_723      |    0    |    0    |    0    |
|          |     in2_sum6_cast_fu_731     |    0    |    0    |    0    |
|          |      tmp_23_cast_fu_751      |    0    |    0    |    0    |
|   sext   |     in2_sum7_cast_fu_759     |    0    |    0    |    0    |
|          |     max1_cast_cast_fu_857    |    0    |    0    |    0    |
|          |     in2_sum8_cast_fu_865     |    0    |    0    |    0    |
|          |     max2_cast_cast_fu_963    |    0    |    0    |    0    |
|          |     in2_sum9_cast_fu_971     |    0    |    0    |    0    |
|          |   tmp_27_cast_cast_fu_1068   |    0    |    0    |    0    |
|          |     in2_sum1_cast_fu_1077    |    0    |    0    |    0    |
|          |      tmp_32_cast_fu_1230     |    0    |    0    |    0    |
|          |     out4_sum_cast_fu_1239    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_42_fu_782        |    0    |    0    |    0    |
|          |         tmp_49_fu_799        |    0    |    0    |    0    |
|   trunc  |         tmp_51_fu_888        |    0    |    0    |    0    |
|          |         tmp_57_fu_905        |    0    |    0    |    0    |
|          |         tmp_58_fu_994        |    0    |    0    |    0    |
|          |        tmp_59_fu_1011        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    40   |   507   |   2841  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       bound4_reg_1334       |   96   |
|        bound_reg_1302       |   64   |
|        cast2_reg_1308       |   96   |
|        cast3_reg_1313       |   96   |
|     ch_in_read_reg_1249     |   32   |
|  exitcond_flatten1_reg_1344 |    1   |
|  exitcond_flatten_reg_1348  |    1   |
|  gmem_addr_1_read_reg_1525  |   32   |
|     gmem_addr_1_reg_1469    |   32   |
|  gmem_addr_2_read_reg_1531  |   32   |
|     gmem_addr_2_reg_1497    |   32   |
|  gmem_addr_3_read_reg_1543  |   32   |
|     gmem_addr_3_reg_1513    |   32   |
|  gmem_addr_4_read_reg_1567  |   32   |
|     gmem_addr_4_reg_1549    |   32   |
|  gmem_addr_5_read_reg_1573  |   32   |
|     gmem_addr_5_reg_1561    |   32   |
|  gmem_addr_6_read_reg_1623  |   32   |
|     gmem_addr_6_reg_1584    |   32   |
|     gmem_addr_7_reg_1617    |   32   |
|   gmem_addr_read_reg_1519   |   32   |
|      gmem_addr_reg_1447     |   32   |
|       h_read_reg_1264       |   32   |
|          i_reg_272          |   31   |
|         i_s_reg_1393        |   31   |
|   indvar_flatten1_reg_238   |   96   |
|indvar_flatten_next1_reg_1492|   96   |
| indvar_flatten_next_reg_1508|   64   |
|  indvar_flatten_op_reg_1377 |   64   |
|    indvar_flatten_reg_250   |   64   |
|        j_mid_reg_1413       |   31   |
|          j_reg_284          |   31   |
|        max1_reg_1537        |   32   |
|        max2_reg_1555        |   32   |
|         n_1_reg_1459        |   31   |
|  n_cast_mid2_cast_reg_1382  |   32   |
|     n_cast_mid2_reg_1367    |   31   |
|        n_op_reg_1372        |   31   |
|          n_reg_261          |   31   |
|      p_lshr_f1_reg_1607     |   31   |
|      p_lshr_f6_reg_1285     |   31   |
|       p_mid2_reg_1425       |   31   |
|        tmp1_reg_1487        |   32   |
|       tmp_13_reg_1419       |   32   |
|       tmp_14_reg_1442       |   32   |
|       tmp_15_reg_1280       |    1   |
|       tmp_16_reg_1464       |   32   |
|       tmp_18_reg_1408       |   32   |
|       tmp_19_reg_1453       |   32   |
|        tmp_1_reg_1290       |   32   |
|       tmp_20_reg_1475       |   32   |
|       tmp_21_reg_1602       |    1   |
|       tmp_22_reg_1481       |   32   |
|       tmp_24_reg_1387       |   32   |
|       tmp_25_reg_1403       |   32   |
|       tmp_28_reg_1398       |   31   |
|       tmp_29_reg_1503       |   32   |
|     tmp_2_cast_reg_1318     |   33   |
|        tmp_2_reg_1270       |   30   |
|     tmp_3_cast_reg_1323     |   33   |
|        tmp_3_reg_1275       |   30   |
|       tmp_56_reg_1579       |    1   |
|     tmp_5_mid1_reg_1590     |   32   |
|        tmp_5_reg_1597       |   32   |
|     tmp_6_mid2_reg_1612     |   32   |
|     tmp_8_mid2_reg_1431     |   32   |
|     tmp_9_mid2_reg_1436     |   32   |
|      tmp_mid1_reg_1359      |    1   |
|       tmp_mid_reg_1339      |    1   |
|         tmp_reg_1296        |   32   |
|       w_read_reg_1256       |   32   |
+-----------------------------+--------+
|            Total            |  2489  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|   grp_writeresp_fu_222  |  p0  |   2  |   1  |    2   |
| indvar_flatten1_reg_238 |  p0  |   2  |  96  |   192  ||    9    |
|        i_reg_272        |  p0  |   2  |  31  |   62   ||    9    |
|        j_reg_284        |  p0  |   2  |  31  |   62   ||    9    |
|        grp_fu_296       |  p0  |   3  |  32  |   96   ||    15   |
|        grp_fu_296       |  p1  |   3  |  32  |   96   ||    15   |
|        grp_fu_447       |  p0  |   2  |  64  |   128  ||    9    |
|        grp_fu_447       |  p1  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   702  || 14.2435 ||    75   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |    -   |   507  |  2841  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   75   |
|  Register |    -   |    -   |  2489  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   14   |  2996  |  2916  |
+-----------+--------+--------+--------+--------+
