// Seed: 627683890
module module_0;
  wor id_1;
  assign id_1 = 1 > id_2;
  tri id_3;
  logic [7:0] id_4;
  wire id_5;
  assign id_5 = id_2;
  id_6(
      .id_0(id_3 == ~1)
  );
  assign #1 id_4[1'b0] = id_6;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    inout supply1 id_5,
    input wand id_6
);
  wire id_8;
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.type_11 = 0;
endmodule
