Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Apr 20 04:20:59 2022
| Host         : DESKTOP-1ABTAGV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DINO_control_sets_placed.rpt
| Design       : DINO
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    62 |
|    Minimum number of control sets                        |    62 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   134 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    62 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           25 |
| No           | No                    | Yes                    |             226 |          144 |
| No           | Yes                   | No                     |              62 |           16 |
| Yes          | No                    | No                     |             242 |           71 |
| Yes          | No                    | Yes                    |            1047 |          517 |
| Yes          | Yes                   | No                     |             131 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+-----------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                 Enable Signal                 |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+-----------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  CPU/RegisterFile/reg25/loop1[1].DFF/q_reg_0 |                                               | reset_IBUF                                       |                1 |              1 |         1.00 |
|  processor_clk_BUFG                          |                                               |                                                  |                1 |              1 |         1.00 |
| ~processor_clk_BUFG                          | CPU/CPU/my_dx/loop1[30].dffe_ir/p_2_in        | CPU/CPU/execute_stage/multdiv1/div/multdiv_ready |                1 |              1 |         1.00 |
|  CPU/RegisterFile/reg25/loop1[0].DFF/q_reg_0 |                                               | reset_IBUF                                       |                1 |              2 |         2.00 |
|  CPU/RegisterFile/reg25/loop1[0].DFF/q_reg_0 |                                               |                                                  |                2 |              3 |         1.50 |
|  CPU/RegisterFile/reg25/loop1[1].DFF/q_reg_0 |                                               |                                                  |                1 |              3 |         3.00 |
|  Score_Display/refresh/CLK                   |                                               |                                                  |                3 |              3 |         1.00 |
|  q0_reg[3]_i_4_n_0                           | Score_Display/BCD_counter/q1                  | Score_Display/BCD_counter/q1[3]_i_1_n_0          |                1 |              4 |         4.00 |
|  q0_reg[3]_i_4_n_0                           | Score_Display/BCD_counter/q4                  | Score_Display/BCD_counter/q4[3]_i_1_n_0          |                1 |              4 |         4.00 |
|  processor_clk_BUFG                          |                                               | reset_IBUF                                       |                4 |              4 |         1.00 |
|  q0_reg[3]_i_4_n_0                           | Score_Display/BCD_counter/q6                  | Score_Display/BCD_counter/q6[3]_i_1_n_0          |                1 |              4 |         4.00 |
|  q0_reg[3]_i_4_n_0                           | Score_Display/BCD_counter/q2                  | Score_Display/BCD_counter/q2[3]_i_1_n_0          |                1 |              4 |         4.00 |
|  q0_reg[3]_i_4_n_0                           | Score_Display/BCD_counter/q5                  | Score_Display/BCD_counter/q5[3]_i_1_n_0          |                1 |              4 |         4.00 |
|  q0_reg[3]_i_4_n_0                           | Score_Display/BCD_counter/q7                  | Score_Display/BCD_counter/q7[3]_i_1_n_0          |                2 |              4 |         2.00 |
|  q0_reg[3]_i_4_n_0                           | Score_Display/BCD_counter/q3                  | Score_Display/BCD_counter/q3[3]_i_1_n_0          |                1 |              4 |         4.00 |
|  q0_reg[3]_i_4_n_0                           | CPU/RegisterFile/reg28/loop1[1].DFF/E[0]      | Score_Display/BCD_counter/q0[3]_i_1_n_0          |                1 |              4 |         4.00 |
| ~processor_clk_BUFG                          | CPU/CPU/execute_stage/multdiv1/mult/busy1_out | CPU/CPU/my_dx/loop1[3].dffe_ir/busy_reg_0[0]     |                2 |              6 |         3.00 |
|  display_control/clk25                       |                                               | reset_IBUF                                       |                4 |             10 |         2.50 |
|  display_control/clk25                       | display_control/Display/vPos                  | reset_IBUF                                       |                5 |             10 |         2.00 |
| ~processor_clk_BUFG                          |                                               |                                                  |                6 |             13 |         2.17 |
|  clk_IBUF_BUFG                               |                                               |                                                  |               12 |             15 |         1.25 |
|  clk_IBUF_BUFG                               |                                               | Score_Display/refresh/divided_clk                |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                               |                                               | Score_Display/update/divided_clk                 |                8 |             31 |         3.88 |
| ~processor_clk_BUFG                          | CPU/CPU/my_dx/loop1[30].dffe_ir/busy_reg      | CPU/CPU/my_pw/loop1[1].dffe_b/SR[0]              |                7 |             31 |         4.43 |
| ~processor_clk_BUFG                          | CPU/CPU/my_dx/loop1[3].dffe_ir/q_reg_6        | CPU/CPU/my_dx/loop1[3].dffe_ir/q_reg_4           |               11 |             31 |         2.82 |
| ~processor_clk_BUFG                          | CPU/CPU/P[32]_i_1_n_0                         | CPU/CPU/my_dx/loop1[30].dffe_ir/q_reg_2          |               11 |             31 |         2.82 |
|  processor_clk_BUFG                          | CPU/CPU/my_dx/loop1[30].dffe_ir/en0           | reset_IBUF                                       |               21 |             32 |         1.52 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[2]       | reset_IBUF                                       |               27 |             32 |         1.19 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[5]       | reset_IBUF                                       |               13 |             32 |         2.46 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[0]       | reset_IBUF                                       |               15 |             32 |         2.13 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[1]       | reset_IBUF                                       |                9 |             32 |         3.56 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[7]       | reset_IBUF                                       |               13 |             32 |         2.46 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[26]      | reset_IBUF                                       |               11 |             32 |         2.91 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[25]      | reset_IBUF                                       |               16 |             32 |         2.00 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[14]      | reset_IBUF                                       |               16 |             32 |         2.00 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[20]      | reset_IBUF                                       |               15 |             32 |         2.13 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[17]      | reset_IBUF                                       |               12 |             32 |         2.67 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[18]      | reset_IBUF                                       |               13 |             32 |         2.46 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[22]      | reset_IBUF                                       |               24 |             32 |         1.33 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[9]       | reset_IBUF                                       |               23 |             32 |         1.39 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[21]      | reset_IBUF                                       |               12 |             32 |         2.67 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[6]       | reset_IBUF                                       |                8 |             32 |         4.00 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[12]      | reset_IBUF                                       |                9 |             32 |         3.56 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[19]      | reset_IBUF                                       |               21 |             32 |         1.52 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[10]      | reset_IBUF                                       |               17 |             32 |         1.88 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[8]       | reset_IBUF                                       |               14 |             32 |         2.29 |
| ~processor_clk_BUFG                          | CPU/CPU/my_dx/loop1[30].dffe_ir/busy_reg      |                                                  |                8 |             32 |         4.00 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[4]       | reset_IBUF                                       |               14 |             32 |         2.29 |
| ~processor_clk_BUFG                          | CPU/CPU/my_dx/loop1[3].dffe_ir/q_reg_6        |                                                  |                9 |             32 |         3.56 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[3]       | reset_IBUF                                       |               28 |             32 |         1.14 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[11]      | reset_IBUF                                       |               13 |             32 |         2.46 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[15]      | reset_IBUF                                       |               15 |             32 |         2.13 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[16]      | reset_IBUF                                       |               13 |             32 |         2.46 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[24]      | reset_IBUF                                       |               13 |             32 |         2.46 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[13]      | reset_IBUF                                       |               13 |             32 |         2.46 |
|  processor_clk_BUFG                          | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[23]      | reset_IBUF                                       |               21 |             33 |         1.57 |
| ~processor_clk_BUFG                          | CPU/CPU/P[32]_i_1_n_0                         |                                                  |               13 |             33 |         2.54 |
| ~processor_clk_BUFG                          | CPU/CPU/my_dx/loop1[30].dffe_ir/en0           | reset_IBUF                                       |               28 |             61 |         2.18 |
| ~processor_clk_BUFG                          | CPU/CPU/my_dx/loop1[3].dffe_ir/E[0]           |                                                  |               16 |             64 |         4.00 |
|  processor_clk_BUFG                          | CPU/CPU/my_dx/loop1[30].dffe_ir/p_2_in        | reset_IBUF                                       |               44 |             78 |         1.77 |
| ~processor_clk_BUFG                          | CPU/CPU/my_dx/loop1[30].dffe_ir/q_reg_2       |                                                  |               25 |             81 |         3.24 |
| ~processor_clk_BUFG                          |                                               | reset_IBUF                                       |              134 |            209 |         1.56 |
+----------------------------------------------+-----------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


