//Monica
// 14 november 2007
//invalid test --- set_vc_capture_edge_type had both parameters (rise and fall)

csl_unit dut{
csl_port stim_in(input), stim_v(input),exp_out(output), exp_v(output);
csl_port clk(input);
dut(){
clk.set_attr(clock);}
};
csl_vector stim_vec{
stim_vec(){
set_unit_name(dut);
set_direction(input);
set_vc_capture_edge_type(rise | fall);  //error, wrong parameter 
}
};
csl_vector exp_vec{
exp_vec(){
set_unit_name(dut);
set_direction(output);
}
};
csl_testbench tb{
csl_signal clk(reg);
dut dut_1(.clk(clk));
tb(){
clk.set_attr(clock);
add_logic(clock,clk,100,ps);
}
};
