
Ford_360_Lighting_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000034  00800100  00002050  000020e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002050  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000152  00800134  00800134  00002118  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002118  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00002148  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000470  00000000  00000000  00002184  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000458d  00000000  00000000  000025f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001e37  00000000  00000000  00006b81  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002620  00000000  00000000  000089b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000b7c  00000000  00000000  0000afd8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000012f4  00000000  00000000  0000bb54  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000287e  00000000  00000000  0000ce48  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000348  00000000  00000000  0000f6c6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 6c 00 	jmp	0xd8	; 0xd8 <__ctors_end>
       4:	0c 94 ad 04 	jmp	0x95a	; 0x95a <__vector_1>
       8:	0c 94 89 00 	jmp	0x112	; 0x112 <__bad_interrupt>
       c:	0c 94 c7 01 	jmp	0x38e	; 0x38e <__vector_3>
      10:	0c 94 f6 01 	jmp	0x3ec	; 0x3ec <__vector_4>
      14:	0c 94 89 00 	jmp	0x112	; 0x112 <__bad_interrupt>
      18:	0c 94 89 00 	jmp	0x112	; 0x112 <__bad_interrupt>
      1c:	0c 94 89 00 	jmp	0x112	; 0x112 <__bad_interrupt>
      20:	0c 94 89 00 	jmp	0x112	; 0x112 <__bad_interrupt>
      24:	0c 94 73 01 	jmp	0x2e6	; 0x2e6 <__vector_9>
      28:	0c 94 0f 0d 	jmp	0x1a1e	; 0x1a1e <__vector_10>
      2c:	0c 94 89 00 	jmp	0x112	; 0x112 <__bad_interrupt>
      30:	0c 94 3c 09 	jmp	0x1278	; 0x1278 <__vector_12>
      34:	0c 94 cf 09 	jmp	0x139e	; 0x139e <__vector_13>
      38:	0c 94 33 0b 	jmp	0x1666	; 0x1666 <__vector_14>
      3c:	0c 94 a4 00 	jmp	0x148	; 0x148 <__vector_15>
      40:	0c 94 73 03 	jmp	0x6e6	; 0x6e6 <__vector_16>
      44:	0c 94 89 00 	jmp	0x112	; 0x112 <__bad_interrupt>
      48:	0c 94 89 00 	jmp	0x112	; 0x112 <__bad_interrupt>
      4c:	0c 94 89 00 	jmp	0x112	; 0x112 <__bad_interrupt>

00000050 <__trampolines_end>:
      50:	18 00       	.word	0x0018	; ????
      52:	d0 ff       	sbrs	r29, 0
      54:	00 00       	nop
      56:	0e 01       	movw	r0, r28
      58:	dc 05       	cpc	r29, r12
      5a:	dc 05       	cpc	r29, r12
      5c:	1e 00       	.word	0x001e	; ????
      5e:	01 18       	sub	r0, r1
      60:	00 eb       	ldi	r16, 0xB0	; 176
      62:	ff 00       	.word	0x00ff	; ????
      64:	00 b4       	in	r0, 0x20	; 32
      66:	00 ca       	rjmp	.-3072   	; 0xfffff468 <__eeprom_end+0xff7ef468>
      68:	08 58       	subi	r16, 0x88	; 136
      6a:	02 1e       	adc	r0, r18
      6c:	00 01       	movw	r0, r0
      6e:	18 00       	.word	0x0018	; ????
      70:	01 00       	.word	0x0001	; ????
      72:	00 00       	nop
      74:	b4 00       	.word	0x00b4	; ????
      76:	ca 08       	sbc	r12, r10
      78:	58 02       	muls	r21, r24
      7a:	1e 00       	.word	0x001e	; ????
      7c:	01 18       	sub	r0, r1
      7e:	00 1d       	adc	r16, r0
      80:	00 00       	nop
      82:	00 b4       	in	r0, 0x20	; 32
      84:	00 ca       	rjmp	.-3072   	; 0xfffff486 <__eeprom_end+0xff7ef486>
      86:	08 58       	subi	r16, 0x88	; 136
      88:	02 1e       	adc	r0, r18
      8a:	00 01       	movw	r0, r0
      8c:	00 00       	nop
      8e:	01 00       	.word	0x0001	; ????
      90:	5a 00       	.word	0x005a	; ????
      92:	0e 01       	movw	r0, r28
      94:	ca 08       	sbc	r12, r10
      96:	58 02       	muls	r21, r24
      98:	1e 00       	.word	0x001e	; ????
      9a:	01 e8       	ldi	r16, 0x81	; 129
      9c:	ff 1d       	adc	r31, r15
      9e:	00 b4       	in	r0, 0x20	; 32
      a0:	00 00       	nop
      a2:	00 ca       	rjmp	.-3072   	; 0xfffff4a4 <__eeprom_end+0xff7ef4a4>
      a4:	08 58       	subi	r16, 0x88	; 136
      a6:	02 1e       	adc	r0, r18
      a8:	00 01       	movw	r0, r0
      aa:	e8 ff       	.word	0xffe8	; ????
      ac:	01 00       	.word	0x0001	; ????
      ae:	b4 00       	.word	0x00b4	; ????
      b0:	00 00       	nop
      b2:	ca 08       	sbc	r12, r10
      b4:	58 02       	muls	r21, r24
      b6:	1e 00       	.word	0x001e	; ????
      b8:	01 e8       	ldi	r16, 0x81	; 129
      ba:	ff eb       	ldi	r31, 0xBF	; 191
      bc:	ff b4       	in	r15, 0x2f	; 47
      be:	00 00       	nop
      c0:	00 ca       	rjmp	.-3072   	; 0xfffff4c2 <__eeprom_end+0xff7ef4c2>
      c2:	08 58       	subi	r16, 0x88	; 136
      c4:	02 1e       	adc	r0, r18
      c6:	00 01       	movw	r0, r0
      c8:	e8 ff       	.word	0xffe8	; ????
      ca:	d0 ff       	sbrs	r29, 0
      cc:	5a 00       	.word	0x005a	; ????
      ce:	00 00       	nop
      d0:	dc 05       	cpc	r29, r12
      d2:	dc 05       	cpc	r29, r12
      d4:	1e 00       	.word	0x001e	; ????
      d6:	01 00       	.word	0x0001	; ????

000000d8 <__ctors_end>:
      d8:	11 24       	eor	r1, r1
      da:	1f be       	out	0x3f, r1	; 63
      dc:	cf ef       	ldi	r28, 0xFF	; 255
      de:	d2 e0       	ldi	r29, 0x02	; 2
      e0:	de bf       	out	0x3e, r29	; 62
      e2:	cd bf       	out	0x3d, r28	; 61

000000e4 <__do_copy_data>:
      e4:	11 e0       	ldi	r17, 0x01	; 1
      e6:	a0 e0       	ldi	r26, 0x00	; 0
      e8:	b1 e0       	ldi	r27, 0x01	; 1
      ea:	e0 e5       	ldi	r30, 0x50	; 80
      ec:	f0 e2       	ldi	r31, 0x20	; 32
      ee:	02 c0       	rjmp	.+4      	; 0xf4 <__do_copy_data+0x10>
      f0:	05 90       	lpm	r0, Z+
      f2:	0d 92       	st	X+, r0
      f4:	a4 33       	cpi	r26, 0x34	; 52
      f6:	b1 07       	cpc	r27, r17
      f8:	d9 f7       	brne	.-10     	; 0xf0 <__do_copy_data+0xc>

000000fa <__do_clear_bss>:
      fa:	22 e0       	ldi	r18, 0x02	; 2
      fc:	a4 e3       	ldi	r26, 0x34	; 52
      fe:	b1 e0       	ldi	r27, 0x01	; 1
     100:	01 c0       	rjmp	.+2      	; 0x104 <.do_clear_bss_start>

00000102 <.do_clear_bss_loop>:
     102:	1d 92       	st	X+, r1

00000104 <.do_clear_bss_start>:
     104:	a6 38       	cpi	r26, 0x86	; 134
     106:	b2 07       	cpc	r27, r18
     108:	e1 f7       	brne	.-8      	; 0x102 <.do_clear_bss_loop>
     10a:	0e 94 1c 08 	call	0x1038	; 0x1038 <main>
     10e:	0c 94 26 10 	jmp	0x204c	; 0x204c <_exit>

00000112 <__bad_interrupt>:
     112:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000116 <Init_ADC_Module>:

****************************************************************************/
void Start_ADC_Measurement(void)
{
    // Writing this bit kicks off the ADC measurement
    ADCSRA |= (1<<ADSC);
     116:	ec e7       	ldi	r30, 0x7C	; 124
     118:	f0 e0       	ldi	r31, 0x00	; 0
     11a:	80 81       	ld	r24, Z
     11c:	8f 7b       	andi	r24, 0xBF	; 191
     11e:	80 83       	st	Z, r24
     120:	a7 e7       	ldi	r26, 0x77	; 119
     122:	b0 e0       	ldi	r27, 0x00	; 0
     124:	8c 91       	ld	r24, X
     126:	8b 7f       	andi	r24, 0xFB	; 251
     128:	8c 93       	st	X, r24
     12a:	80 81       	ld	r24, Z
     12c:	88 60       	ori	r24, 0x08	; 8
     12e:	80 83       	st	Z, r24
     130:	80 81       	ld	r24, Z
     132:	88 7f       	andi	r24, 0xF8	; 248
     134:	80 83       	st	Z, r24
     136:	ea e7       	ldi	r30, 0x7A	; 122
     138:	f0 e0       	ldi	r31, 0x00	; 0
     13a:	80 81       	ld	r24, Z
     13c:	88 68       	ori	r24, 0x88	; 136
     13e:	80 83       	st	Z, r24
     140:	80 81       	ld	r24, Z
     142:	88 7f       	andi	r24, 0xF8	; 248
     144:	80 83       	st	Z, r24
     146:	08 95       	ret

00000148 <__vector_15>:
    Description
        Handles ADC specific interrupts

****************************************************************************/
ISR(ADC_vect)
{
     148:	1f 92       	push	r1
     14a:	0f 92       	push	r0
     14c:	0f b6       	in	r0, 0x3f	; 63
     14e:	0f 92       	push	r0
     150:	11 24       	eor	r1, r1
     152:	8f 93       	push	r24
     154:	9f 93       	push	r25
     156:	ef 93       	push	r30
     158:	ff 93       	push	r31
    // Clear ADC Interrupt Flag
    ADCSRA |= (1<<ADIF);
     15a:	ea e7       	ldi	r30, 0x7A	; 122
     15c:	f0 e0       	ldi	r31, 0x00	; 0
     15e:	80 81       	ld	r24, Z
     160:	80 61       	ori	r24, 0x10	; 16
     162:	80 83       	st	Z, r24
    // Get ADC from 2, 8-bit regs,
    //      no need for atomic because we are
    //      in an ISR which is technically an
    //      atomic section
    Last_ADC_Value = ADC;
     164:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__EEPROM_REGION_LENGTH__+0x7f0078>
     168:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__EEPROM_REGION_LENGTH__+0x7f0079>
     16c:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
     170:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
}
     174:	ff 91       	pop	r31
     176:	ef 91       	pop	r30
     178:	9f 91       	pop	r25
     17a:	8f 91       	pop	r24
     17c:	0f 90       	pop	r0
     17e:	0f be       	out	0x3f, r0	; 63
     180:	0f 90       	pop	r0
     182:	1f 90       	pop	r1
     184:	18 95       	reti

00000186 <stop_signal>:

****************************************************************************/
void Release_Analog_Servo(void)
{
    // Stop signal
    stop_signal(NON_EVENT);
     186:	60 e0       	ldi	r22, 0x00	; 0
     188:	81 e0       	ldi	r24, 0x01	; 1
     18a:	0e 94 0d 0a 	call	0x141a	; 0x141a <Set_PWM_Duty_Cycle>
     18e:	08 95       	ret

00000190 <Init_Analog_Servo_Driver>:
     190:	60 e0       	ldi	r22, 0x00	; 0
     192:	70 e0       	ldi	r23, 0x00	; 0
     194:	cb 01       	movw	r24, r22
     196:	0e 94 c3 00 	call	0x186	; 0x186 <stop_signal>
     19a:	e3 e8       	ldi	r30, 0x83	; 131
     19c:	f0 e0       	ldi	r31, 0x00	; 0
     19e:	80 81       	ld	r24, Z
     1a0:	8f 7d       	andi	r24, 0xDF	; 223
     1a2:	80 83       	st	Z, r24
     1a4:	2b 98       	cbi	0x05, 3	; 5
     1a6:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <__data_end>
     1aa:	ef e6       	ldi	r30, 0x6F	; 111
     1ac:	f0 e0       	ldi	r31, 0x00	; 0
     1ae:	80 81       	ld	r24, Z
     1b0:	81 60       	ori	r24, 0x01	; 1
     1b2:	80 83       	st	Z, r24
     1b4:	63 ec       	ldi	r22, 0xC3	; 195
     1b6:	70 e0       	ldi	r23, 0x00	; 0
     1b8:	85 e3       	ldi	r24, 0x35	; 53
     1ba:	91 e0       	ldi	r25, 0x01	; 1
     1bc:	0e 94 57 0c 	call	0x18ae	; 0x18ae <Register_Timer>
     1c0:	08 95       	ret

000001c2 <Hold_Analog_Servo_Position>:
     1c2:	0f 93       	push	r16
     1c4:	1f 93       	push	r17
     1c6:	cf 93       	push	r28
     1c8:	df 93       	push	r29
     1ca:	8f 3f       	cpi	r24, 0xFF	; 255
     1cc:	0f ef       	ldi	r16, 0xFF	; 255
     1ce:	90 07       	cpc	r25, r16
     1d0:	09 f4       	brne	.+2      	; 0x1d4 <Hold_Analog_Servo_Position+0x12>
     1d2:	64 c0       	rjmp	.+200    	; 0x29c <Hold_Analog_Servo_Position+0xda>
     1d4:	ec 01       	movw	r28, r24
     1d6:	85 e3       	ldi	r24, 0x35	; 53
     1d8:	91 e0       	ldi	r25, 0x01	; 1
     1da:	0e 94 e5 0c 	call	0x19ca	; 0x19ca <Stop_Timer>
     1de:	ce 01       	movw	r24, r28
     1e0:	a0 e0       	ldi	r26, 0x00	; 0
     1e2:	b0 e0       	ldi	r27, 0x00	; 0
     1e4:	ac 01       	movw	r20, r24
     1e6:	bd 01       	movw	r22, r26
     1e8:	44 0f       	add	r20, r20
     1ea:	55 1f       	adc	r21, r21
     1ec:	66 1f       	adc	r22, r22
     1ee:	77 1f       	adc	r23, r23
     1f0:	44 0f       	add	r20, r20
     1f2:	55 1f       	adc	r21, r21
     1f4:	66 1f       	adc	r22, r22
     1f6:	77 1f       	adc	r23, r23
     1f8:	44 0f       	add	r20, r20
     1fa:	55 1f       	adc	r21, r21
     1fc:	66 1f       	adc	r22, r22
     1fe:	77 1f       	adc	r23, r23
     200:	8a 01       	movw	r16, r20
     202:	9b 01       	movw	r18, r22
     204:	00 0f       	add	r16, r16
     206:	11 1f       	adc	r17, r17
     208:	22 1f       	adc	r18, r18
     20a:	33 1f       	adc	r19, r19
     20c:	00 0f       	add	r16, r16
     20e:	11 1f       	adc	r17, r17
     210:	22 1f       	adc	r18, r18
     212:	33 1f       	adc	r19, r19
     214:	40 0f       	add	r20, r16
     216:	51 1f       	adc	r21, r17
     218:	62 1f       	adc	r22, r18
     21a:	73 1f       	adc	r23, r19
     21c:	8a 01       	movw	r16, r20
     21e:	9b 01       	movw	r18, r22
     220:	00 0f       	add	r16, r16
     222:	11 1f       	adc	r17, r17
     224:	22 1f       	adc	r18, r18
     226:	33 1f       	adc	r19, r19
     228:	00 0f       	add	r16, r16
     22a:	11 1f       	adc	r17, r17
     22c:	22 1f       	adc	r18, r18
     22e:	33 1f       	adc	r19, r19
     230:	40 0f       	add	r20, r16
     232:	51 1f       	adc	r21, r17
     234:	62 1f       	adc	r22, r18
     236:	73 1f       	adc	r23, r19
     238:	8a 01       	movw	r16, r20
     23a:	9b 01       	movw	r18, r22
     23c:	00 0f       	add	r16, r16
     23e:	11 1f       	adc	r17, r17
     240:	22 1f       	adc	r18, r18
     242:	33 1f       	adc	r19, r19
     244:	00 0f       	add	r16, r16
     246:	11 1f       	adc	r17, r17
     248:	22 1f       	adc	r18, r18
     24a:	33 1f       	adc	r19, r19
     24c:	40 0f       	add	r20, r16
     24e:	51 1f       	adc	r21, r17
     250:	62 1f       	adc	r22, r18
     252:	73 1f       	adc	r23, r19
     254:	8a 01       	movw	r16, r20
     256:	9b 01       	movw	r18, r22
     258:	00 0f       	add	r16, r16
     25a:	11 1f       	adc	r17, r17
     25c:	22 1f       	adc	r18, r18
     25e:	33 1f       	adc	r19, r19
     260:	00 0f       	add	r16, r16
     262:	11 1f       	adc	r17, r17
     264:	22 1f       	adc	r18, r18
     266:	33 1f       	adc	r19, r19
     268:	40 0f       	add	r20, r16
     26a:	51 1f       	adc	r21, r17
     26c:	62 1f       	adc	r22, r18
     26e:	73 1f       	adc	r23, r19
     270:	8a 01       	movw	r16, r20
     272:	9b 01       	movw	r18, r22
     274:	08 1b       	sub	r16, r24
     276:	19 0b       	sbc	r17, r25
     278:	2a 0b       	sbc	r18, r26
     27a:	3b 0b       	sbc	r19, r27
     27c:	c9 01       	movw	r24, r18
     27e:	b8 01       	movw	r22, r16
     280:	28 e8       	ldi	r18, 0x88	; 136
     282:	33 e1       	ldi	r19, 0x13	; 19
     284:	40 e0       	ldi	r20, 0x00	; 0
     286:	50 e0       	ldi	r21, 0x00	; 0
     288:	0e 94 76 0f 	call	0x1eec	; 0x1eec <__udivmodsi4>
     28c:	87 e8       	ldi	r24, 0x87	; 135
     28e:	93 e1       	ldi	r25, 0x13	; 19
     290:	82 1b       	sub	r24, r18
     292:	93 0b       	sbc	r25, r19
     294:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
     298:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
     29c:	df 91       	pop	r29
     29e:	cf 91       	pop	r28
     2a0:	1f 91       	pop	r17
     2a2:	0f 91       	pop	r16
     2a4:	08 95       	ret

000002a6 <Is_Servo_Position_Valid>:
        Determines if position requested is a valid position,
            based on the slave parameters

****************************************************************************/
bool Is_Servo_Position_Valid(const slave_parameters_t * p_slave_params, position_data_t requested_position)
{
     2a6:	fc 01       	movw	r30, r24
    // If requested position is servo stay, the position is immediately invalid
    if (SERVO_STAY == requested_position) return false;
     2a8:	6f 3f       	cpi	r22, 0xFF	; 255
     2aa:	8f ef       	ldi	r24, 0xFF	; 255
     2ac:	78 07       	cpc	r23, r24
     2ae:	a9 f0       	breq	.+42     	; 0x2da <Is_Servo_Position_Valid+0x34>

    // If the requested position is greater than both the max and min,
    // or less than the max and min, then the position is invalid
    if  (   (p_slave_params->position_max < requested_position)
     2b0:	82 85       	ldd	r24, Z+10	; 0x0a
     2b2:	93 85       	ldd	r25, Z+11	; 0x0b
     2b4:	86 17       	cp	r24, r22
     2b6:	97 07       	cpc	r25, r23
     2b8:	28 f4       	brcc	.+10     	; 0x2c4 <Is_Servo_Position_Valid+0x1e>
            &&
     2ba:	20 85       	ldd	r18, Z+8	; 0x08
     2bc:	31 85       	ldd	r19, Z+9	; 0x09
     2be:	26 17       	cp	r18, r22
     2c0:	37 07       	cpc	r19, r23
     2c2:	68 f0       	brcs	.+26     	; 0x2de <Is_Servo_Position_Valid+0x38>
            (p_slave_params->position_min < requested_position)
        )
    {
        return false;
    }
    else if (   (p_slave_params->position_max > requested_position)
     2c4:	68 17       	cp	r22, r24
     2c6:	79 07       	cpc	r23, r25
     2c8:	60 f4       	brcc	.+24     	; 0x2e2 <Is_Servo_Position_Valid+0x3c>
                &&
     2ca:	81 e0       	ldi	r24, 0x01	; 1
     2cc:	20 85       	ldd	r18, Z+8	; 0x08
     2ce:	31 85       	ldd	r19, Z+9	; 0x09
     2d0:	62 17       	cp	r22, r18
     2d2:	73 07       	cpc	r23, r19
     2d4:	38 f4       	brcc	.+14     	; 0x2e4 <Is_Servo_Position_Valid+0x3e>
     2d6:	80 e0       	ldi	r24, 0x00	; 0
     2d8:	08 95       	ret

****************************************************************************/
bool Is_Servo_Position_Valid(const slave_parameters_t * p_slave_params, position_data_t requested_position)
{
    // If requested position is servo stay, the position is immediately invalid
    if (SERVO_STAY == requested_position) return false;
     2da:	80 e0       	ldi	r24, 0x00	; 0
     2dc:	08 95       	ret
    if  (   (p_slave_params->position_max < requested_position)
            &&
            (p_slave_params->position_min < requested_position)
        )
    {
        return false;
     2de:	80 e0       	ldi	r24, 0x00	; 0
     2e0:	08 95       	ret
    {
        return false;
    }
    else
    {
        return true;
     2e2:	81 e0       	ldi	r24, 0x01	; 1
    }
}
     2e4:	08 95       	ret

000002e6 <__vector_9>:
        -       TOP Interrupt
        3       Do nothing

****************************************************************************/
ISR(TIMER1_OVF_vect)
{
     2e6:	1f 92       	push	r1
     2e8:	0f 92       	push	r0
     2ea:	0f b6       	in	r0, 0x3f	; 63
     2ec:	0f 92       	push	r0
     2ee:	11 24       	eor	r1, r1
     2f0:	8f 93       	push	r24
     2f2:	ef 93       	push	r30
     2f4:	ff 93       	push	r31
    // Switch for fastest execution time
    switch (Step)
     2f6:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <__data_end>
     2fa:	88 23       	and	r24, r24
     2fc:	19 f0       	breq	.+6      	; 0x304 <__stack+0x5>
     2fe:	81 30       	cpi	r24, 0x01	; 1
     300:	39 f0       	breq	.+14     	; 0x310 <__stack+0x11>
     302:	0c c0       	rjmp	.+24     	; 0x31c <__stack+0x1d>
    {
        case STEP0:
            // Enable PWM out on the analog servo drive pin
            TCCR1D |= (1<<ANALOG_SERVO_PWM_EN);
     304:	e3 e8       	ldi	r30, 0x83	; 131
     306:	f0 e0       	ldi	r31, 0x00	; 0
     308:	80 81       	ld	r24, Z
     30a:	80 62       	ori	r24, 0x20	; 32
     30c:	80 83       	st	Z, r24
            break;
     30e:	06 c0       	rjmp	.+12     	; 0x31c <__stack+0x1d>

        case STEP1:
            // Disable PWM out on the analog servo drive pin
            TCCR1D &= ~(1<<ANALOG_SERVO_PWM_EN);
     310:	e3 e8       	ldi	r30, 0x83	; 131
     312:	f0 e0       	ldi	r31, 0x00	; 0
     314:	80 81       	ld	r24, Z
     316:	8f 7d       	andi	r24, 0xDF	; 223
     318:	80 83       	st	Z, r24
            // Drive line low (This order is okay because at TOP
            //  the line should be low, this also seems to have
            //  less jitter based on o'scope-ing)
            ANALOG_SERVO_DRV_PORT &= ~(1<<ANALOG_SERVO_DRV_PIN);
     31a:	2b 98       	cbi	0x05, 3	; 5
        default:
            break;
    }

    // Increment step number for next TOP interrupt
    Step++;
     31c:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <__data_end>
     320:	8f 5f       	subi	r24, 0xFF	; 255
    Step &= STEP_BITS_XOR_MASK;
     322:	83 70       	andi	r24, 0x03	; 3
     324:	80 93 34 01 	sts	0x0134, r24	; 0x800134 <__data_end>
}
     328:	ff 91       	pop	r31
     32a:	ef 91       	pop	r30
     32c:	8f 91       	pop	r24
     32e:	0f 90       	pop	r0
     330:	0f be       	out	0x3f, r0	; 63
     332:	0f 90       	pop	r0
     334:	1f 90       	pop	r1
     336:	18 95       	reti

00000338 <Init_Buttons>:
    PCMSK1 |= (1<<PINB7);
    DDRB &= ~(1<<PINB7);
    #endif

    // Sample current state of pins
    Current_Port_A_State = PINA;
     338:	90 b1       	in	r25, 0x00	; 0
     33a:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <Current_Port_A_State>
    Current_Port_B_State = PINB;
     33e:	83 b1       	in	r24, 0x03	; 3
     340:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <Current_Port_B_State>

    // Save current pin state as last pin state
    Last_Port_A_State = Current_Port_A_State;
     344:	90 93 3c 01 	sts	0x013C, r25	; 0x80013c <Last_Port_A_State>
    Last_Port_B_State = Current_Port_B_State;
     348:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <Last_Port_B_State>

    // Register our debounce timer
    Register_Timer(&Debounce_Timer, Post_Event);
     34c:	68 ee       	ldi	r22, 0xE8	; 232
     34e:	73 e0       	ldi	r23, 0x03	; 3
     350:	82 e0       	ldi	r24, 0x02	; 2
     352:	91 e0       	ldi	r25, 0x01	; 1
     354:	0e 94 57 0c 	call	0x18ae	; 0x18ae <Register_Timer>

    // Enable the pin change interrupts for both ports
    PCICR |= ((1<<PCIE1)|(1<<PCIE0));
     358:	e8 e6       	ldi	r30, 0x68	; 104
     35a:	f0 e0       	ldi	r31, 0x00	; 0
     35c:	80 81       	ld	r24, Z
     35e:	83 60       	ori	r24, 0x03	; 3
     360:	80 83       	st	Z, r24
     362:	08 95       	ret

00000364 <Run_Buttons>:
        This function runs events related to the buttons.

****************************************************************************/
void Run_Buttons(uint32_t event)
{
    switch (event)
     364:	61 15       	cp	r22, r1
     366:	70 42       	sbci	r23, 0x20	; 32
     368:	81 05       	cpc	r24, r1
     36a:	91 05       	cpc	r25, r1
     36c:	79 f4       	brne	.+30     	; 0x38c <Run_Buttons+0x28>
    {
        case EVT_BTN_DEBOUNCE_TIMEOUT:
            // The debounce period has ended.

            // Sample the pins
            Current_Port_A_State = PINA;
     36e:	90 b1       	in	r25, 0x00	; 0
     370:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <Current_Port_A_State>
            Current_Port_B_State = PINB;
     374:	83 b1       	in	r24, 0x03	; 3
     376:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <Current_Port_B_State>

            // Check for differences, and post events for them
            handle_btn_evts();

            // Save current pin state as last pin state
            Last_Port_A_State = Current_Port_A_State;
     37a:	90 93 3c 01 	sts	0x013C, r25	; 0x80013c <Last_Port_A_State>
            Last_Port_B_State = Current_Port_B_State;
     37e:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <Last_Port_B_State>

            // Re-enable pin change interrupts for port A and port B
            PCICR |= ((1<<PCIE1)|(1<<PCIE0));
     382:	e8 e6       	ldi	r30, 0x68	; 104
     384:	f0 e0       	ldi	r31, 0x00	; 0
     386:	80 81       	ld	r24, Z
     388:	83 60       	ori	r24, 0x03	; 3
     38a:	80 83       	st	Z, r24
     38c:	08 95       	ret

0000038e <__vector_3>:
// #############################################################################
// ------------ INTERRUPT SERVICE ROUTINE
// #############################################################################

ISR(PCINT0_vect)
{
     38e:	1f 92       	push	r1
     390:	0f 92       	push	r0
     392:	0f b6       	in	r0, 0x3f	; 63
     394:	0f 92       	push	r0
     396:	11 24       	eor	r1, r1
     398:	2f 93       	push	r18
     39a:	3f 93       	push	r19
     39c:	4f 93       	push	r20
     39e:	5f 93       	push	r21
     3a0:	6f 93       	push	r22
     3a2:	7f 93       	push	r23
     3a4:	8f 93       	push	r24
     3a6:	9f 93       	push	r25
     3a8:	af 93       	push	r26
     3aa:	bf 93       	push	r27
     3ac:	ef 93       	push	r30
     3ae:	ff 93       	push	r31
    // Disable pin interrupts for this port
    PCICR &= ~(1<<PCIE0);
     3b0:	e8 e6       	ldi	r30, 0x68	; 104
     3b2:	f0 e0       	ldi	r31, 0x00	; 0
     3b4:	80 81       	ld	r24, Z
     3b6:	8e 7f       	andi	r24, 0xFE	; 254
     3b8:	80 83       	st	Z, r24
    // Start debounce timer
    Start_Timer(&Debounce_Timer, DEBOUNCE_TIME_MS);
     3ba:	4a e0       	ldi	r20, 0x0A	; 10
     3bc:	50 e0       	ldi	r21, 0x00	; 0
     3be:	60 e0       	ldi	r22, 0x00	; 0
     3c0:	70 e0       	ldi	r23, 0x00	; 0
     3c2:	82 e0       	ldi	r24, 0x02	; 2
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	0e 94 a4 0c 	call	0x1948	; 0x1948 <Start_Timer>
}
     3ca:	ff 91       	pop	r31
     3cc:	ef 91       	pop	r30
     3ce:	bf 91       	pop	r27
     3d0:	af 91       	pop	r26
     3d2:	9f 91       	pop	r25
     3d4:	8f 91       	pop	r24
     3d6:	7f 91       	pop	r23
     3d8:	6f 91       	pop	r22
     3da:	5f 91       	pop	r21
     3dc:	4f 91       	pop	r20
     3de:	3f 91       	pop	r19
     3e0:	2f 91       	pop	r18
     3e2:	0f 90       	pop	r0
     3e4:	0f be       	out	0x3f, r0	; 63
     3e6:	0f 90       	pop	r0
     3e8:	1f 90       	pop	r1
     3ea:	18 95       	reti

000003ec <__vector_4>:

ISR(PCINT1_vect)
{
     3ec:	1f 92       	push	r1
     3ee:	0f 92       	push	r0
     3f0:	0f b6       	in	r0, 0x3f	; 63
     3f2:	0f 92       	push	r0
     3f4:	11 24       	eor	r1, r1
     3f6:	2f 93       	push	r18
     3f8:	3f 93       	push	r19
     3fa:	4f 93       	push	r20
     3fc:	5f 93       	push	r21
     3fe:	6f 93       	push	r22
     400:	7f 93       	push	r23
     402:	8f 93       	push	r24
     404:	9f 93       	push	r25
     406:	af 93       	push	r26
     408:	bf 93       	push	r27
     40a:	ef 93       	push	r30
     40c:	ff 93       	push	r31
    // Disable pin interrupts for this port
    PCICR &= ~(1<<PCIE1);
     40e:	e8 e6       	ldi	r30, 0x68	; 104
     410:	f0 e0       	ldi	r31, 0x00	; 0
     412:	80 81       	ld	r24, Z
     414:	8d 7f       	andi	r24, 0xFD	; 253
     416:	80 83       	st	Z, r24
    // Start debounce timer
    Start_Timer(&Debounce_Timer, DEBOUNCE_TIME_MS);
     418:	4a e0       	ldi	r20, 0x0A	; 10
     41a:	50 e0       	ldi	r21, 0x00	; 0
     41c:	60 e0       	ldi	r22, 0x00	; 0
     41e:	70 e0       	ldi	r23, 0x00	; 0
     420:	82 e0       	ldi	r24, 0x02	; 2
     422:	91 e0       	ldi	r25, 0x01	; 1
     424:	0e 94 a4 0c 	call	0x1948	; 0x1948 <Start_Timer>
}
     428:	ff 91       	pop	r31
     42a:	ef 91       	pop	r30
     42c:	bf 91       	pop	r27
     42e:	af 91       	pop	r26
     430:	9f 91       	pop	r25
     432:	8f 91       	pop	r24
     434:	7f 91       	pop	r23
     436:	6f 91       	pop	r22
     438:	5f 91       	pop	r21
     43a:	4f 91       	pop	r20
     43c:	3f 91       	pop	r19
     43e:	2f 91       	pop	r18
     440:	0f 90       	pop	r0
     442:	0f be       	out	0x3f, r0	; 63
     444:	0f 90       	pop	r0
     446:	1f 90       	pop	r1
     448:	18 95       	reti

0000044a <CAN_Reset>:
		CAN_Write(MCP_TXB0D0 + i, TX_Data);
	}
	// Transmit message
	TX_Data[0] = 0xFF;
	CAN_Bit_Modify(MCP_TXB0CTRL, (1 << 3), TX_Data);
}
     44a:	cf 93       	push	r28
     44c:	df 93       	push	r29
     44e:	1f 92       	push	r1
     450:	cd b7       	in	r28, 0x3d	; 61
     452:	de b7       	in	r29, 0x3e	; 62
     454:	80 ec       	ldi	r24, 0xC0	; 192
     456:	89 83       	std	Y+1, r24	; 0x01
     458:	20 e0       	ldi	r18, 0x00	; 0
     45a:	30 e0       	ldi	r19, 0x00	; 0
     45c:	ae 01       	movw	r20, r28
     45e:	4f 5f       	subi	r20, 0xFF	; 255
     460:	5f 4f       	sbci	r21, 0xFF	; 255
     462:	60 e0       	ldi	r22, 0x00	; 0
     464:	81 e0       	ldi	r24, 0x01	; 1
     466:	0e 94 b9 0a 	call	0x1572	; 0x1572 <Write_SPI>
     46a:	0f 90       	pop	r0
     46c:	df 91       	pop	r29
     46e:	cf 91       	pop	r28
     470:	08 95       	ret

00000472 <CAN_Read>:
     472:	cf 93       	push	r28
     474:	df 93       	push	r29
     476:	00 d0       	rcall	.+0      	; 0x478 <CAN_Read+0x6>
     478:	cd b7       	in	r28, 0x3d	; 61
     47a:	de b7       	in	r29, 0x3e	; 62
     47c:	9b 01       	movw	r18, r22
     47e:	93 e0       	ldi	r25, 0x03	; 3
     480:	99 83       	std	Y+1, r25	; 0x01
     482:	8a 83       	std	Y+2, r24	; 0x02
     484:	ae 01       	movw	r20, r28
     486:	4f 5f       	subi	r20, 0xFF	; 255
     488:	5f 4f       	sbci	r21, 0xFF	; 255
     48a:	61 e0       	ldi	r22, 0x01	; 1
     48c:	82 e0       	ldi	r24, 0x02	; 2
     48e:	0e 94 b9 0a 	call	0x1572	; 0x1572 <Write_SPI>
     492:	0f 90       	pop	r0
     494:	0f 90       	pop	r0
     496:	df 91       	pop	r29
     498:	cf 91       	pop	r28
     49a:	08 95       	ret

0000049c <CAN_Write>:
     49c:	cf 93       	push	r28
     49e:	df 93       	push	r29
     4a0:	00 d0       	rcall	.+0      	; 0x4a2 <CAN_Write+0x6>
     4a2:	1f 92       	push	r1
     4a4:	cd b7       	in	r28, 0x3d	; 61
     4a6:	de b7       	in	r29, 0x3e	; 62
     4a8:	92 e0       	ldi	r25, 0x02	; 2
     4aa:	99 83       	std	Y+1, r25	; 0x01
     4ac:	8a 83       	std	Y+2, r24	; 0x02
     4ae:	fb 01       	movw	r30, r22
     4b0:	80 81       	ld	r24, Z
     4b2:	8b 83       	std	Y+3, r24	; 0x03
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	30 e0       	ldi	r19, 0x00	; 0
     4b8:	ae 01       	movw	r20, r28
     4ba:	4f 5f       	subi	r20, 0xFF	; 255
     4bc:	5f 4f       	sbci	r21, 0xFF	; 255
     4be:	60 e0       	ldi	r22, 0x00	; 0
     4c0:	83 e0       	ldi	r24, 0x03	; 3
     4c2:	0e 94 b9 0a 	call	0x1572	; 0x1572 <Write_SPI>
     4c6:	0f 90       	pop	r0
     4c8:	0f 90       	pop	r0
     4ca:	0f 90       	pop	r0
     4cc:	df 91       	pop	r29
     4ce:	cf 91       	pop	r28
     4d0:	08 95       	ret

000004d2 <CAN_Bit_Modify>:
     4d2:	cf 93       	push	r28
     4d4:	df 93       	push	r29
     4d6:	00 d0       	rcall	.+0      	; 0x4d8 <CAN_Bit_Modify+0x6>
     4d8:	00 d0       	rcall	.+0      	; 0x4da <CAN_Bit_Modify+0x8>
     4da:	cd b7       	in	r28, 0x3d	; 61
     4dc:	de b7       	in	r29, 0x3e	; 62
     4de:	95 e0       	ldi	r25, 0x05	; 5
     4e0:	99 83       	std	Y+1, r25	; 0x01
     4e2:	8a 83       	std	Y+2, r24	; 0x02
     4e4:	6b 83       	std	Y+3, r22	; 0x03
     4e6:	fa 01       	movw	r30, r20
     4e8:	80 81       	ld	r24, Z
     4ea:	8c 83       	std	Y+4, r24	; 0x04
     4ec:	20 e0       	ldi	r18, 0x00	; 0
     4ee:	30 e0       	ldi	r19, 0x00	; 0
     4f0:	ae 01       	movw	r20, r28
     4f2:	4f 5f       	subi	r20, 0xFF	; 255
     4f4:	5f 4f       	sbci	r21, 0xFF	; 255
     4f6:	60 e0       	ldi	r22, 0x00	; 0
     4f8:	84 e0       	ldi	r24, 0x04	; 4
     4fa:	0e 94 b9 0a 	call	0x1572	; 0x1572 <Write_SPI>
     4fe:	0f 90       	pop	r0
     500:	0f 90       	pop	r0
     502:	0f 90       	pop	r0
     504:	0f 90       	pop	r0
     506:	df 91       	pop	r29
     508:	cf 91       	pop	r28
     50a:	08 95       	ret

0000050c <CAN_Initialize_1>:
     50c:	cf 93       	push	r28
     50e:	df 93       	push	r29
     510:	0e 94 25 02 	call	0x44a	; 0x44a <CAN_Reset>
     514:	80 e9       	ldi	r24, 0x90	; 144
     516:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <TX_Data>
     51a:	60 e4       	ldi	r22, 0x40	; 64
     51c:	71 e0       	ldi	r23, 0x01	; 1
     51e:	8f e0       	ldi	r24, 0x0F	; 15
     520:	0e 94 4e 02 	call	0x49c	; 0x49c <CAN_Write>
     524:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <TX_Data>
     528:	40 e4       	ldi	r20, 0x40	; 64
     52a:	51 e0       	ldi	r21, 0x01	; 1
     52c:	64 e0       	ldi	r22, 0x04	; 4
     52e:	8f e0       	ldi	r24, 0x0F	; 15
     530:	0e 94 69 02 	call	0x4d2	; 0x4d2 <CAN_Bit_Modify>
     534:	d1 e4       	ldi	r29, 0x41	; 65
     536:	d0 93 40 01 	sts	0x0140, r29	; 0x800140 <TX_Data>
     53a:	40 e4       	ldi	r20, 0x40	; 64
     53c:	51 e0       	ldi	r21, 0x01	; 1
     53e:	61 e0       	ldi	r22, 0x01	; 1
     540:	8a e2       	ldi	r24, 0x2A	; 42
     542:	0e 94 69 02 	call	0x4d2	; 0x4d2 <CAN_Bit_Modify>
     546:	c1 ef       	ldi	r28, 0xF1	; 241
     548:	c0 93 40 01 	sts	0x0140, r28	; 0x800140 <TX_Data>
     54c:	40 e4       	ldi	r20, 0x40	; 64
     54e:	51 e0       	ldi	r21, 0x01	; 1
     550:	67 e0       	ldi	r22, 0x07	; 7
     552:	89 e2       	ldi	r24, 0x29	; 41
     554:	0e 94 69 02 	call	0x4d2	; 0x4d2 <CAN_Bit_Modify>
     558:	c0 93 40 01 	sts	0x0140, r28	; 0x800140 <TX_Data>
     55c:	40 e4       	ldi	r20, 0x40	; 64
     55e:	51 e0       	ldi	r21, 0x01	; 1
     560:	68 e3       	ldi	r22, 0x38	; 56
     562:	89 e2       	ldi	r24, 0x29	; 41
     564:	0e 94 69 02 	call	0x4d2	; 0x4d2 <CAN_Bit_Modify>
     568:	c0 93 40 01 	sts	0x0140, r28	; 0x800140 <TX_Data>
     56c:	40 e4       	ldi	r20, 0x40	; 64
     56e:	51 e0       	ldi	r21, 0x01	; 1
     570:	60 ec       	ldi	r22, 0xC0	; 192
     572:	89 e2       	ldi	r24, 0x29	; 41
     574:	0e 94 69 02 	call	0x4d2	; 0x4d2 <CAN_Bit_Modify>
     578:	85 e8       	ldi	r24, 0x85	; 133
     57a:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <TX_Data>
     57e:	60 e4       	ldi	r22, 0x40	; 64
     580:	71 e0       	ldi	r23, 0x01	; 1
     582:	88 e2       	ldi	r24, 0x28	; 40
     584:	0e 94 4e 02 	call	0x49c	; 0x49c <CAN_Write>
     588:	d0 93 40 01 	sts	0x0140, r29	; 0x800140 <TX_Data>
     58c:	40 e4       	ldi	r20, 0x40	; 64
     58e:	51 e0       	ldi	r21, 0x01	; 1
     590:	60 ec       	ldi	r22, 0xC0	; 192
     592:	8a e2       	ldi	r24, 0x2A	; 42
     594:	0e 94 69 02 	call	0x4d2	; 0x4d2 <CAN_Bit_Modify>
     598:	df 91       	pop	r29
     59a:	cf 91       	pop	r28
     59c:	08 95       	ret

0000059e <CAN_Initialize_2>:
     59e:	8f ef       	ldi	r24, 0xFF	; 255
     5a0:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <TX_Data>
     5a4:	60 e4       	ldi	r22, 0x40	; 64
     5a6:	71 e0       	ldi	r23, 0x01	; 1
     5a8:	8b e2       	ldi	r24, 0x2B	; 43
     5aa:	0e 94 4e 02 	call	0x49c	; 0x49c <CAN_Write>
     5ae:	83 e0       	ldi	r24, 0x03	; 3
     5b0:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <TX_Data>
     5b4:	60 e4       	ldi	r22, 0x40	; 64
     5b6:	71 e0       	ldi	r23, 0x01	; 1
     5b8:	80 e3       	ldi	r24, 0x30	; 48
     5ba:	0e 94 4e 02 	call	0x49c	; 0x49c <CAN_Write>
     5be:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <TX_Data>
     5c2:	60 e4       	ldi	r22, 0x40	; 64
     5c4:	71 e0       	ldi	r23, 0x01	; 1
     5c6:	8d e0       	ldi	r24, 0x0D	; 13
     5c8:	0e 94 4e 02 	call	0x49c	; 0x49c <CAN_Write>
     5cc:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <TX_Data>
     5d0:	60 e4       	ldi	r22, 0x40	; 64
     5d2:	71 e0       	ldi	r23, 0x01	; 1
     5d4:	81 e3       	ldi	r24, 0x31	; 49
     5d6:	0e 94 4e 02 	call	0x49c	; 0x49c <CAN_Write>
     5da:	80 e2       	ldi	r24, 0x20	; 32
     5dc:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <TX_Data>
     5e0:	60 e4       	ldi	r22, 0x40	; 64
     5e2:	71 e0       	ldi	r23, 0x01	; 1
     5e4:	82 e3       	ldi	r24, 0x32	; 50
     5e6:	0e 94 4e 02 	call	0x49c	; 0x49c <CAN_Write>
     5ea:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <TX_Data>
     5ee:	60 e4       	ldi	r22, 0x40	; 64
     5f0:	71 e0       	ldi	r23, 0x01	; 1
     5f2:	80 e0       	ldi	r24, 0x00	; 0
     5f4:	0e 94 4e 02 	call	0x49c	; 0x49c <CAN_Write>
     5f8:	60 e4       	ldi	r22, 0x40	; 64
     5fa:	71 e0       	ldi	r23, 0x01	; 1
     5fc:	81 e0       	ldi	r24, 0x01	; 1
     5fe:	0e 94 4e 02 	call	0x49c	; 0x49c <CAN_Write>
     602:	80 e6       	ldi	r24, 0x60	; 96
     604:	80 93 40 01 	sts	0x0140, r24	; 0x800140 <TX_Data>
     608:	60 e4       	ldi	r22, 0x40	; 64
     60a:	71 e0       	ldi	r23, 0x01	; 1
     60c:	0e 94 4e 02 	call	0x49c	; 0x49c <CAN_Write>
     610:	10 92 40 01 	sts	0x0140, r1	; 0x800140 <TX_Data>
     614:	40 e4       	ldi	r20, 0x40	; 64
     616:	51 e0       	ldi	r21, 0x01	; 1
     618:	60 ee       	ldi	r22, 0xE0	; 224
     61a:	8f e0       	ldi	r24, 0x0F	; 15
     61c:	0e 94 69 02 	call	0x4d2	; 0x4d2 <CAN_Bit_Modify>
     620:	8d e3       	ldi	r24, 0x3D	; 61
     622:	91 e0       	ldi	r25, 0x01	; 1
     624:	90 93 3f 01 	sts	0x013F, r25	; 0x80013f <RX_Data+0x1>
     628:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <RX_Data>
     62c:	6e e3       	ldi	r22, 0x3E	; 62
     62e:	71 e0       	ldi	r23, 0x01	; 1
     630:	8e e0       	ldi	r24, 0x0E	; 14
     632:	0e 94 39 02 	call	0x472	; 0x472 <CAN_Read>
     636:	08 95       	ret

00000638 <CAN_Read_Message>:
        Reads CAN message from the CAN Bus

****************************************************************************/

void CAN_Read_Message(uint8_t** Recv_Data)
{
     638:	ef 92       	push	r14
     63a:	ff 92       	push	r15
     63c:	0f 93       	push	r16
     63e:	1f 93       	push	r17
     640:	cf 93       	push	r28
     642:	df 93       	push	r29
     644:	08 2f       	mov	r16, r24
     646:	19 2f       	mov	r17, r25
	RX_Data[0] = &Recv_Byte;
     648:	8d e3       	ldi	r24, 0x3D	; 61
     64a:	91 e0       	ldi	r25, 0x01	; 1
     64c:	90 93 3f 01 	sts	0x013F, r25	; 0x80013f <RX_Data+0x1>
     650:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <RX_Data>
	CAN_Read(MCP_RXB0DLC, RX_Data);
     654:	6e e3       	ldi	r22, 0x3E	; 62
     656:	71 e0       	ldi	r23, 0x01	; 1
     658:	85 e6       	ldi	r24, 0x65	; 101
     65a:	0e 94 39 02 	call	0x472	; 0x472 <CAN_Read>
	
	uint8_t Recv_Length = Recv_Byte;
     65e:	20 91 3d 01 	lds	r18, 0x013D	; 0x80013d <Recv_Byte>
	
	for (int i = 0; i < Recv_Length; i++)
     662:	22 23       	and	r18, r18
     664:	c1 f0       	breq	.+48     	; 0x696 <CAN_Read_Message+0x5e>
     666:	c0 2f       	mov	r28, r16
     668:	d1 2f       	mov	r29, r17
     66a:	e0 2e       	mov	r14, r16
     66c:	f1 2e       	mov	r15, r17
     66e:	e2 0e       	add	r14, r18
     670:	f1 1c       	adc	r15, r1
     672:	e2 0e       	add	r14, r18
     674:	f1 1c       	adc	r15, r1
     676:	16 e6       	ldi	r17, 0x66	; 102
	{
		RX_Data[0] = Recv_Data[i];
     678:	89 91       	ld	r24, Y+
     67a:	99 91       	ld	r25, Y+
     67c:	90 93 3f 01 	sts	0x013F, r25	; 0x80013f <RX_Data+0x1>
     680:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <RX_Data>
		CAN_Read(MCP_RXB0D0 + i, RX_Data);
     684:	6e e3       	ldi	r22, 0x3E	; 62
     686:	71 e0       	ldi	r23, 0x01	; 1
     688:	81 2f       	mov	r24, r17
     68a:	0e 94 39 02 	call	0x472	; 0x472 <CAN_Read>
     68e:	1f 5f       	subi	r17, 0xFF	; 255
	RX_Data[0] = &Recv_Byte;
	CAN_Read(MCP_RXB0DLC, RX_Data);
	
	uint8_t Recv_Length = Recv_Byte;
	
	for (int i = 0; i < Recv_Length; i++)
     690:	ce 15       	cp	r28, r14
     692:	df 05       	cpc	r29, r15
     694:	89 f7       	brne	.-30     	; 0x678 <CAN_Read_Message+0x40>
	{
		RX_Data[0] = Recv_Data[i];
		CAN_Read(MCP_RXB0D0 + i, RX_Data);
	}	
}
     696:	df 91       	pop	r29
     698:	cf 91       	pop	r28
     69a:	1f 91       	pop	r17
     69c:	0f 91       	pop	r16
     69e:	ff 90       	pop	r15
     6a0:	ef 90       	pop	r14
     6a2:	08 95       	ret

000006a4 <Write_Intensity_Data>:

****************************************************************************/
void Write_Intensity_Data(uint8_t * p_LIN_packet, intensity_data_t data_to_write)
{
    intensity_data_t temp = data_to_write;
    memcpy(p_LIN_packet+INTENSITY_DATA_INDEX, &temp, INTENSITY_DATA_LEN);
     6a4:	fc 01       	movw	r30, r24
     6a6:	60 83       	st	Z, r22
     6a8:	08 95       	ret

000006aa <Write_Position_Data>:

****************************************************************************/
void Write_Position_Data(uint8_t * p_LIN_packet, position_data_t data_to_write)
{
    position_data_t temp = data_to_write;
    memcpy(p_LIN_packet+POSITION_DATA_INDEX, &temp, POSITION_DATA_LEN);
     6aa:	fc 01       	movw	r30, r24
     6ac:	72 83       	std	Z+2, r23	; 0x02
     6ae:	61 83       	std	Z+1, r22	; 0x01
     6b0:	08 95       	ret

000006b2 <Get_Pointer_To_Slave_Data>:
****************************************************************************/
uint8_t * Get_Pointer_To_Slave_Data(uint8_t * p_master_array, uint8_t slave_num)
{
    // This assumes the first section of the master array corresponds
    //  to the lowest slave number (the first slave)
    return (p_master_array+((slave_num-LOWEST_SLAVE_NUMBER)*LIN_PACKET_LEN));
     6b2:	70 e0       	ldi	r23, 0x00	; 0
     6b4:	61 50       	subi	r22, 0x01	; 1
     6b6:	71 09       	sbc	r23, r1
     6b8:	9b 01       	movw	r18, r22
     6ba:	22 0f       	add	r18, r18
     6bc:	33 1f       	adc	r19, r19
     6be:	62 0f       	add	r22, r18
     6c0:	73 1f       	adc	r23, r19
}
     6c2:	86 0f       	add	r24, r22
     6c4:	97 1f       	adc	r25, r23
     6c6:	08 95       	ret

000006c8 <start_eeprom_write_byte>:
        start_eeprom_write_byte(p_Target_EEPROM_Address+Num_Bytes_Executed, p_Caller_Values+Num_Bytes_Executed);

        // Increment num bytes executed
        Num_Bytes_Executed++;
    }
}
     6c8:	9c 01       	movw	r18, r24
     6ca:	9f b7       	in	r25, 0x3f	; 63
     6cc:	f8 94       	cli
     6ce:	32 bd       	out	0x22, r19	; 34
     6d0:	21 bd       	out	0x21, r18	; 33
     6d2:	fb 01       	movw	r30, r22
     6d4:	80 81       	ld	r24, Z
     6d6:	80 bd       	out	0x20, r24	; 32
     6d8:	1f ba       	out	0x1f, r1	; 31
     6da:	fa 9a       	sbi	0x1f, 2	; 31
     6dc:	8f b3       	in	r24, 0x1f	; 31
     6de:	8a 60       	ori	r24, 0x0A	; 10
     6e0:	8f bb       	out	0x1f, r24	; 31
     6e2:	9f bf       	out	0x3f, r25	; 63
     6e4:	08 95       	ret

000006e6 <__vector_16>:
// #############################################################################
// ------------ INTERRUPT SERVICE ROUTINE
// #############################################################################

ISR(EE_RDY_vect)
{
     6e6:	1f 92       	push	r1
     6e8:	0f 92       	push	r0
     6ea:	0f b6       	in	r0, 0x3f	; 63
     6ec:	0f 92       	push	r0
     6ee:	11 24       	eor	r1, r1
     6f0:	2f 93       	push	r18
     6f2:	3f 93       	push	r19
     6f4:	4f 93       	push	r20
     6f6:	5f 93       	push	r21
     6f8:	6f 93       	push	r22
     6fa:	7f 93       	push	r23
     6fc:	8f 93       	push	r24
     6fe:	9f 93       	push	r25
     700:	af 93       	push	r26
     702:	bf 93       	push	r27
     704:	cf 93       	push	r28
     706:	ef 93       	push	r30
     708:	ff 93       	push	r31
    // Disable the ready interrupts
    EECR &= ~(1<<EERIE);
     70a:	fb 98       	cbi	0x1f, 3	; 31

    // Check if we've written all the requested values
    if (Num_Bytes_Requested <= Num_Bytes_Executed)
     70c:	c0 91 46 01 	lds	r28, 0x0146	; 0x800146 <Num_Bytes_Executed>
     710:	80 91 45 01 	lds	r24, 0x0145	; 0x800145 <Num_Bytes_Requested>
     714:	c8 17       	cp	r28, r24
     716:	18 f0       	brcs	.+6      	; 0x71e <__vector_16+0x38>
    {
        // We are done writing all the bytes.
        IsBusy = false;
     718:	10 92 47 01 	sts	0x0147, r1	; 0x800147 <IsBusy>
     71c:	13 c0       	rjmp	.+38     	; 0x744 <__vector_16+0x5e>
    }
    else
    {
        // Start the EEPROM write
        start_eeprom_write_byte(p_Target_EEPROM_Address+Num_Bytes_Executed, p_Caller_Values+Num_Bytes_Executed);
     71e:	8c 2f       	mov	r24, r28
     720:	90 e0       	ldi	r25, 0x00	; 0
     722:	60 91 41 01 	lds	r22, 0x0141	; 0x800141 <p_Caller_Values>
     726:	70 91 42 01 	lds	r23, 0x0142	; 0x800142 <p_Caller_Values+0x1>
     72a:	68 0f       	add	r22, r24
     72c:	79 1f       	adc	r23, r25
     72e:	20 91 43 01 	lds	r18, 0x0143	; 0x800143 <p_Target_EEPROM_Address>
     732:	30 91 44 01 	lds	r19, 0x0144	; 0x800144 <p_Target_EEPROM_Address+0x1>
     736:	82 0f       	add	r24, r18
     738:	93 1f       	adc	r25, r19
     73a:	0e 94 64 03 	call	0x6c8	; 0x6c8 <start_eeprom_write_byte>

        // Increment num bytes executed
        Num_Bytes_Executed++;
     73e:	cf 5f       	subi	r28, 0xFF	; 255
     740:	c0 93 46 01 	sts	0x0146, r28	; 0x800146 <Num_Bytes_Executed>
    }
     744:	ff 91       	pop	r31
     746:	ef 91       	pop	r30
     748:	cf 91       	pop	r28
     74a:	bf 91       	pop	r27
     74c:	af 91       	pop	r26
     74e:	9f 91       	pop	r25
     750:	8f 91       	pop	r24
     752:	7f 91       	pop	r23
     754:	6f 91       	pop	r22
     756:	5f 91       	pop	r21
     758:	4f 91       	pop	r20
     75a:	3f 91       	pop	r19
     75c:	2f 91       	pop	r18
     75e:	0f 90       	pop	r0
     760:	0f be       	out	0x3f, r0	; 63
     762:	0f 90       	pop	r0
     764:	1f 90       	pop	r1
     766:	18 95       	reti

00000768 <process_event_if_pending>:
        Checks if an particular event is pending and if so, clears it, then
            calls the run functions to process the event

****************************************************************************/
static void process_event_if_pending(uint32_t event_mask)
{
     768:	cf 92       	push	r12
     76a:	df 92       	push	r13
     76c:	ef 92       	push	r14
     76e:	ff 92       	push	r15
     770:	0f 93       	push	r16
     772:	1f 93       	push	r17

****************************************************************************/
static bool is_event_pending(uint32_t event_mask)
{
    // If this event is pending
    if (event_mask == (Pending_Events & event_mask))
     774:	00 91 48 01 	lds	r16, 0x0148	; 0x800148 <Pending_Events>
     778:	10 91 49 01 	lds	r17, 0x0149	; 0x800149 <Pending_Events+0x1>
     77c:	20 91 4a 01 	lds	r18, 0x014A	; 0x80014a <Pending_Events+0x2>
     780:	30 91 4b 01 	lds	r19, 0x014B	; 0x80014b <Pending_Events+0x3>
     784:	6b 01       	movw	r12, r22
     786:	7c 01       	movw	r14, r24
     788:	c0 22       	and	r12, r16
     78a:	d1 22       	and	r13, r17
     78c:	e2 22       	and	r14, r18
     78e:	f3 22       	and	r15, r19
     790:	6c 15       	cp	r22, r12
     792:	7d 05       	cpc	r23, r13
     794:	8e 05       	cpc	r24, r14
     796:	9f 05       	cpc	r25, r15
     798:	a1 f4       	brne	.+40     	; 0x7c2 <process_event_if_pending+0x5a>
    {
        // Clear Event
        Pending_Events &= ~event_mask;
     79a:	6b 01       	movw	r12, r22
     79c:	7c 01       	movw	r14, r24
     79e:	c0 94       	com	r12
     7a0:	d0 94       	com	r13
     7a2:	e0 94       	com	r14
     7a4:	f0 94       	com	r15
     7a6:	0c 21       	and	r16, r12
     7a8:	1d 21       	and	r17, r13
     7aa:	2e 21       	and	r18, r14
     7ac:	3f 21       	and	r19, r15
     7ae:	00 93 48 01 	sts	0x0148, r16	; 0x800148 <Pending_Events>
     7b2:	10 93 49 01 	sts	0x0149, r17	; 0x800149 <Pending_Events+0x1>
     7b6:	20 93 4a 01 	sts	0x014A, r18	; 0x80014a <Pending_Events+0x2>
     7ba:	30 93 4b 01 	sts	0x014B, r19	; 0x80014b <Pending_Events+0x3>
{
    // If event is pending
    if (is_event_pending(event_mask))
    {
        // Run the services with this event
        Run_Services(event_mask);
     7be:	0e 94 83 04 	call	0x906	; 0x906 <Run_Services>
    }
}
     7c2:	1f 91       	pop	r17
     7c4:	0f 91       	pop	r16
     7c6:	ff 90       	pop	r15
     7c8:	ef 90       	pop	r14
     7ca:	df 90       	pop	r13
     7cc:	cf 90       	pop	r12
     7ce:	08 95       	ret

000007d0 <Post_Event>:
    Description
        Posts an event to the event list

****************************************************************************/
void Post_Event(uint32_t event_mask)
{
     7d0:	0f 93       	push	r16
     7d2:	1f 93       	push	r17
    // Set flag in event list
    Pending_Events |= event_mask;
     7d4:	00 91 48 01 	lds	r16, 0x0148	; 0x800148 <Pending_Events>
     7d8:	10 91 49 01 	lds	r17, 0x0149	; 0x800149 <Pending_Events+0x1>
     7dc:	20 91 4a 01 	lds	r18, 0x014A	; 0x80014a <Pending_Events+0x2>
     7e0:	30 91 4b 01 	lds	r19, 0x014B	; 0x80014b <Pending_Events+0x3>
     7e4:	dc 01       	movw	r26, r24
     7e6:	cb 01       	movw	r24, r22
     7e8:	80 2b       	or	r24, r16
     7ea:	91 2b       	or	r25, r17
     7ec:	a2 2b       	or	r26, r18
     7ee:	b3 2b       	or	r27, r19
     7f0:	80 93 48 01 	sts	0x0148, r24	; 0x800148 <Pending_Events>
     7f4:	90 93 49 01 	sts	0x0149, r25	; 0x800149 <Pending_Events+0x1>
     7f8:	a0 93 4a 01 	sts	0x014A, r26	; 0x80014a <Pending_Events+0x2>
     7fc:	b0 93 4b 01 	sts	0x014B, r27	; 0x80014b <Pending_Events+0x3>
}
     800:	1f 91       	pop	r17
     802:	0f 91       	pop	r16
     804:	08 95       	ret

00000806 <Run_Events>:
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        #if (1 <= NUM_EVENTS)
        process_event_if_pending(EVENT_01);
     806:	61 e0       	ldi	r22, 0x01	; 1
     808:	70 e0       	ldi	r23, 0x00	; 0
     80a:	80 e0       	ldi	r24, 0x00	; 0
     80c:	90 e0       	ldi	r25, 0x00	; 0
     80e:	0e 94 b4 03 	call	0x768	; 0x768 <process_event_if_pending>
        #endif
        #if (2 <= NUM_EVENTS)
        process_event_if_pending(EVENT_02);
     812:	62 e0       	ldi	r22, 0x02	; 2
     814:	70 e0       	ldi	r23, 0x00	; 0
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	0e 94 b4 03 	call	0x768	; 0x768 <process_event_if_pending>
        #endif
        #if (3 <= NUM_EVENTS)
        process_event_if_pending(EVENT_03);
     81e:	64 e0       	ldi	r22, 0x04	; 4
     820:	70 e0       	ldi	r23, 0x00	; 0
     822:	80 e0       	ldi	r24, 0x00	; 0
     824:	90 e0       	ldi	r25, 0x00	; 0
     826:	0e 94 b4 03 	call	0x768	; 0x768 <process_event_if_pending>
        #endif
        #if (4 <= NUM_EVENTS)
        process_event_if_pending(EVENT_04);
     82a:	68 e0       	ldi	r22, 0x08	; 8
     82c:	70 e0       	ldi	r23, 0x00	; 0
     82e:	80 e0       	ldi	r24, 0x00	; 0
     830:	90 e0       	ldi	r25, 0x00	; 0
     832:	0e 94 b4 03 	call	0x768	; 0x768 <process_event_if_pending>
        #endif
        #if (5 <= NUM_EVENTS)
        process_event_if_pending(EVENT_05);
     836:	60 e1       	ldi	r22, 0x10	; 16
     838:	70 e0       	ldi	r23, 0x00	; 0
     83a:	80 e0       	ldi	r24, 0x00	; 0
     83c:	90 e0       	ldi	r25, 0x00	; 0
     83e:	0e 94 b4 03 	call	0x768	; 0x768 <process_event_if_pending>
        #endif
        #if (6 <= NUM_EVENTS)
        process_event_if_pending(EVENT_06);
     842:	60 e2       	ldi	r22, 0x20	; 32
     844:	70 e0       	ldi	r23, 0x00	; 0
     846:	80 e0       	ldi	r24, 0x00	; 0
     848:	90 e0       	ldi	r25, 0x00	; 0
     84a:	0e 94 b4 03 	call	0x768	; 0x768 <process_event_if_pending>
        #endif
        #if (7 <= NUM_EVENTS)
        process_event_if_pending(EVENT_07);
     84e:	60 e4       	ldi	r22, 0x40	; 64
     850:	70 e0       	ldi	r23, 0x00	; 0
     852:	80 e0       	ldi	r24, 0x00	; 0
     854:	90 e0       	ldi	r25, 0x00	; 0
     856:	0e 94 b4 03 	call	0x768	; 0x768 <process_event_if_pending>
        #endif
        #if (8 <= NUM_EVENTS)
        process_event_if_pending(EVENT_08);
     85a:	60 e8       	ldi	r22, 0x80	; 128
     85c:	70 e0       	ldi	r23, 0x00	; 0
     85e:	80 e0       	ldi	r24, 0x00	; 0
     860:	90 e0       	ldi	r25, 0x00	; 0
     862:	0e 94 b4 03 	call	0x768	; 0x768 <process_event_if_pending>
        #endif
        #if (9 <= NUM_EVENTS)
        process_event_if_pending(EVENT_09);
     866:	60 e0       	ldi	r22, 0x00	; 0
     868:	71 e0       	ldi	r23, 0x01	; 1
     86a:	80 e0       	ldi	r24, 0x00	; 0
     86c:	90 e0       	ldi	r25, 0x00	; 0
     86e:	0e 94 b4 03 	call	0x768	; 0x768 <process_event_if_pending>
        #endif
        #if (10 <= NUM_EVENTS)
        process_event_if_pending(EVENT_10);
     872:	60 e0       	ldi	r22, 0x00	; 0
     874:	72 e0       	ldi	r23, 0x02	; 2
     876:	80 e0       	ldi	r24, 0x00	; 0
     878:	90 e0       	ldi	r25, 0x00	; 0
     87a:	0e 94 b4 03 	call	0x768	; 0x768 <process_event_if_pending>
        #endif
        #if (11 <= NUM_EVENTS)
        process_event_if_pending(EVENT_11);
     87e:	60 e0       	ldi	r22, 0x00	; 0
     880:	74 e0       	ldi	r23, 0x04	; 4
     882:	80 e0       	ldi	r24, 0x00	; 0
     884:	90 e0       	ldi	r25, 0x00	; 0
     886:	0e 94 b4 03 	call	0x768	; 0x768 <process_event_if_pending>
        #endif
        #if (12 <= NUM_EVENTS)
        process_event_if_pending(EVENT_12);
     88a:	60 e0       	ldi	r22, 0x00	; 0
     88c:	78 e0       	ldi	r23, 0x08	; 8
     88e:	80 e0       	ldi	r24, 0x00	; 0
     890:	90 e0       	ldi	r25, 0x00	; 0
     892:	0e 94 b4 03 	call	0x768	; 0x768 <process_event_if_pending>
        #endif
        #if (13 <= NUM_EVENTS)
        process_event_if_pending(EVENT_13);
     896:	60 e0       	ldi	r22, 0x00	; 0
     898:	70 e1       	ldi	r23, 0x10	; 16
     89a:	80 e0       	ldi	r24, 0x00	; 0
     89c:	90 e0       	ldi	r25, 0x00	; 0
     89e:	0e 94 b4 03 	call	0x768	; 0x768 <process_event_if_pending>
        #endif
        #if (14 <= NUM_EVENTS)
        process_event_if_pending(EVENT_14);
     8a2:	60 e0       	ldi	r22, 0x00	; 0
     8a4:	70 e2       	ldi	r23, 0x20	; 32
     8a6:	80 e0       	ldi	r24, 0x00	; 0
     8a8:	90 e0       	ldi	r25, 0x00	; 0
     8aa:	0e 94 b4 03 	call	0x768	; 0x768 <process_event_if_pending>
        #endif
        #if (15 <= NUM_EVENTS)
        process_event_if_pending(EVENT_15);
     8ae:	60 e0       	ldi	r22, 0x00	; 0
     8b0:	70 e4       	ldi	r23, 0x40	; 64
     8b2:	80 e0       	ldi	r24, 0x00	; 0
     8b4:	90 e0       	ldi	r25, 0x00	; 0
     8b6:	0e 94 b4 03 	call	0x768	; 0x768 <process_event_if_pending>
        #endif
        #if (16 <= NUM_EVENTS)
        process_event_if_pending(EVENT_16);
     8ba:	60 e0       	ldi	r22, 0x00	; 0
     8bc:	70 e8       	ldi	r23, 0x80	; 128
     8be:	80 e0       	ldi	r24, 0x00	; 0
     8c0:	90 e0       	ldi	r25, 0x00	; 0
     8c2:	0e 94 b4 03 	call	0x768	; 0x768 <process_event_if_pending>
        #endif
        #if (17 <= NUM_EVENTS)
        process_event_if_pending(EVENT_17);
     8c6:	60 e0       	ldi	r22, 0x00	; 0
     8c8:	70 e0       	ldi	r23, 0x00	; 0
     8ca:	81 e0       	ldi	r24, 0x01	; 1
     8cc:	90 e0       	ldi	r25, 0x00	; 0
     8ce:	0e 94 b4 03 	call	0x768	; 0x768 <process_event_if_pending>
        #endif
        #if (18 <= NUM_EVENTS)
        process_event_if_pending(EVENT_18);
     8d2:	60 e0       	ldi	r22, 0x00	; 0
     8d4:	70 e0       	ldi	r23, 0x00	; 0
     8d6:	82 e0       	ldi	r24, 0x02	; 2
     8d8:	90 e0       	ldi	r25, 0x00	; 0
     8da:	0e 94 b4 03 	call	0x768	; 0x768 <process_event_if_pending>
        process_event_if_pending(EVENT_31);
        #endif
        #if (32 <= NUM_EVENTS)
        process_event_if_pending(EVENT_32);
        #endif
    }
     8de:	93 cf       	rjmp	.-218    	; 0x806 <Run_Events>

000008e0 <Initialize_Framework>:
****************************************************************************/
void Initialize_Framework(void)
{
    // Call all initializers
    #ifdef INITIALIZER_00
    INITIALIZER_00();
     8e0:	0e 94 31 0c 	call	0x1862	; 0x1862 <Init_Timer_Module>
    #endif
    #ifdef INITIALIZER_01
    INITIALIZER_01();
     8e4:	0e 94 0b 08 	call	0x1016	; 0x1016 <Init_LIN_XCVR_WD_Kicker>
    #endif
    #ifdef INITIALIZER_02
    INITIALIZER_02();
     8e8:	0e 94 e5 09 	call	0x13ca	; 0x13ca <Init_PWM_Module>
    #endif
    #ifdef INITIALIZER_03
    INITIALIZER_03();
     8ec:	0e 94 98 04 	call	0x930	; 0x930 <Init_IOC_Module>
    #endif
    #ifdef INITIALIZER_04
    INITIALIZER_04();
     8f0:	0e 94 8b 00 	call	0x116	; 0x116 <Init_ADC_Module>
    #endif
    #ifdef INITIALIZER_05
    INITIALIZER_05();
     8f4:	0e 94 c8 00 	call	0x190	; 0x190 <Init_Analog_Servo_Driver>
    #endif
    #ifdef INITIALIZER_06
    INITIALIZER_06();
     8f8:	0e 94 9c 01 	call	0x338	; 0x338 <Init_Buttons>
    #endif
    #ifdef INITIALIZER_07
    INITIALIZER_07();
     8fc:	0e 94 41 08 	call	0x1082	; 0x1082 <Init_Master_Service>
    #endif
    #ifdef INITIALIZER_08
    INITIALIZER_08();
     900:	0e 94 e0 0b 	call	0x17c0	; 0x17c0 <Init_SPI_Service>
     904:	08 95       	ret

00000906 <Run_Services>:
        Calls the services which process events, 
            can service up to 99 functions

****************************************************************************/
void Run_Services(uint32_t event)
{
     906:	cf 92       	push	r12
     908:	df 92       	push	r13
     90a:	ef 92       	push	r14
     90c:	ff 92       	push	r15
     90e:	6b 01       	movw	r12, r22
     910:	7c 01       	movw	r14, r24
    // Call all services
    #ifdef SERVICE_00
    SERVICE_00(event);
     912:	0e 94 b2 01 	call	0x364	; 0x364 <Run_Buttons>
    #endif
    #ifdef SERVICE_01
    SERVICE_01(event);
     916:	c7 01       	movw	r24, r14
     918:	b6 01       	movw	r22, r12
     91a:	0e 94 8f 08 	call	0x111e	; 0x111e <Run_Master_Service>
    #endif
    #ifdef SERVICE_02
    SERVICE_02(event);
     91e:	c7 01       	movw	r24, r14
     920:	b6 01       	movw	r22, r12
     922:	0e 94 e3 0b 	call	0x17c6	; 0x17c6 <Run_SPI_Service>
    SERVICE_14(event);
    #endif
    #ifdef SERVICE_15
    SERVICE_15(event);
    #endif
}
     926:	ff 90       	pop	r15
     928:	ef 90       	pop	r14
     92a:	df 90       	pop	r13
     92c:	cf 90       	pop	r12
     92e:	08 95       	ret

00000930 <Init_IOC_Module>:
    // The I/O Clock has no reason to be halted currently, but if it is
    // i.e. when it is coming out of sleep mode, I/O clock requires to be
    // enabled.
         
    // Setting up PB6 as an input pin
    DDRB &= ~(1<<INT0_PIN);
     930:	26 98       	cbi	0x04, 6	; 4
         
    // Set External Interrupt Control Register A to detect toggles.
    EICRA &= ~(1<<ISC00);
     932:	e9 e6       	ldi	r30, 0x69	; 105
     934:	f0 e0       	ldi	r31, 0x00	; 0
     936:	80 81       	ld	r24, Z
     938:	8e 7f       	andi	r24, 0xFE	; 254
     93a:	80 83       	st	Z, r24
    EICRA |= (1<<ISC01);
     93c:	80 81       	ld	r24, Z
     93e:	82 60       	ori	r24, 0x02	; 2
     940:	80 83       	st	Z, r24
         
    // When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) 
    // is set (one), the external pin interrupt is enabled.
    EIMSK |= (1<<INT0);
     942:	e8 9a       	sbi	0x1d, 0	; 29
         
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
     944:	e0 9a       	sbi	0x1c, 0	; 28
     946:	08 95       	ret

00000948 <query_counter>:
}

uint32_t query_counter(void)
{
	return counter;
     948:	60 91 4c 01 	lds	r22, 0x014C	; 0x80014c <counter>
     94c:	70 91 4d 01 	lds	r23, 0x014D	; 0x80014d <counter+0x1>
     950:	80 91 4e 01 	lds	r24, 0x014E	; 0x80014e <counter+0x2>
     954:	90 91 4f 01 	lds	r25, 0x014F	; 0x80014f <counter+0x3>
}
     958:	08 95       	ret

0000095a <__vector_1>:
    Description
        Handles IOC specific interrupts

****************************************************************************/
ISR(INT0_vect)
{
     95a:	1f 92       	push	r1
     95c:	0f 92       	push	r0
     95e:	0f b6       	in	r0, 0x3f	; 63
     960:	0f 92       	push	r0
     962:	11 24       	eor	r1, r1
     964:	0f 93       	push	r16
     966:	1f 93       	push	r17
     968:	2f 93       	push	r18
     96a:	3f 93       	push	r19
     96c:	4f 93       	push	r20
     96e:	5f 93       	push	r21
     970:	6f 93       	push	r22
     972:	7f 93       	push	r23
     974:	8f 93       	push	r24
     976:	9f 93       	push	r25
     978:	af 93       	push	r26
     97a:	bf 93       	push	r27
     97c:	ef 93       	push	r30
     97e:	ff 93       	push	r31
     980:	cf 93       	push	r28
     982:	df 93       	push	r29
     984:	cd b7       	in	r28, 0x3d	; 61
     986:	de b7       	in	r29, 0x3e	; 62
     988:	61 97       	sbiw	r28, 0x11	; 17
     98a:	de bf       	out	0x3e, r29	; 62
     98c:	cd bf       	out	0x3d, r28	; 61
	counter++;
     98e:	80 91 4c 01 	lds	r24, 0x014C	; 0x80014c <counter>
     992:	90 91 4d 01 	lds	r25, 0x014D	; 0x80014d <counter+0x1>
     996:	a0 91 4e 01 	lds	r26, 0x014E	; 0x80014e <counter+0x2>
     99a:	b0 91 4f 01 	lds	r27, 0x014F	; 0x80014f <counter+0x3>
     99e:	01 96       	adiw	r24, 0x01	; 1
     9a0:	a1 1d       	adc	r26, r1
     9a2:	b1 1d       	adc	r27, r1
     9a4:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <counter>
     9a8:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <counter+0x1>
     9ac:	a0 93 4e 01 	sts	0x014E, r26	; 0x80014e <counter+0x2>
     9b0:	b0 93 4f 01 	sts	0x014F, r27	; 0x80014f <counter+0x3>
	uint8_t* Variable_List[8] = {0};
     9b4:	8e 01       	movw	r16, r28
     9b6:	0f 5f       	subi	r16, 0xFF	; 255
     9b8:	1f 4f       	sbci	r17, 0xFF	; 255
     9ba:	80 e1       	ldi	r24, 0x10	; 16
     9bc:	f8 01       	movw	r30, r16
     9be:	11 92       	st	Z+, r1
     9c0:	8a 95       	dec	r24
     9c2:	e9 f7       	brne	.-6      	; 0x9be <__vector_1+0x64>
	Post_Event(EVT_MASTER_NEW_CAN_MSG);
     9c4:	60 e0       	ldi	r22, 0x00	; 0
     9c6:	72 e0       	ldi	r23, 0x02	; 2
     9c8:	80 e0       	ldi	r24, 0x00	; 0
     9ca:	90 e0       	ldi	r25, 0x00	; 0
     9cc:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <Post_Event>
	CAN_Read_Message(Variable_List);
     9d0:	c8 01       	movw	r24, r16
     9d2:	0e 94 1c 03 	call	0x638	; 0x638 <CAN_Read_Message>
	uint8_t TX_Data[1] = {0};
     9d6:	19 8a       	std	Y+17, r1	; 0x11
	CAN_Bit_Modify(MCP_CANINTF, 0xFF, TX_Data); 
     9d8:	ae 01       	movw	r20, r28
     9da:	4f 5e       	subi	r20, 0xEF	; 239
     9dc:	5f 4f       	sbci	r21, 0xFF	; 255
     9de:	6f ef       	ldi	r22, 0xFF	; 255
     9e0:	8c e2       	ldi	r24, 0x2C	; 44
     9e2:	0e 94 69 02 	call	0x4d2	; 0x4d2 <CAN_Bit_Modify>
}
     9e6:	61 96       	adiw	r28, 0x11	; 17
     9e8:	0f b6       	in	r0, 0x3f	; 63
     9ea:	f8 94       	cli
     9ec:	de bf       	out	0x3e, r29	; 62
     9ee:	0f be       	out	0x3f, r0	; 63
     9f0:	cd bf       	out	0x3d, r28	; 61
     9f2:	df 91       	pop	r29
     9f4:	cf 91       	pop	r28
     9f6:	ff 91       	pop	r31
     9f8:	ef 91       	pop	r30
     9fa:	bf 91       	pop	r27
     9fc:	af 91       	pop	r26
     9fe:	9f 91       	pop	r25
     a00:	8f 91       	pop	r24
     a02:	7f 91       	pop	r23
     a04:	6f 91       	pop	r22
     a06:	5f 91       	pop	r21
     a08:	4f 91       	pop	r20
     a0a:	3f 91       	pop	r19
     a0c:	2f 91       	pop	r18
     a0e:	1f 91       	pop	r17
     a10:	0f 91       	pop	r16
     a12:	0f 90       	pop	r0
     a14:	0f be       	out	0x3f, r0	; 63
     a16:	0f 90       	pop	r0
     a18:	1f 90       	pop	r1
     a1a:	18 95       	reti

00000a1c <compute_cw_angular_distance>:
            (start_angle+return_angle)%360=end+angle

****************************************************************************/
static uint16_t compute_cw_angular_distance(uint16_t start_angle, uint16_t end_angle)
{
    if (end_angle > start_angle)
     a1c:	86 17       	cp	r24, r22
     a1e:	97 07       	cpc	r25, r23
     a20:	28 f4       	brcc	.+10     	; 0xa2c <compute_cw_angular_distance+0x10>
    {
        // Just do the positive biased subtraction
        return end_angle-start_angle;
     a22:	9b 01       	movw	r18, r22
     a24:	28 1b       	sub	r18, r24
     a26:	39 0b       	sbc	r19, r25
     a28:	c9 01       	movw	r24, r18
     a2a:	08 95       	ret
    }
    else if (end_angle < start_angle)
     a2c:	68 17       	cp	r22, r24
     a2e:	79 07       	cpc	r23, r25
     a30:	30 f4       	brcc	.+12     	; 0xa3e <compute_cw_angular_distance+0x22>
    {
        // Take the compliment of the positive biased subtraction
        // *Note: this is for cases where the end angle is right of 0 degs
        //      and start is left of 0 degs
        return DEGS_FULL_CIRCLE-(start_angle-end_angle);
     a32:	68 1b       	sub	r22, r24
     a34:	79 0b       	sbc	r23, r25
     a36:	cb 01       	movw	r24, r22
     a38:	88 59       	subi	r24, 0x98	; 152
     a3a:	9e 4f       	sbci	r25, 0xFE	; 254
     a3c:	08 95       	ret
    }
    else
    {
        // The angles are equal
        return DEGS_FULL_CIRCLE;
     a3e:	88 e6       	ldi	r24, 0x68	; 104
     a40:	91 e0       	ldi	r25, 0x01	; 1
    }
}
     a42:	08 95       	ret

00000a44 <Compute_Individual_Light_Settings>:
****************************************************************************/
void Compute_Individual_Light_Settings(
                                        const slave_parameters_t * p_target_slave_params,
                                        uint8_t * p_cmd_data,
                                        rect_vect_t v_desired_location)
{
     a44:	4f 92       	push	r4
     a46:	5f 92       	push	r5
     a48:	6f 92       	push	r6
     a4a:	7f 92       	push	r7
     a4c:	8f 92       	push	r8
     a4e:	9f 92       	push	r9
     a50:	af 92       	push	r10
     a52:	bf 92       	push	r11
     a54:	cf 92       	push	r12
     a56:	df 92       	push	r13
     a58:	ef 92       	push	r14
     a5a:	ff 92       	push	r15
     a5c:	0f 93       	push	r16
     a5e:	1f 93       	push	r17
     a60:	cf 93       	push	r28
     a62:	df 93       	push	r29
     a64:	7b 01       	movw	r14, r22
     a66:	49 01       	movw	r8, r18
     a68:	5a 01       	movw	r10, r20
    // If NULL pointers, return immediately
    if (!p_target_slave_params) return;
    if (!p_target_slave_params) return;
     a6a:	00 97       	sbiw	r24, 0x00	; 0
     a6c:	09 f4       	brne	.+2      	; 0xa70 <Compute_Individual_Light_Settings+0x2c>
     a6e:	e2 c1       	rjmp	.+964    	; 0xe34 <Compute_Individual_Light_Settings+0x3f0>

    // Copy the slave params struct from the program space to our instance
    // in RAM.
    memcpy_P(&Slave_Parameters, p_target_slave_params, sizeof(Slave_Parameters));
     a70:	4f e0       	ldi	r20, 0x0F	; 15
     a72:	50 e0       	ldi	r21, 0x00	; 0
     a74:	bc 01       	movw	r22, r24
     a76:	86 e6       	ldi	r24, 0x66	; 102
     a78:	92 e0       	ldi	r25, 0x02	; 2
     a7a:	0e 94 1d 10 	call	0x203a	; 0x203a <memcpy_P>
    // This is because we want to see the angle relative to where we are,
    // For example, we could be at (1,0) with 180 FOV and the requested
    //  loc. could be (0.8,1) and the angle would be within our bounds,
    //  but if we use the desired location relative to us, the angle would
    //  be outside of our bounds.
    Vect_Desired_Relative.x = v_desired_location.x-p_Slave_Parameters->rect_position.x;
     a7e:	c0 91 06 01 	lds	r28, 0x0106	; 0x800106 <p_Slave_Parameters>
     a82:	d0 91 07 01 	lds	r29, 0x0107	; 0x800107 <p_Slave_Parameters+0x1>
     a86:	88 81       	ld	r24, Y
     a88:	99 81       	ldd	r25, Y+1	; 0x01
     a8a:	64 01       	movw	r12, r8
     a8c:	c8 1a       	sub	r12, r24
     a8e:	d9 0a       	sbc	r13, r25
     a90:	e5 e7       	ldi	r30, 0x75	; 117
     a92:	f2 e0       	ldi	r31, 0x02	; 2
     a94:	d1 82       	std	Z+1, r13	; 0x01
     a96:	c0 82       	st	Z, r12
    Vect_Desired_Relative.y = v_desired_location.y-p_Slave_Parameters->rect_position.y;
     a98:	8a 81       	ldd	r24, Y+2	; 0x02
     a9a:	9b 81       	ldd	r25, Y+3	; 0x03
     a9c:	85 01       	movw	r16, r10
     a9e:	08 1b       	sub	r16, r24
     aa0:	19 0b       	sbc	r17, r25
     aa2:	13 83       	std	Z+3, r17	; 0x03
     aa4:	02 83       	std	Z+2, r16	; 0x02
        Returns the squared norm of a 2-D vector

****************************************************************************/
static uint16_t norm2_rect_vect(rect_vect_t vect)
{
    return ((vect.x*vect.x) + (vect.y*vect.y));
     aa6:	c6 01       	movw	r24, r12
     aa8:	b6 01       	movw	r22, r12
     aaa:	0e 94 51 0f 	call	0x1ea2	; 0x1ea2 <__mulhi3>
     aae:	9c 01       	movw	r18, r24
     ab0:	c8 01       	movw	r24, r16
     ab2:	b8 01       	movw	r22, r16
     ab4:	0e 94 51 0f 	call	0x1ea2	; 0x1ea2 <__mulhi3>
     ab8:	82 0f       	add	r24, r18
     aba:	93 1f       	adc	r25, r19
    Vect_Desired_Relative.x = v_desired_location.x-p_Slave_Parameters->rect_position.x;
    Vect_Desired_Relative.y = v_desired_location.y-p_Slave_Parameters->rect_position.y;

    // COMPUTE:
    // distance^2 from node to desired location
    Norm2_Desired_Relative = norm2_rect_vect(Vect_Desired_Relative);
     abc:	90 93 7a 02 	sts	0x027A, r25	; 0x80027a <Norm2_Desired_Relative+0x1>
     ac0:	80 93 79 02 	sts	0x0279, r24	; 0x800279 <Norm2_Desired_Relative>
    //
	long i;
	float x2, y;
	const float threehalfs = 1.5F;

	x2 = norm2_v_rel * 0.5F;
     ac4:	bc 01       	movw	r22, r24
     ac6:	80 e0       	ldi	r24, 0x00	; 0
     ac8:	90 e0       	ldi	r25, 0x00	; 0
     aca:	0e 94 25 0e 	call	0x1c4a	; 0x1c4a <__floatunsisf>
	y  = norm2_v_rel;
	i  = * ( long * ) &y;                       // evil floating point bit level hacking
	i  = 0x5f3759df - ( i >> 1 );               // what the fuck?
     ace:	2b 01       	movw	r4, r22
     ad0:	3c 01       	movw	r6, r24
     ad2:	75 94       	asr	r7
     ad4:	67 94       	ror	r6
     ad6:	57 94       	ror	r5
     ad8:	47 94       	ror	r4
     ada:	0f 2e       	mov	r0, r31
     adc:	ff ed       	ldi	r31, 0xDF	; 223
     ade:	8f 2e       	mov	r8, r31
     ae0:	f9 e5       	ldi	r31, 0x59	; 89
     ae2:	9f 2e       	mov	r9, r31
     ae4:	f7 e3       	ldi	r31, 0x37	; 55
     ae6:	af 2e       	mov	r10, r31
     ae8:	ff e5       	ldi	r31, 0x5F	; 95
     aea:	bf 2e       	mov	r11, r31
     aec:	f0 2d       	mov	r31, r0
     aee:	84 18       	sub	r8, r4
     af0:	95 08       	sbc	r9, r5
     af2:	a6 08       	sbc	r10, r6
     af4:	b7 08       	sbc	r11, r7
    //
	long i;
	float x2, y;
	const float threehalfs = 1.5F;

	x2 = norm2_v_rel * 0.5F;
     af6:	20 e0       	ldi	r18, 0x00	; 0
     af8:	30 e0       	ldi	r19, 0x00	; 0
     afa:	40 e0       	ldi	r20, 0x00	; 0
     afc:	5f e3       	ldi	r21, 0x3F	; 63
     afe:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <__mulsf3>
	y  = norm2_v_rel;
	i  = * ( long * ) &y;                       // evil floating point bit level hacking
	i  = 0x5f3759df - ( i >> 1 );               // what the fuck?
	y  = * ( float * ) &i;
	y  = y * ( threehalfs - ( x2 * y * y ) );   // 1st iteration
     b02:	a5 01       	movw	r20, r10
     b04:	94 01       	movw	r18, r8
     b06:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <__mulsf3>
     b0a:	9b 01       	movw	r18, r22
     b0c:	ac 01       	movw	r20, r24
     b0e:	c5 01       	movw	r24, r10
     b10:	b4 01       	movw	r22, r8
     b12:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <__mulsf3>
     b16:	9b 01       	movw	r18, r22
     b18:	ac 01       	movw	r20, r24
     b1a:	60 e0       	ldi	r22, 0x00	; 0
     b1c:	70 e0       	ldi	r23, 0x00	; 0
     b1e:	80 ec       	ldi	r24, 0xC0	; 192
     b20:	9f e3       	ldi	r25, 0x3F	; 63
     b22:	0e 94 84 0d 	call	0x1b08	; 0x1b08 <__subsf3>
     b26:	9b 01       	movw	r18, r22
     b28:	ac 01       	movw	r20, r24
     b2a:	c5 01       	movw	r24, r10
     b2c:	b4 01       	movw	r22, r8
     b2e:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <__mulsf3>
     b32:	4b 01       	movw	r8, r22
     b34:	5c 01       	movw	r10, r24
	//	y  = y * ( threehalfs - ( x2 * y * y ) );   // 2nd iteration, this can be removed

    //
    // Multiply 1/sqrt(norm2) by the y so we get normalized y component
    //
    float normalized_y = v_rel.y*y;
     b36:	b8 01       	movw	r22, r16
     b38:	11 0f       	add	r17, r17
     b3a:	88 0b       	sbc	r24, r24
     b3c:	99 0b       	sbc	r25, r25
     b3e:	0e 94 27 0e 	call	0x1c4e	; 0x1c4e <__floatsisf>
     b42:	9b 01       	movw	r18, r22
     b44:	ac 01       	movw	r20, r24
     b46:	c5 01       	movw	r24, r10
     b48:	b4 01       	movw	r22, r8
     b4a:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <__mulsf3>
     b4e:	4b 01       	movw	r8, r22
     b50:	5c 01       	movw	r10, r24
    if (1 < normalized_y) normalized_y = 1;     // clamp since we are dealing with approximations
     b52:	20 e0       	ldi	r18, 0x00	; 0
     b54:	30 e0       	ldi	r19, 0x00	; 0
     b56:	40 e8       	ldi	r20, 0x80	; 128
     b58:	5f e3       	ldi	r21, 0x3F	; 63
     b5a:	0e 94 d7 0e 	call	0x1dae	; 0x1dae <__gesf2>
     b5e:	18 16       	cp	r1, r24
     b60:	9c f0       	brlt	.+38     	; 0xb88 <Compute_Individual_Light_Settings+0x144>
    if (-1 > normalized_y) normalized_y = -1;   // clamp since we are dealing with approximations
     b62:	20 e0       	ldi	r18, 0x00	; 0
     b64:	30 e0       	ldi	r19, 0x00	; 0
     b66:	40 e8       	ldi	r20, 0x80	; 128
     b68:	5f eb       	ldi	r21, 0xBF	; 191
     b6a:	c5 01       	movw	r24, r10
     b6c:	b4 01       	movw	r22, r8
     b6e:	0e 94 f1 0d 	call	0x1be2	; 0x1be2 <__cmpsf2>
     b72:	88 23       	and	r24, r24
     b74:	8c f4       	brge	.+34     	; 0xb98 <Compute_Individual_Light_Settings+0x154>
     b76:	0f 2e       	mov	r0, r31
     b78:	81 2c       	mov	r8, r1
     b7a:	91 2c       	mov	r9, r1
     b7c:	f0 e8       	ldi	r31, 0x80	; 128
     b7e:	af 2e       	mov	r10, r31
     b80:	ff eb       	ldi	r31, 0xBF	; 191
     b82:	bf 2e       	mov	r11, r31
     b84:	f0 2d       	mov	r31, r0
     b86:	08 c0       	rjmp	.+16     	; 0xb98 <Compute_Individual_Light_Settings+0x154>

    //
    // Multiply 1/sqrt(norm2) by the y so we get normalized y component
    //
    float normalized_y = v_rel.y*y;
    if (1 < normalized_y) normalized_y = 1;     // clamp since we are dealing with approximations
     b88:	0f 2e       	mov	r0, r31
     b8a:	81 2c       	mov	r8, r1
     b8c:	91 2c       	mov	r9, r1
     b8e:	f0 e8       	ldi	r31, 0x80	; 128
     b90:	af 2e       	mov	r10, r31
     b92:	ff e3       	ldi	r31, 0x3F	; 63
     b94:	bf 2e       	mov	r11, r31
     b96:	f0 2d       	mov	r31, r0
    //
    // We only care about our relative y component because our zero degree vector is <0,1>
    //  and the dot product is just the y component
    // Wolfram Alpha: plot 57*arccos(x) for x = {-1,1}
    //  acos ranges from 0 to 180 degrees
    uint16_t angle = 57*((-0.69813170079773212 * normalized_y * normalized_y - 0.87266462599716477) * normalized_y + 1.5707963267948966);
     b98:	22 ec       	ldi	r18, 0xC2	; 194
     b9a:	38 eb       	ldi	r19, 0xB8	; 184
     b9c:	42 e3       	ldi	r20, 0x32	; 50
     b9e:	5f eb       	ldi	r21, 0xBF	; 191
     ba0:	c5 01       	movw	r24, r10
     ba2:	b4 01       	movw	r22, r8
     ba4:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <__mulsf3>
     ba8:	9b 01       	movw	r18, r22
     baa:	ac 01       	movw	r20, r24
     bac:	c5 01       	movw	r24, r10
     bae:	b4 01       	movw	r22, r8
     bb0:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <__mulsf3>
     bb4:	23 ef       	ldi	r18, 0xF3	; 243
     bb6:	36 e6       	ldi	r19, 0x66	; 102
     bb8:	4f e5       	ldi	r20, 0x5F	; 95
     bba:	5f e3       	ldi	r21, 0x3F	; 63
     bbc:	0e 94 84 0d 	call	0x1b08	; 0x1b08 <__subsf3>
     bc0:	9b 01       	movw	r18, r22
     bc2:	ac 01       	movw	r20, r24
     bc4:	c5 01       	movw	r24, r10
     bc6:	b4 01       	movw	r22, r8
     bc8:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <__mulsf3>
     bcc:	2b ed       	ldi	r18, 0xDB	; 219
     bce:	3f e0       	ldi	r19, 0x0F	; 15
     bd0:	49 ec       	ldi	r20, 0xC9	; 201
     bd2:	5f e3       	ldi	r21, 0x3F	; 63
     bd4:	0e 94 85 0d 	call	0x1b0a	; 0x1b0a <__addsf3>
     bd8:	20 e0       	ldi	r18, 0x00	; 0
     bda:	30 e0       	ldi	r19, 0x00	; 0
     bdc:	44 e6       	ldi	r20, 0x64	; 100
     bde:	52 e4       	ldi	r21, 0x42	; 66
     be0:	0e 94 dc 0e 	call	0x1db8	; 0x1db8 <__mulsf3>
     be4:	0e 94 f6 0d 	call	0x1bec	; 0x1bec <__fixunssfsi>

    //
    // Output angle
    //
    if (0 > v_rel.x)
     be8:	dd 20       	and	r13, r13
     bea:	2c f4       	brge	.+10     	; 0xbf6 <Compute_Individual_Light_Settings+0x1b2>
    {
        // The vector is in the left half
        // Subtract computed angle from 360 to get cw angle
        return DEGS_FULL_CIRCLE-angle;
     bec:	08 e6       	ldi	r16, 0x68	; 104
     bee:	11 e0       	ldi	r17, 0x01	; 1
     bf0:	06 1b       	sub	r16, r22
     bf2:	17 0b       	sbc	r17, r23
     bf4:	01 c0       	rjmp	.+2      	; 0xbf8 <Compute_Individual_Light_Settings+0x1b4>
    }
    else
    {
        // The vector is in the right half.
        // Leave computed angle between as is
        return angle;
     bf6:	8b 01       	movw	r16, r22
    // distance^2 from node to desired location
    Norm2_Desired_Relative = norm2_rect_vect(Vect_Desired_Relative);

    // COMPUTE:
    // the relative angle of the desired location to us
    Desired_Theta = compute_our_rel_angle(Vect_Desired_Relative, Norm2_Desired_Relative);
     bf8:	10 93 7c 02 	sts	0x027C, r17	; 0x80027c <Desired_Theta+0x1>
     bfc:	00 93 7b 02 	sts	0x027B, r16	; 0x80027b <Desired_Theta>

    // COMPUTE:
    //  Light range in degs
    if (p_Slave_Parameters->move_equipped)
     c00:	8e 85       	ldd	r24, Y+14	; 0x0e
     c02:	88 23       	and	r24, r24
     c04:	79 f0       	breq	.+30     	; 0xc24 <Compute_Individual_Light_Settings+0x1e0>
    {
        // Theta_min/max can be anything, treats equal angles as full 360 movement capable
        Light_Range = compute_cw_angular_distance(p_Slave_Parameters->theta_min, p_Slave_Parameters->theta_max)
     c06:	6e 81       	ldd	r22, Y+6	; 0x06
     c08:	7f 81       	ldd	r23, Y+7	; 0x07
     c0a:	8c 81       	ldd	r24, Y+4	; 0x04
     c0c:	9d 81       	ldd	r25, Y+5	; 0x05
     c0e:	0e 94 0e 05 	call	0xa1c	; 0xa1c <compute_cw_angular_distance>
                        + p_Slave_Parameters->fov;
     c12:	2c 85       	ldd	r18, Y+12	; 0x0c
     c14:	3d 85       	ldd	r19, Y+13	; 0x0d
     c16:	82 0f       	add	r24, r18
     c18:	93 1f       	adc	r25, r19
    // COMPUTE:
    //  Light range in degs
    if (p_Slave_Parameters->move_equipped)
    {
        // Theta_min/max can be anything, treats equal angles as full 360 movement capable
        Light_Range = compute_cw_angular_distance(p_Slave_Parameters->theta_min, p_Slave_Parameters->theta_max)
     c1a:	90 93 7e 02 	sts	0x027E, r25	; 0x80027e <Light_Range+0x1>
     c1e:	80 93 7d 02 	sts	0x027D, r24	; 0x80027d <Light_Range>
     c22:	06 c0       	rjmp	.+12     	; 0xc30 <Compute_Individual_Light_Settings+0x1ec>
                        + p_Slave_Parameters->fov;
    }
    else
    {
        // The theta_min/max must be the same angle in slave_parameters
        Light_Range = p_Slave_Parameters->fov;
     c24:	8c 85       	ldd	r24, Y+12	; 0x0c
     c26:	9d 85       	ldd	r25, Y+13	; 0x0d
     c28:	90 93 7e 02 	sts	0x027E, r25	; 0x80027e <Light_Range+0x1>
     c2c:	80 93 7d 02 	sts	0x027D, r24	; 0x80027d <Light_Range>
    }

    // COMPUTE:
    //  Theta_Light_Min = Theta_Node_Min - (Field_Of_View / 2)
    //  Theta_Light_Max = Theta_Node_Max + (Field_Of_View / 2)
    Theta_Light_Min = (p_Slave_Parameters->theta_min-(p_Slave_Parameters->fov/2)+DEGS_FULL_CIRCLE)%DEGS_FULL_CIRCLE;
     c30:	2c 85       	ldd	r18, Y+12	; 0x0c
     c32:	3d 85       	ldd	r19, Y+13	; 0x0d
     c34:	36 95       	lsr	r19
     c36:	27 95       	ror	r18
     c38:	8c 81       	ldd	r24, Y+4	; 0x04
     c3a:	9d 81       	ldd	r25, Y+5	; 0x05
     c3c:	88 59       	subi	r24, 0x98	; 152
     c3e:	9e 4f       	sbci	r25, 0xFE	; 254
     c40:	82 1b       	sub	r24, r18
     c42:	93 0b       	sbc	r25, r19
     c44:	e8 e6       	ldi	r30, 0x68	; 104
     c46:	f1 e0       	ldi	r31, 0x01	; 1
     c48:	bf 01       	movw	r22, r30
     c4a:	0e 94 62 0f 	call	0x1ec4	; 0x1ec4 <__udivmodhi4>
     c4e:	6c 01       	movw	r12, r24
     c50:	90 93 83 02 	sts	0x0283, r25	; 0x800283 <Theta_Light_Min+0x1>
     c54:	80 93 82 02 	sts	0x0282, r24	; 0x800282 <Theta_Light_Min>
     c58:	8e 81       	ldd	r24, Y+6	; 0x06
     c5a:	9f 81       	ldd	r25, Y+7	; 0x07
     c5c:	88 59       	subi	r24, 0x98	; 152
     c5e:	9e 4f       	sbci	r25, 0xFE	; 254
    Theta_Light_Max = (p_Slave_Parameters->theta_max+(p_Slave_Parameters->fov/2)+DEGS_FULL_CIRCLE)%DEGS_FULL_CIRCLE;
     c60:	82 0f       	add	r24, r18
     c62:	93 1f       	adc	r25, r19
     c64:	bf 01       	movw	r22, r30
     c66:	0e 94 62 0f 	call	0x1ec4	; 0x1ec4 <__udivmodhi4>
     c6a:	ec 01       	movw	r28, r24
     c6c:	90 93 85 02 	sts	0x0285, r25	; 0x800285 <Theta_Light_Max+0x1>
     c70:	80 93 84 02 	sts	0x0284, r24	; 0x800284 <Theta_Light_Max>

    // CHECK TO SEE IF ANGLE IS BETWEEN MIN AND MAX:
    // COMPUTE:
    //  Distance from min to desired
    //  Distance from min to max
    if  (   (compute_cw_angular_distance(Theta_Light_Min, Desired_Theta)
     c74:	b8 01       	movw	r22, r16
     c76:	c6 01       	movw	r24, r12
     c78:	0e 94 0e 05 	call	0xa1c	; 0xa1c <compute_cw_angular_distance>
     c7c:	8c 01       	movw	r16, r24
            <=
            compute_cw_angular_distance(Theta_Light_Min, Theta_Light_Max))
     c7e:	be 01       	movw	r22, r28
     c80:	c6 01       	movw	r24, r12
     c82:	0e 94 0e 05 	call	0xa1c	; 0xa1c <compute_cw_angular_distance>

    // CHECK TO SEE IF ANGLE IS BETWEEN MIN AND MAX:
    // COMPUTE:
    //  Distance from min to desired
    //  Distance from min to max
    if  (   (compute_cw_angular_distance(Theta_Light_Min, Desired_Theta)
     c86:	80 17       	cp	r24, r16
     c88:	91 07       	cpc	r25, r17
     c8a:	40 f4       	brcc	.+16     	; 0xc9c <Compute_Individual_Light_Settings+0x258>
            <=
            compute_cw_angular_distance(Theta_Light_Min, Theta_Light_Max))

            ||
     c8c:	80 91 7d 02 	lds	r24, 0x027D	; 0x80027d <Light_Range>
     c90:	90 91 7e 02 	lds	r25, 0x027E	; 0x80027e <Light_Range+0x1>
     c94:	88 36       	cpi	r24, 0x68	; 104
     c96:	91 40       	sbci	r25, 0x01	; 1
     c98:	08 f4       	brcc	.+2      	; 0xc9c <Compute_Individual_Light_Settings+0x258>
     c9a:	b7 c0       	rjmp	.+366    	; 0xe0a <Compute_Individual_Light_Settings+0x3c6>
        }
        else
        {
            // Leave as is. Valid light intensity.
        }
        Write_Intensity_Data(Result_Settings, 35);
     c9c:	63 e2       	ldi	r22, 0x23	; 35
     c9e:	8f e7       	ldi	r24, 0x7F	; 127
     ca0:	92 e0       	ldi	r25, 0x02	; 2
     ca2:	0e 94 52 03 	call	0x6a4	; 0x6a4 <Write_Intensity_Data>

        // Interpolate position between min and max if this slave is equipped to move
        position_data_t temp_position = POSITION_NON_COMMAND;
        if (p_Slave_Parameters->move_equipped)
     ca6:	00 91 06 01 	lds	r16, 0x0106	; 0x800106 <p_Slave_Parameters>
     caa:	10 91 07 01 	lds	r17, 0x0107	; 0x800107 <p_Slave_Parameters+0x1>
     cae:	f8 01       	movw	r30, r16
     cb0:	86 85       	ldd	r24, Z+14	; 0x0e
     cb2:	88 23       	and	r24, r24
     cb4:	09 f4       	brne	.+2      	; 0xcb8 <Compute_Individual_Light_Settings+0x274>
     cb6:	9e c0       	rjmp	.+316    	; 0xdf4 <Compute_Individual_Light_Settings+0x3b0>
    position_data_t result = POSITION_NON_COMMAND;

    /* CALCULATE RANGE OF SLAVE IN DEGREES */
    // Calculate the range of degrees between min and max
    uint16_t slave_range_degs;
    slave_range_degs = compute_cw_angular_distance(p_Slave_Parameters->theta_min, p_Slave_Parameters->theta_max);
     cb8:	86 80       	ldd	r8, Z+6	; 0x06
     cba:	97 80       	ldd	r9, Z+7	; 0x07
     cbc:	c4 81       	ldd	r28, Z+4	; 0x04
     cbe:	d5 81       	ldd	r29, Z+5	; 0x05
     cc0:	b4 01       	movw	r22, r8
     cc2:	ce 01       	movw	r24, r28
     cc4:	0e 94 0e 05 	call	0xa1c	; 0xa1c <compute_cw_angular_distance>
     cc8:	3c 01       	movw	r6, r24

    /* COMPUTE RATIO OF DESIRED ANGLE ABOVE THE MINIMUM ANGLE*/
    position_data_t position_range;
    // If the desired angle is outside of our move ability
    if  (   compute_cw_angular_distance(p_Slave_Parameters->theta_min, Desired_Theta)
     cca:	a0 90 7b 02 	lds	r10, 0x027B	; 0x80027b <Desired_Theta>
     cce:	b0 90 7c 02 	lds	r11, 0x027C	; 0x80027c <Desired_Theta+0x1>
     cd2:	b5 01       	movw	r22, r10
     cd4:	ce 01       	movw	r24, r28
     cd6:	0e 94 0e 05 	call	0xa1c	; 0xa1c <compute_cw_angular_distance>
     cda:	6c 01       	movw	r12, r24
     cdc:	86 15       	cp	r24, r6
     cde:	97 05       	cpc	r25, r7
     ce0:	a0 f0       	brcs	.+40     	; 0xd0a <Compute_Individual_Light_Settings+0x2c6>
            >=
            slave_range_degs
        )
    {
        // If the desired angle is closer to our min
        if  (   compute_cw_angular_distance(p_Slave_Parameters->theta_max, Desired_Theta)
     ce2:	b5 01       	movw	r22, r10
     ce4:	c4 01       	movw	r24, r8
     ce6:	0e 94 0e 05 	call	0xa1c	; 0xa1c <compute_cw_angular_distance>
     cea:	6c 01       	movw	r12, r24
                >
                compute_cw_angular_distance(Desired_Theta, p_Slave_Parameters->theta_min)
     cec:	be 01       	movw	r22, r28
     cee:	c5 01       	movw	r24, r10
     cf0:	0e 94 0e 05 	call	0xa1c	; 0xa1c <compute_cw_angular_distance>
            >=
            slave_range_degs
        )
    {
        // If the desired angle is closer to our min
        if  (   compute_cw_angular_distance(p_Slave_Parameters->theta_max, Desired_Theta)
     cf4:	8c 15       	cp	r24, r12
     cf6:	9d 05       	cpc	r25, r13
     cf8:	20 f4       	brcc	.+8      	; 0xd02 <Compute_Individual_Light_Settings+0x2be>
                >
                compute_cw_angular_distance(Desired_Theta, p_Slave_Parameters->theta_min)
            )
        {
            // Return our min position
            result = p_Slave_Parameters->position_min;
     cfa:	f8 01       	movw	r30, r16
     cfc:	c0 85       	ldd	r28, Z+8	; 0x08
     cfe:	d1 85       	ldd	r29, Z+9	; 0x09
     d00:	72 c0       	rjmp	.+228    	; 0xde6 <Compute_Individual_Light_Settings+0x3a2>
        }
        // Otherwise, the desired angle is closer to our max
        else
        {
            // Return our max position
            result = p_Slave_Parameters->position_max;
     d02:	f8 01       	movw	r30, r16
     d04:	c2 85       	ldd	r28, Z+10	; 0x0a
     d06:	d3 85       	ldd	r29, Z+11	; 0x0b
     d08:	6e c0       	rjmp	.+220    	; 0xde6 <Compute_Individual_Light_Settings+0x3a2>
    // Otherwise, angle is actually between our min and max (going CW)
    //      so... interpolate
    else
    {
        // If positions are increasing from min to max
        if (p_Slave_Parameters->position_max > p_Slave_Parameters->position_min)
     d0a:	f8 01       	movw	r30, r16
     d0c:	42 84       	ldd	r4, Z+10	; 0x0a
     d0e:	53 84       	ldd	r5, Z+11	; 0x0b
     d10:	c0 85       	ldd	r28, Z+8	; 0x08
     d12:	d1 85       	ldd	r29, Z+9	; 0x09
     d14:	c4 15       	cp	r28, r4
     d16:	d5 05       	cpc	r29, r5
     d18:	90 f5       	brcc	.+100    	; 0xd7e <Compute_Individual_Light_Settings+0x33a>
        {
            // Classic interpolation (add 0.5 to round to closest integer)
            // Since the positions are increasing, we add to min position
            // @TODO: Make sure these won't overflow
            position_range = p_Slave_Parameters->position_max-p_Slave_Parameters->position_min;
            result = p_Slave_Parameters->position_min + (0.5+((compute_cw_angular_distance(p_Slave_Parameters->theta_min, Desired_Theta) * (uint32_t) position_range)/slave_range_degs));
     d1a:	be 01       	movw	r22, r28
     d1c:	80 e0       	ldi	r24, 0x00	; 0
     d1e:	90 e0       	ldi	r25, 0x00	; 0
     d20:	0e 94 25 0e 	call	0x1c4a	; 0x1c4a <__floatunsisf>
     d24:	4b 01       	movw	r8, r22
     d26:	5c 01       	movw	r10, r24
     d28:	b6 01       	movw	r22, r12
     d2a:	80 e0       	ldi	r24, 0x00	; 0
     d2c:	90 e0       	ldi	r25, 0x00	; 0
        if (p_Slave_Parameters->position_max > p_Slave_Parameters->position_min)
        {
            // Classic interpolation (add 0.5 to round to closest integer)
            // Since the positions are increasing, we add to min position
            // @TODO: Make sure these won't overflow
            position_range = p_Slave_Parameters->position_max-p_Slave_Parameters->position_min;
     d2e:	92 01       	movw	r18, r4
     d30:	2c 1b       	sub	r18, r28
     d32:	3d 0b       	sbc	r19, r29
            result = p_Slave_Parameters->position_min + (0.5+((compute_cw_angular_distance(p_Slave_Parameters->theta_min, Desired_Theta) * (uint32_t) position_range)/slave_range_degs));
     d34:	40 e0       	ldi	r20, 0x00	; 0
     d36:	50 e0       	ldi	r21, 0x00	; 0
     d38:	0e 94 9a 0f 	call	0x1f34	; 0x1f34 <__umulsidi3>
     d3c:	f2 2f       	mov	r31, r18
     d3e:	e3 2f       	mov	r30, r19
     d40:	b4 2f       	mov	r27, r20
     d42:	a5 2f       	mov	r26, r21
     d44:	93 01       	movw	r18, r6
     d46:	40 e0       	ldi	r20, 0x00	; 0
     d48:	50 e0       	ldi	r21, 0x00	; 0
     d4a:	6f 2f       	mov	r22, r31
     d4c:	7e 2f       	mov	r23, r30
     d4e:	8b 2f       	mov	r24, r27
     d50:	9a 2f       	mov	r25, r26
     d52:	0e 94 76 0f 	call	0x1eec	; 0x1eec <__udivmodsi4>
     d56:	ca 01       	movw	r24, r20
     d58:	b9 01       	movw	r22, r18
     d5a:	0e 94 25 0e 	call	0x1c4a	; 0x1c4a <__floatunsisf>
     d5e:	20 e0       	ldi	r18, 0x00	; 0
     d60:	30 e0       	ldi	r19, 0x00	; 0
     d62:	40 e0       	ldi	r20, 0x00	; 0
     d64:	5f e3       	ldi	r21, 0x3F	; 63
     d66:	0e 94 85 0d 	call	0x1b0a	; 0x1b0a <__addsf3>
     d6a:	9b 01       	movw	r18, r22
     d6c:	ac 01       	movw	r20, r24
     d6e:	c5 01       	movw	r24, r10
     d70:	b4 01       	movw	r22, r8
     d72:	0e 94 85 0d 	call	0x1b0a	; 0x1b0a <__addsf3>
     d76:	0e 94 f6 0d 	call	0x1bec	; 0x1bec <__fixunssfsi>
     d7a:	eb 01       	movw	r28, r22
     d7c:	34 c0       	rjmp	.+104    	; 0xde6 <Compute_Individual_Light_Settings+0x3a2>
        }
        // If positions are decreasing from min to max
        else if (p_Slave_Parameters->position_min > p_Slave_Parameters->position_max)
     d7e:	4c 16       	cp	r4, r28
     d80:	5d 06       	cpc	r5, r29
     d82:	88 f5       	brcc	.+98     	; 0xde6 <Compute_Individual_Light_Settings+0x3a2>
        {
            // Classic interpolation (add 0.5 to round to closest integer)
            // Since the positions are decreasing, we subtract from min position
            // @TODO: Make sure these won't overflow
            position_range = p_Slave_Parameters->position_min-p_Slave_Parameters->position_max;
            result = p_Slave_Parameters->position_min - (0.5+((compute_cw_angular_distance(p_Slave_Parameters->theta_min, Desired_Theta) * (uint32_t) position_range)/slave_range_degs));
     d84:	be 01       	movw	r22, r28
     d86:	80 e0       	ldi	r24, 0x00	; 0
     d88:	90 e0       	ldi	r25, 0x00	; 0
     d8a:	0e 94 25 0e 	call	0x1c4a	; 0x1c4a <__floatunsisf>
     d8e:	4b 01       	movw	r8, r22
     d90:	5c 01       	movw	r10, r24
     d92:	b6 01       	movw	r22, r12
     d94:	80 e0       	ldi	r24, 0x00	; 0
     d96:	90 e0       	ldi	r25, 0x00	; 0
        else if (p_Slave_Parameters->position_min > p_Slave_Parameters->position_max)
        {
            // Classic interpolation (add 0.5 to round to closest integer)
            // Since the positions are decreasing, we subtract from min position
            // @TODO: Make sure these won't overflow
            position_range = p_Slave_Parameters->position_min-p_Slave_Parameters->position_max;
     d98:	c4 19       	sub	r28, r4
     d9a:	d5 09       	sbc	r29, r5
            result = p_Slave_Parameters->position_min - (0.5+((compute_cw_angular_distance(p_Slave_Parameters->theta_min, Desired_Theta) * (uint32_t) position_range)/slave_range_degs));
     d9c:	9e 01       	movw	r18, r28
     d9e:	40 e0       	ldi	r20, 0x00	; 0
     da0:	50 e0       	ldi	r21, 0x00	; 0
     da2:	0e 94 9a 0f 	call	0x1f34	; 0x1f34 <__umulsidi3>
     da6:	b2 2f       	mov	r27, r18
     da8:	a3 2f       	mov	r26, r19
     daa:	f4 2f       	mov	r31, r20
     dac:	e5 2f       	mov	r30, r21
     dae:	93 01       	movw	r18, r6
     db0:	40 e0       	ldi	r20, 0x00	; 0
     db2:	50 e0       	ldi	r21, 0x00	; 0
     db4:	6b 2f       	mov	r22, r27
     db6:	7a 2f       	mov	r23, r26
     db8:	8f 2f       	mov	r24, r31
     dba:	9e 2f       	mov	r25, r30
     dbc:	0e 94 76 0f 	call	0x1eec	; 0x1eec <__udivmodsi4>
     dc0:	ca 01       	movw	r24, r20
     dc2:	b9 01       	movw	r22, r18
     dc4:	0e 94 25 0e 	call	0x1c4a	; 0x1c4a <__floatunsisf>
     dc8:	20 e0       	ldi	r18, 0x00	; 0
     dca:	30 e0       	ldi	r19, 0x00	; 0
     dcc:	40 e0       	ldi	r20, 0x00	; 0
     dce:	5f e3       	ldi	r21, 0x3F	; 63
     dd0:	0e 94 85 0d 	call	0x1b0a	; 0x1b0a <__addsf3>
     dd4:	9b 01       	movw	r18, r22
     dd6:	ac 01       	movw	r20, r24
     dd8:	c5 01       	movw	r24, r10
     dda:	b4 01       	movw	r22, r8
     ddc:	0e 94 84 0d 	call	0x1b08	; 0x1b08 <__subsf3>
     de0:	0e 94 f6 0d 	call	0x1bec	; 0x1bec <__fixunssfsi>
     de4:	eb 01       	movw	r28, r22
        }
    }

    // Check for position validity before returning
    // @TODO: We might want to still move it to the closest edge.
    if (Is_Servo_Position_Valid(p_Slave_Parameters, result)) 
     de6:	be 01       	movw	r22, r28
     de8:	c8 01       	movw	r24, r16
     dea:	0e 94 53 01 	call	0x2a6	; 0x2a6 <Is_Servo_Position_Valid>
     dee:	88 23       	and	r24, r24
     df0:	21 f0       	breq	.+8      	; 0xdfa <Compute_Individual_Light_Settings+0x3b6>
     df2:	05 c0       	rjmp	.+10     	; 0xdfe <Compute_Individual_Light_Settings+0x3ba>
        }
        else
        {
            // This slave is not equipped to move so return a non-command, so the servo
            // doesn't move
            temp_position = POSITION_NON_COMMAND;
     df4:	cf ef       	ldi	r28, 0xFF	; 255
     df6:	df ef       	ldi	r29, 0xFF	; 255
     df8:	02 c0       	rjmp	.+4      	; 0xdfe <Compute_Individual_Light_Settings+0x3ba>
    {
        return result;
    }
    else
    {
        return POSITION_NON_COMMAND;
     dfa:	cf ef       	ldi	r28, 0xFF	; 255
     dfc:	df ef       	ldi	r29, 0xFF	; 255
        {
            // This slave is not equipped to move so return a non-command, so the servo
            // doesn't move
            temp_position = POSITION_NON_COMMAND;
        }
        Write_Position_Data(Result_Settings, temp_position);
     dfe:	be 01       	movw	r22, r28
     e00:	8f e7       	ldi	r24, 0x7F	; 127
     e02:	92 e0       	ldi	r25, 0x02	; 2
     e04:	0e 94 55 03 	call	0x6aa	; 0x6aa <Write_Position_Data>

            ||

            (DEGS_FULL_CIRCLE <= Light_Range)
        )
    {
     e08:	0b c0       	rjmp	.+22     	; 0xe20 <Compute_Individual_Light_Settings+0x3dc>
    // Otherwise, this slave cannot put any light in the requested location
    else
    {
        // The desired position cannot be reached with light via this node.
        // Turn off the light and keep the servo where it is (send non command to servo)
        Write_Intensity_Data(Result_Settings, LIGHT_OFF);
     e0a:	60 e0       	ldi	r22, 0x00	; 0
     e0c:	8f e7       	ldi	r24, 0x7F	; 127
     e0e:	92 e0       	ldi	r25, 0x02	; 2
     e10:	0e 94 52 03 	call	0x6a4	; 0x6a4 <Write_Intensity_Data>
        Write_Position_Data(Result_Settings, POSITION_NON_COMMAND);
     e14:	6f ef       	ldi	r22, 0xFF	; 255
     e16:	7f ef       	ldi	r23, 0xFF	; 255
     e18:	8f e7       	ldi	r24, 0x7F	; 127
     e1a:	92 e0       	ldi	r25, 0x02	; 2
     e1c:	0e 94 55 03 	call	0x6aa	; 0x6aa <Write_Position_Data>
    // *Note: after this algorithm runs, the light intensity will be set,
    //  and the servo position may or may not be a real position,
    //  (either NON_COMMAND or a valid position)

    // Copy data to location provided by caller
    memcpy(p_cmd_data, Result_Settings, LIN_PACKET_LEN);
     e20:	80 91 7f 02 	lds	r24, 0x027F	; 0x80027f <Result_Settings>
     e24:	90 91 80 02 	lds	r25, 0x0280	; 0x800280 <Result_Settings+0x1>
     e28:	a0 91 81 02 	lds	r26, 0x0281	; 0x800281 <Result_Settings+0x2>
     e2c:	f7 01       	movw	r30, r14
     e2e:	80 83       	st	Z, r24
     e30:	91 83       	std	Z+1, r25	; 0x01
     e32:	a2 83       	std	Z+2, r26	; 0x02
}
     e34:	df 91       	pop	r29
     e36:	cf 91       	pop	r28
     e38:	1f 91       	pop	r17
     e3a:	0f 91       	pop	r16
     e3c:	ff 90       	pop	r15
     e3e:	ef 90       	pop	r14
     e40:	df 90       	pop	r13
     e42:	cf 90       	pop	r12
     e44:	bf 90       	pop	r11
     e46:	af 90       	pop	r10
     e48:	9f 90       	pop	r9
     e4a:	8f 90       	pop	r8
     e4c:	7f 90       	pop	r7
     e4e:	6f 90       	pop	r6
     e50:	5f 90       	pop	r5
     e52:	4f 90       	pop	r4
     e54:	08 95       	ret

00000e56 <lin_init>:
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_init (unsigned char l_type, unsigned long b_rate) {
			
    // Pull-up on TxLIN & RxLIN (one by one to use bit-addressing)
    LIN_PORT_DIR &= ~(1<<LIN_INPUT_PIN );
     e56:	08 98       	cbi	0x01, 0	; 1
    LIN_PORT_DIR &= ~(1<<LIN_OUTPUT_PIN);
     e58:	09 98       	cbi	0x01, 1	; 1
    LIN_PORT_OUT |=  (1<<LIN_INPUT_PIN );
     e5a:	10 9a       	sbi	0x02, 0	; 2
    LIN_PORT_OUT |=  (1<<LIN_OUTPUT_PIN);
     e5c:	11 9a       	sbi	0x02, 1	; 2

    Lin_full_reset();
     e5e:	90 e8       	ldi	r25, 0x80	; 128
     e60:	90 93 c8 00 	sts	0x00C8, r25	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
     e64:	10 92 ca 00 	sts	0x00CA, r1	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
     e68:	ed ec       	ldi	r30, 0xCD	; 205
     e6a:	f0 e0       	ldi	r31, 0x00	; 0
     e6c:	10 82       	st	Z, r1
     e6e:	ae ec       	ldi	r26, 0xCE	; 206
     e70:	b0 e0       	ldi	r27, 0x00	; 0
     e72:	1c 92       	st	X, r1
    Lin_set_baudrate(b_rate);
     e74:	25 2f       	mov	r18, r21
     e76:	33 27       	eor	r19, r19
     e78:	2c 93       	st	X, r18
     e7a:	40 83       	st	Z, r20
			
    if (l_type == LIN_1X) {
     e7c:	80 34       	cpi	r24, 0x40	; 64
     e7e:	21 f4       	brne	.+8      	; 0xe88 <lin_init+0x32>
    			Lin_1x_enable();
     e80:	88 e4       	ldi	r24, 0x48	; 72
     e82:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
     e86:	05 c0       	rjmp	.+10     	; 0xe92 <lin_init+0x3c>
    } else if (l_type == LIN_2X) {
     e88:	81 11       	cpse	r24, r1
     e8a:	0d c0       	rjmp	.+26     	; 0xea6 <lin_init+0x50>
    			Lin_2x_enable();
     e8c:	88 e0       	ldi	r24, 0x08	; 8
     e8e:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
    } else {
    			return 0;
    }
    // If LIN is interrupt driven, enable the 2 following lines
    Lin_set_enable_it();
     e92:	8f e0       	ldi	r24, 0x0F	; 15
     e94:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
    // Disable resync for the master only
    if (IS_MASTER_NODE)
    {
      // TODO: Look into this and decide if we NEED to disable autosync
      // Disable autosync
      LINBTR |= 1<<LDISR;
     e98:	ec ec       	ldi	r30, 0xCC	; 204
     e9a:	f0 e0       	ldi	r31, 0x00	; 0
     e9c:	80 81       	ld	r24, Z
     e9e:	80 68       	ori	r24, 0x80	; 128
     ea0:	80 83       	st	Z, r24
    }
    
    return 1;
     ea2:	81 e0       	ldi	r24, 0x01	; 1
     ea4:	08 95       	ret
    if (l_type == LIN_1X) {
    			Lin_1x_enable();
    } else if (l_type == LIN_2X) {
    			Lin_2x_enable();
    } else {
    			return 0;
     ea6:	80 e0       	ldi	r24, 0x00	; 0
      // Disable autosync
      LINBTR |= 1<<LDISR;
    }
    
    return 1;
}
     ea8:	08 95       	ret

00000eaa <lin_tx_header>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_tx_header (unsigned char l_type, unsigned char l_id, unsigned char l_len) {                                                                                        
                                                                                                                                                                         
    Lin_abort();    // Useful if controller is still in 'lin_tx_response'                                                        
     eaa:	e8 ec       	ldi	r30, 0xC8	; 200
     eac:	f0 e0       	ldi	r31, 0x00	; 0
     eae:	90 81       	ld	r25, Z
     eb0:	9c 7f       	andi	r25, 0xFC	; 252
     eb2:	90 83       	st	Z, r25
    				// or in 'lin_rx_response' mode. Note that when these                                                                    
    				// modes are running, writing in LIN registers is                                                                        
    				// disabled and the ID cannot be set in the controller.                                                                  
    				// (c.f. Break-in-Data behavior)
    				
    if (l_type == LIN_1X) {
     eb4:	80 34       	cpi	r24, 0x40	; 64
     eb6:	c1 f4       	brne	.+48     	; 0xee8 <lin_tx_header+0x3e>
        Lin_1x_set_id(l_id);                                                                                                                             
     eb8:	e0 ed       	ldi	r30, 0xD0	; 208
     eba:	f0 e0       	ldi	r31, 0x00	; 0
     ebc:	80 81       	ld	r24, Z
     ebe:	80 7f       	andi	r24, 0xF0	; 240
     ec0:	80 83       	st	Z, r24
     ec2:	80 81       	ld	r24, Z
     ec4:	6f 70       	andi	r22, 0x0F	; 15
     ec6:	68 2b       	or	r22, r24
     ec8:	60 83       	st	Z, r22
        Lin_1x_set_len(l_len);
     eca:	80 81       	ld	r24, Z
     ecc:	8f 7c       	andi	r24, 0xCF	; 207
     ece:	80 83       	st	Z, r24
     ed0:	80 81       	ld	r24, Z
     ed2:	50 e0       	ldi	r21, 0x00	; 0
     ed4:	4c 5f       	subi	r20, 0xFC	; 252
     ed6:	5f 4f       	sbci	r21, 0xFF	; 255
     ed8:	44 0f       	add	r20, r20
     eda:	55 1f       	adc	r21, r21
     edc:	44 0f       	add	r20, r20
     ede:	55 1f       	adc	r21, r21
     ee0:	40 73       	andi	r20, 0x30	; 48
     ee2:	48 2b       	or	r20, r24
     ee4:	40 83       	st	Z, r20
     ee6:	0b c0       	rjmp	.+22     	; 0xefe <lin_tx_header+0x54>
    } else if (l_type == LIN_2X) {
     ee8:	81 11       	cpse	r24, r1
     eea:	13 c0       	rjmp	.+38     	; 0xf12 <lin_tx_header+0x68>
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
     eec:	e0 ed       	ldi	r30, 0xD0	; 208
     eee:	f0 e0       	ldi	r31, 0x00	; 0
     ef0:	80 81       	ld	r24, Z
     ef2:	80 7c       	andi	r24, 0xC0	; 192
     ef4:	80 83       	st	Z, r24
     ef6:	80 81       	ld	r24, Z
     ef8:	6f 73       	andi	r22, 0x3F	; 63
     efa:	68 2b       	or	r22, r24
     efc:	60 83       	st	Z, r22
    } else {
        return 0;
    }
    
    Lin_tx_header();            // Set command
     efe:	e8 ec       	ldi	r30, 0xC8	; 200
     f00:	f0 e0       	ldi	r31, 0x00	; 0
     f02:	80 81       	ld	r24, Z
     f04:	8c 7f       	andi	r24, 0xFC	; 252
     f06:	80 83       	st	Z, r24
     f08:	80 81       	ld	r24, Z
     f0a:	81 60       	ori	r24, 0x01	; 1
     f0c:	80 83       	st	Z, r24
    return 1;
     f0e:	81 e0       	ldi	r24, 0x01	; 1
     f10:	08 95       	ret
        Lin_1x_set_id(l_id);                                                                                                                             
        Lin_1x_set_len(l_len);
    } else if (l_type == LIN_2X) {
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
    } else {
        return 0;
     f12:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    Lin_tx_header();            // Set command
    return 1;
}
     f14:	08 95       	ret

00000f16 <lin_rx_response>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_rx_response (unsigned char l_type, unsigned char l_len) {                                                                                                         
                                                                                                                                                                      
    if (l_type == LIN_1X) {                                                                                                                                   
     f16:	80 34       	cpi	r24, 0x40	; 64
     f18:	31 f4       	brne	.+12     	; 0xf26 <lin_rx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                        
     f1a:	e8 ec       	ldi	r30, 0xC8	; 200
     f1c:	f0 e0       	ldi	r31, 0x00	; 0
     f1e:	80 81       	ld	r24, Z
     f20:	80 64       	ori	r24, 0x40	; 64
     f22:	80 83       	st	Z, r24
     f24:	09 c0       	rjmp	.+18     	; 0xf38 <lin_rx_response+0x22>
    } else if (l_type == LIN_2X) {                                                                                                                            
     f26:	81 11       	cpse	r24, r1
     f28:	11 c0       	rjmp	.+34     	; 0xf4c <lin_rx_response+0x36>
        Lin_2x_set_type();              // Change is necessary                                        
     f2a:	e8 ec       	ldi	r30, 0xC8	; 200
     f2c:	f0 e0       	ldi	r31, 0x00	; 0
     f2e:	80 81       	ld	r24, Z
     f30:	80 83       	st	Z, r24
        Lin_set_rx_len(l_len);                                                                                                                        
     f32:	6f 70       	andi	r22, 0x0F	; 15
     f34:	60 93 cf 00 	sts	0x00CF, r22	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
     f38:	e8 ec       	ldi	r30, 0xC8	; 200
     f3a:	f0 e0       	ldi	r31, 0x00	; 0
     f3c:	80 81       	ld	r24, Z
     f3e:	8c 7f       	andi	r24, 0xFC	; 252
     f40:	80 83       	st	Z, r24
     f42:	80 81       	ld	r24, Z
     f44:	82 60       	ori	r24, 0x02	; 2
     f46:	80 83       	st	Z, r24
    return 1;                                                                                                                                                 
     f48:	81 e0       	ldi	r24, 0x01	; 1
     f4a:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                        
    } else if (l_type == LIN_2X) {                                                                                                                            
        Lin_2x_set_type();              // Change is necessary                                        
        Lin_set_rx_len(l_len);                                                                                                                        
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
     f4c:	80 e0       	ldi	r24, 0x00	; 0
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
    return 1;                                                                                                                                                 
}
     f4e:	08 95       	ret

00000f50 <lin_tx_response>:
//------------------------------------------------------------------------------
unsigned char lin_tx_response (unsigned char l_type, unsigned char *l_data, unsigned char l_len) {                                                                                     
                                                                                                                                                                         
unsigned char i;                                                                                                                                                         
                                                                                                                                                                         
    if (l_type == LIN_1X) {                                                                                                                                      
     f50:	80 34       	cpi	r24, 0x40	; 64
     f52:	31 f4       	brne	.+12     	; 0xf60 <lin_tx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                           
     f54:	e8 ec       	ldi	r30, 0xC8	; 200
     f56:	f0 e0       	ldi	r31, 0x00	; 0
     f58:	80 81       	ld	r24, Z
     f5a:	80 64       	ori	r24, 0x40	; 64
     f5c:	80 83       	st	Z, r24
     f5e:	0b c0       	rjmp	.+22     	; 0xf76 <lin_tx_response+0x26>
    } else if (l_type == LIN_2X) {                                                                                                                               
     f60:	81 11       	cpse	r24, r1
     f62:	25 c0       	rjmp	.+74     	; 0xfae <lin_tx_response+0x5e>
        Lin_2x_set_type();				// Change is necessary                                           
     f64:	e8 ec       	ldi	r30, 0xC8	; 200
     f66:	f0 e0       	ldi	r31, 0x00	; 0
     f68:	80 81       	ld	r24, Z
     f6a:	80 83       	st	Z, r24
        Lin_set_tx_len(l_len);                                                                                                                           
     f6c:	84 2f       	mov	r24, r20
     f6e:	82 95       	swap	r24
     f70:	80 7f       	andi	r24, 0xF0	; 240
     f72:	80 93 cf 00 	sts	0x00CF, r24	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
     f76:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                                
     f7a:	44 23       	and	r20, r20
     f7c:	71 f0       	breq	.+28     	; 0xf9a <lin_tx_response+0x4a>
     f7e:	fb 01       	movw	r30, r22
     f80:	41 50       	subi	r20, 0x01	; 1
     f82:	50 e0       	ldi	r21, 0x00	; 0
     f84:	4f 5f       	subi	r20, 0xFF	; 255
     f86:	5f 4f       	sbci	r21, 0xFF	; 255
     f88:	64 0f       	add	r22, r20
     f8a:	75 1f       	adc	r23, r21
        Lin_set_data(*l_data++);                                                                                                                         
     f8c:	a2 ed       	ldi	r26, 0xD2	; 210
     f8e:	b0 e0       	ldi	r27, 0x00	; 0
     f90:	81 91       	ld	r24, Z+
     f92:	8c 93       	st	X, r24
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
    for (i = 0; i < l_len; i++) {                                                                                                                                
     f94:	e6 17       	cp	r30, r22
     f96:	f7 07       	cpc	r31, r23
     f98:	d9 f7       	brne	.-10     	; 0xf90 <lin_tx_response+0x40>
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
     f9a:	e8 ec       	ldi	r30, 0xC8	; 200
     f9c:	f0 e0       	ldi	r31, 0x00	; 0
     f9e:	80 81       	ld	r24, Z
     fa0:	8c 7f       	andi	r24, 0xFC	; 252
     fa2:	80 83       	st	Z, r24
     fa4:	80 81       	ld	r24, Z
     fa6:	83 60       	ori	r24, 0x03	; 3
     fa8:	80 83       	st	Z, r24
    return 1;                                                                                                                                                    
     faa:	81 e0       	ldi	r24, 0x01	; 1
     fac:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                           
    } else if (l_type == LIN_2X) {                                                                                                                               
        Lin_2x_set_type();				// Change is necessary                                           
        Lin_set_tx_len(l_len);                                                                                                                           
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
     fae:	80 e0       	ldi	r24, 0x00	; 0
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
    return 1;                                                                                                                                                    
}
     fb0:	08 95       	ret

00000fb2 <lin_get_response>:
//------------------------------------------------------------------------------
void lin_get_response (unsigned char *l_data) {                                                                                                                 
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
     fb2:	20 91 cf 00 	lds	r18, 0x00CF	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
     fb6:	2f 70       	andi	r18, 0x0F	; 15
    Lin_clear_index();                                                                                                                                  
     fb8:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                       
     fbc:	22 23       	and	r18, r18
     fbe:	71 f0       	breq	.+28     	; 0xfdc <lin_get_response+0x2a>
     fc0:	fc 01       	movw	r30, r24
     fc2:	21 50       	subi	r18, 0x01	; 1
     fc4:	30 e0       	ldi	r19, 0x00	; 0
     fc6:	2f 5f       	subi	r18, 0xFF	; 255
     fc8:	3f 4f       	sbci	r19, 0xFF	; 255
     fca:	82 0f       	add	r24, r18
     fcc:	93 1f       	adc	r25, r19
        (*l_data++) = Lin_get_data();                                                                                                           
     fce:	a2 ed       	ldi	r26, 0xD2	; 210
     fd0:	b0 e0       	ldi	r27, 0x00	; 0
     fd2:	2c 91       	ld	r18, X
     fd4:	21 93       	st	Z+, r18
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
    Lin_clear_index();                                                                                                                                  
    for (i = 0; i < l_len; i++) {                                                                                                                       
     fd6:	e8 17       	cp	r30, r24
     fd8:	f9 07       	cpc	r31, r25
     fda:	d9 f7       	brne	.-10     	; 0xfd2 <lin_get_response+0x20>
     fdc:	08 95       	ret

00000fde <kick_LIN_XCVR_WD>:

****************************************************************************/
static void kick_LIN_XCVR_WD(uint32_t unused)
{
    // Flip Parity
    Parity ^= 1;
     fde:	90 91 50 01 	lds	r25, 0x0150	; 0x800150 <Parity>
     fe2:	81 e0       	ldi	r24, 0x01	; 1
     fe4:	89 27       	eor	r24, r25
     fe6:	80 93 50 01 	sts	0x0150, r24	; 0x800150 <Parity>

    // Kick xcvr watchdog
    if (0 == Parity)
     fea:	81 11       	cpse	r24, r1
     fec:	0a c0       	rjmp	.+20     	; 0x1002 <kick_LIN_XCVR_WD+0x24>
    {
        // PA3 lo
        PORTA &= ~(1<<PINA3);
     fee:	13 98       	cbi	0x02, 3	; 2
        // Restart timer for kick pulse length
        Start_Timer(&LIN_XCVR_Kick_Timer, KICK_LENGTH_MS);
     ff0:	42 e0       	ldi	r20, 0x02	; 2
     ff2:	50 e0       	ldi	r21, 0x00	; 0
     ff4:	60 e0       	ldi	r22, 0x00	; 0
     ff6:	70 e0       	ldi	r23, 0x00	; 0
     ff8:	81 e5       	ldi	r24, 0x51	; 81
     ffa:	91 e0       	ldi	r25, 0x01	; 1
     ffc:	0e 94 a4 0c 	call	0x1948	; 0x1948 <Start_Timer>
    1000:	08 95       	ret
    }
    else
    {
        // PA3 hi
        PORTA |= (1<<PINA3);
    1002:	13 9a       	sbi	0x02, 3	; 2
        // Restart timer for kick frequency
        Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
    1004:	43 e2       	ldi	r20, 0x23	; 35
    1006:	50 e0       	ldi	r21, 0x00	; 0
    1008:	60 e0       	ldi	r22, 0x00	; 0
    100a:	70 e0       	ldi	r23, 0x00	; 0
    100c:	81 e5       	ldi	r24, 0x51	; 81
    100e:	91 e0       	ldi	r25, 0x01	; 1
    1010:	0e 94 a4 0c 	call	0x1948	; 0x1948 <Start_Timer>
    1014:	08 95       	ret

00001016 <Init_LIN_XCVR_WD_Kicker>:

****************************************************************************/
void Init_LIN_XCVR_WD_Kicker(void)
{
    // Set up PINA3 to kick WD
    PORTA |= (1<<PINA3);
    1016:	13 9a       	sbi	0x02, 3	; 2
    DDRA |= (1<<PINA3);
    1018:	0b 9a       	sbi	0x01, 3	; 1

    // Register timer
    Register_Timer(&LIN_XCVR_Kick_Timer, kick_LIN_XCVR_WD);
    101a:	6f ee       	ldi	r22, 0xEF	; 239
    101c:	77 e0       	ldi	r23, 0x07	; 7
    101e:	81 e5       	ldi	r24, 0x51	; 81
    1020:	91 e0       	ldi	r25, 0x01	; 1
    1022:	0e 94 57 0c 	call	0x18ae	; 0x18ae <Register_Timer>

    // Start timer
    Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
    1026:	43 e2       	ldi	r20, 0x23	; 35
    1028:	50 e0       	ldi	r21, 0x00	; 0
    102a:	60 e0       	ldi	r22, 0x00	; 0
    102c:	70 e0       	ldi	r23, 0x00	; 0
    102e:	81 e5       	ldi	r24, 0x51	; 81
    1030:	91 e0       	ldi	r25, 0x01	; 1
    1032:	0e 94 a4 0c 	call	0x1948	; 0x1948 <Start_Timer>
    1036:	08 95       	ret

00001038 <main>:
    // >>> The internal 8 MHz clock is already chosen.

    // CLKDIV8 comes initially programmed which will divide the 8MHz clock by 8.
    // We need to write to the CLKPR to make the chip run at 8 MHz instead of 1 MHz:
    // (p. 38)
    CLKPR = 1 << CLKPCE;
    1038:	e1 e6       	ldi	r30, 0x61	; 97
    103a:	f0 e0       	ldi	r31, 0x00	; 0
    103c:	80 e8       	ldi	r24, 0x80	; 128
    103e:	80 83       	st	Z, r24
    CLKPR = 0;
    1040:	10 82       	st	Z, r1
    //      make sure no port pins drive resistive loads
    
    // *******************************
    // CALL INITIALIZERS
    // *******************************
    Initialize_Framework();
    1042:	0e 94 70 04 	call	0x8e0	; 0x8e0 <Initialize_Framework>
    
    // *******************************
    // ENABLE GLOBAL INTERRUPTS
    // *******************************
    asm("sei");
    1046:	78 94       	sei

    // *******************************
    // RUN EVENTS SERVICE
    // *******************************
    // Run the events service
    Run_Events();
    1048:	0e 94 03 04 	call	0x806	; 0x806 <Run_Events>

    // *******************************
    // C NECESSARY RETURN
    // *******************************
    return 0;
}
    104c:	80 e0       	ldi	r24, 0x00	; 0
    104e:	90 e0       	ldi	r25, 0x00	; 0
    1050:	08 95       	ret

00001052 <ID_schedule_handler>:

****************************************************************************/
static void ID_schedule_handler(uint32_t unused)
{
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
    1052:	80 91 13 01 	lds	r24, 0x0113	; 0x800113 <Curr_Schedule_ID>
    1056:	0e 94 36 09 	call	0x126c	; 0x126c <Master_LIN_Broadcast_ID>

****************************************************************************/
static void update_curr_schedule_id(void)
{
    // If we hit boundary condition, reset counter; otherwise increment
    if (SCHEDULE_END_ID == Curr_Schedule_ID)
    105a:	80 91 13 01 	lds	r24, 0x0113	; 0x800113 <Curr_Schedule_ID>
    105e:	83 31       	cpi	r24, 0x13	; 19
    1060:	21 f4       	brne	.+8      	; 0x106a <ID_schedule_handler+0x18>
    {
        Curr_Schedule_ID = SCHEDULE_START_ID;
    1062:	82 e0       	ldi	r24, 0x02	; 2
    1064:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <Curr_Schedule_ID>
    1068:	03 c0       	rjmp	.+6      	; 0x1070 <ID_schedule_handler+0x1e>
    }
    else
    {
        Curr_Schedule_ID++;
    106a:	8f 5f       	subi	r24, 0xFF	; 255
    106c:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <Curr_Schedule_ID>
    // Transmit next header in schedule
    Master_LIN_Broadcast_ID(Curr_Schedule_ID);
    // Update schedule id
    update_curr_schedule_id();
    // Restart timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
    1070:	45 e0       	ldi	r20, 0x05	; 5
    1072:	50 e0       	ldi	r21, 0x00	; 0
    1074:	60 e0       	ldi	r22, 0x00	; 0
    1076:	70 e0       	ldi	r23, 0x00	; 0
    1078:	87 e5       	ldi	r24, 0x57	; 87
    107a:	91 e0       	ldi	r25, 0x01	; 1
    107c:	0e 94 a4 0c 	call	0x1948	; 0x1948 <Start_Timer>
    1080:	08 95       	ret

00001082 <Init_Master_Service>:
    Description
        Initializes the master node

****************************************************************************/
void Init_Master_Service(void)
{
    1082:	cf 93       	push	r28
    // Set LIN ID, no need for ADC, we are the master node
    My_Node_ID = MASTER_NODE_ID;
    1084:	10 92 91 01 	sts	0x0191, r1	; 0x800191 <My_Node_ID>
    1088:	c1 e0       	ldi	r28, 0x01	; 1
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
    {
        // Write non-commands
        Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, slave_num), INTENSITY_NON_COMMAND);
    108a:	6c 2f       	mov	r22, r28
    108c:	86 e7       	ldi	r24, 0x76	; 118
    108e:	91 e0       	ldi	r25, 0x01	; 1
    1090:	0e 94 59 03 	call	0x6b2	; 0x6b2 <Get_Pointer_To_Slave_Data>
    1094:	6f ef       	ldi	r22, 0xFF	; 255
    1096:	0e 94 52 03 	call	0x6a4	; 0x6a4 <Write_Intensity_Data>
        Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, slave_num), POSITION_NON_COMMAND);
    109a:	6c 2f       	mov	r22, r28
    109c:	86 e7       	ldi	r24, 0x76	; 118
    109e:	91 e0       	ldi	r25, 0x01	; 1
    10a0:	0e 94 59 03 	call	0x6b2	; 0x6b2 <Get_Pointer_To_Slave_Data>
    10a4:	6f ef       	ldi	r22, 0xFF	; 255
    10a6:	7f ef       	ldi	r23, 0xFF	; 255
    10a8:	0e 94 55 03 	call	0x6aa	; 0x6aa <Write_Position_Data>
    10ac:	cf 5f       	subi	r28, 0xFF	; 255

****************************************************************************/
static void clear_cmds(void)
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
    10ae:	ca 30       	cpi	r28, 0x0A	; 10
    10b0:	61 f7       	brne	.-40     	; 0x108a <Init_Master_Service+0x8>

    // Initialize the data arrays to proper things
    clear_cmds();

    // Initialize LIN
    MS_LIN_Initialize(&My_Node_ID, p_My_Command_Data, p_My_Status_Data);
    10b2:	4b e5       	ldi	r20, 0x5B	; 91
    10b4:	51 e0       	ldi	r21, 0x01	; 1
    10b6:	66 e7       	ldi	r22, 0x76	; 118
    10b8:	71 e0       	ldi	r23, 0x01	; 1
    10ba:	81 e9       	ldi	r24, 0x91	; 145
    10bc:	91 e0       	ldi	r25, 0x01	; 1
    10be:	0e 94 11 09 	call	0x1222	; 0x1222 <MS_LIN_Initialize>

    // Register scheduling timer with ID_schedule_handler as 
    //      callback function
    Register_Timer(&Scheduling_Timer, ID_schedule_handler);
    10c2:	69 e2       	ldi	r22, 0x29	; 41
    10c4:	78 e0       	ldi	r23, 0x08	; 8
    10c6:	87 e5       	ldi	r24, 0x57	; 87
    10c8:	91 e0       	ldi	r25, 0x01	; 1
    10ca:	0e 94 57 0c 	call	0x18ae	; 0x18ae <Register_Timer>

    // Kick off scheduling timer
    Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
    10ce:	45 e0       	ldi	r20, 0x05	; 5
    10d0:	50 e0       	ldi	r21, 0x00	; 0
    10d2:	60 e0       	ldi	r22, 0x00	; 0
    10d4:	70 e0       	ldi	r23, 0x00	; 0
    10d6:	87 e5       	ldi	r24, 0x57	; 87
    10d8:	91 e0       	ldi	r25, 0x01	; 1
    10da:	0e 94 a4 0c 	call	0x1948	; 0x1948 <Start_Timer>

    // Register CAN Init 1 timer with Post_Event()
    Register_Timer(&CAN_Init_1_Timer, Post_Event);
    10de:	68 ee       	ldi	r22, 0xE8	; 232
    10e0:	73 e0       	ldi	r23, 0x03	; 3
    10e2:	8f e0       	ldi	r24, 0x0F	; 15
    10e4:	91 e0       	ldi	r25, 0x01	; 1
    10e6:	0e 94 57 0c 	call	0x18ae	; 0x18ae <Register_Timer>

    // Kick off CAN Init 1 Timer
    Start_Timer(&CAN_Init_1_Timer, CAN_INIT_1_MS);
    10ea:	48 ec       	ldi	r20, 0xC8	; 200
    10ec:	50 e0       	ldi	r21, 0x00	; 0
    10ee:	60 e0       	ldi	r22, 0x00	; 0
    10f0:	70 e0       	ldi	r23, 0x00	; 0
    10f2:	8f e0       	ldi	r24, 0x0F	; 15
    10f4:	91 e0       	ldi	r25, 0x01	; 1
    10f6:	0e 94 a4 0c 	call	0x1948	; 0x1948 <Start_Timer>

    // Call 1st step of the CAN initialization
    // This will only start once we exit initialization context
    CAN_Initialize_1();
    10fa:	0e 94 86 02 	call	0x50c	; 0x50c <CAN_Initialize_1>

    // Register test timer & start
    Register_Timer(&Testing_Timer, Post_Event);
    10fe:	68 ee       	ldi	r22, 0xE8	; 232
    1100:	73 e0       	ldi	r23, 0x03	; 3
    1102:	8b e0       	ldi	r24, 0x0B	; 11
    1104:	91 e0       	ldi	r25, 0x01	; 1
    1106:	0e 94 57 0c 	call	0x18ae	; 0x18ae <Register_Timer>
    Start_Timer(&Testing_Timer, 5000);
    110a:	48 e8       	ldi	r20, 0x88	; 136
    110c:	53 e1       	ldi	r21, 0x13	; 19
    110e:	60 e0       	ldi	r22, 0x00	; 0
    1110:	70 e0       	ldi	r23, 0x00	; 0
    1112:	8b e0       	ldi	r24, 0x0B	; 11
    1114:	91 e0       	ldi	r25, 0x01	; 1
    1116:	0e 94 a4 0c 	call	0x1948	; 0x1948 <Start_Timer>
    //Set_PWM_Duty_Cycle(pwm_channel_a, 10);
}
    111a:	cf 91       	pop	r28
    111c:	08 95       	ret

0000111e <Run_Master_Service>:
    Description
        Processes events for the master node

****************************************************************************/
void Run_Master_Service(uint32_t event_mask)
{
    111e:	cf 92       	push	r12
    1120:	df 92       	push	r13
    1122:	ef 92       	push	r14
    1124:	ff 92       	push	r15
    1126:	0f 93       	push	r16
    1128:	1f 93       	push	r17
    112a:	cf 93       	push	r28
    switch(event_mask)
    112c:	61 15       	cp	r22, r1
    112e:	21 e0       	ldi	r18, 0x01	; 1
    1130:	72 07       	cpc	r23, r18
    1132:	81 05       	cpc	r24, r1
    1134:	91 05       	cpc	r25, r1
    1136:	31 f0       	breq	.+12     	; 0x1144 <Run_Master_Service+0x26>
    1138:	61 15       	cp	r22, r1
    113a:	74 40       	sbci	r23, 0x04	; 4
    113c:	81 05       	cpc	r24, r1
    113e:	91 05       	cpc	r25, r1
    1140:	21 f0       	breq	.+8      	; 0x114a <Run_Master_Service+0x2c>
    1142:	67 c0       	rjmp	.+206    	; 0x1212 <Run_Master_Service+0xf4>

        case EVT_CAN_INIT_1_COMPLETE:
            // The time for CAN 1 has expired

            // Call step two of the CAN init
            CAN_Initialize_2();
    1144:	0e 94 cf 02 	call	0x59e	; 0x59e <CAN_Initialize_2>

            // Do not restart the timer!
            
            break;
    1148:	64 c0       	rjmp	.+200    	; 0x1212 <Run_Master_Service+0xf4>

        case EVT_TEST_TIMEOUT:
            // Just a test
            
            // Restart test timer
            Start_Timer(&Testing_Timer, 1000);
    114a:	48 ee       	ldi	r20, 0xE8	; 232
    114c:	53 e0       	ldi	r21, 0x03	; 3
    114e:	60 e0       	ldi	r22, 0x00	; 0
    1150:	70 e0       	ldi	r23, 0x00	; 0
    1152:	8b e0       	ldi	r24, 0x0B	; 11
    1154:	91 e0       	ldi	r25, 0x01	; 1
    1156:	0e 94 a4 0c 	call	0x1948	; 0x1948 <Start_Timer>

            // TEST PWM
            Set_PWM_Duty_Cycle(pwm_channel_a, 80);
    115a:	60 e5       	ldi	r22, 0x50	; 80
    115c:	80 e0       	ldi	r24, 0x00	; 0
    115e:	0e 94 0d 0a 	call	0x141a	; 0x141a <Set_PWM_Duty_Cycle>
            Hold_Analog_Servo_Position(750+position_counter);
    1162:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <position_counter>
    1166:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <position_counter+0x1>
    116a:	82 51       	subi	r24, 0x12	; 18
    116c:	9d 4f       	sbci	r25, 0xFD	; 253
    116e:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <Hold_Analog_Servo_Position>
            if ((1 == position_counter) || (4 == position_counter)) {up_count ^= 1;};
    1172:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <position_counter>
    1176:	90 91 09 01 	lds	r25, 0x0109	; 0x800109 <position_counter+0x1>
    117a:	81 30       	cpi	r24, 0x01	; 1
    117c:	91 05       	cpc	r25, r1
    117e:	19 f0       	breq	.+6      	; 0x1186 <Run_Master_Service+0x68>
    1180:	84 30       	cpi	r24, 0x04	; 4
    1182:	91 05       	cpc	r25, r1
    1184:	31 f4       	brne	.+12     	; 0x1192 <Run_Master_Service+0x74>
    1186:	30 91 0a 01 	lds	r19, 0x010A	; 0x80010a <up_count>
    118a:	21 e0       	ldi	r18, 0x01	; 1
    118c:	23 27       	eor	r18, r19
    118e:	20 93 0a 01 	sts	0x010A, r18	; 0x80010a <up_count>
            if (up_count)
    1192:	20 91 0a 01 	lds	r18, 0x010A	; 0x80010a <up_count>
    1196:	22 23       	and	r18, r18
    1198:	31 f0       	breq	.+12     	; 0x11a6 <Run_Master_Service+0x88>
            {
                position_counter--;
    119a:	01 97       	sbiw	r24, 0x01	; 1
    119c:	90 93 09 01 	sts	0x0109, r25	; 0x800109 <position_counter+0x1>
    11a0:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <position_counter>
    11a4:	05 c0       	rjmp	.+10     	; 0x11b0 <Run_Master_Service+0x92>
            }
            else
            {
                position_counter++;
    11a6:	01 96       	adiw	r24, 0x01	; 1
    11a8:	90 93 09 01 	sts	0x0109, r25	; 0x800109 <position_counter+0x1>
    11ac:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <position_counter>
    11b0:	e0 91 55 01 	lds	r30, 0x0155	; 0x800155 <test_counter>
    11b4:	f0 91 56 01 	lds	r31, 0x0156	; 0x800156 <test_counter+0x1>
    11b8:	ee 0f       	add	r30, r30
    11ba:	ff 1f       	adc	r31, r31
    11bc:	ee 0f       	add	r30, r30
    11be:	ff 1f       	adc	r31, r31
    11c0:	ec 5e       	subi	r30, 0xEC	; 236
    11c2:	fe 4f       	sbci	r31, 0xFE	; 254
    11c4:	c0 80       	ld	r12, Z
    11c6:	d1 80       	ldd	r13, Z+1	; 0x01
    11c8:	e2 80       	ldd	r14, Z+2	; 0x02
    11ca:	f3 80       	ldd	r15, Z+3	; 0x03
//             Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
            // Begin updating the commands, which will
            //      be sent in the background
//             Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1), 98);
//             Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1), 1589);
            update_cmds(test_positions[test_counter]);
    11cc:	c1 e0       	ldi	r28, 0x01	; 1
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
    {
        // Run algorithm to compute the individual light settings
        Compute_Individual_Light_Settings(Get_Pointer_To_Slave_Parameters(slave_num),
    11ce:	6c 2f       	mov	r22, r28
    11d0:	86 e7       	ldi	r24, 0x76	; 118
    11d2:	91 e0       	ldi	r25, 0x01	; 1
    11d4:	0e 94 59 03 	call	0x6b2	; 0x6b2 <Get_Pointer_To_Slave_Data>
    11d8:	8c 01       	movw	r16, r24
    11da:	8c 2f       	mov	r24, r28
    11dc:	0e 94 62 0a 	call	0x14c4	; 0x14c4 <Get_Pointer_To_Slave_Parameters>
    11e0:	a7 01       	movw	r20, r14
    11e2:	96 01       	movw	r18, r12
    11e4:	b8 01       	movw	r22, r16
    11e6:	0e 94 22 05 	call	0xa44	; 0xa44 <Compute_Individual_Light_Settings>
    11ea:	cf 5f       	subi	r28, 0xFF	; 255

****************************************************************************/
static void update_cmds(rect_vect_t requested_location)
{
    // Loop through all slaves
    for (int slave_num = LOWEST_SLAVE_NUMBER; slave_num <= NUM_SLAVES; slave_num++)
    11ec:	ca 30       	cpi	r28, 0x0A	; 10
    11ee:	79 f7       	brne	.-34     	; 0x11ce <Run_Master_Service+0xb0>
            update_cmds(test_positions[test_counter]);
            //Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1),50);
            //Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1),2250);
            //position_to_watch = Get_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1));
            //intensity_to_watch = Get_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1));
            test_counter++;
    11f0:	80 91 55 01 	lds	r24, 0x0155	; 0x800155 <test_counter>
    11f4:	90 91 56 01 	lds	r25, 0x0156	; 0x800156 <test_counter+0x1>
    11f8:	01 96       	adiw	r24, 0x01	; 1
            if (NUM_TEST_POSITIONS <= test_counter) test_counter = 0;
    11fa:	88 30       	cpi	r24, 0x08	; 8
    11fc:	91 05       	cpc	r25, r1
    11fe:	28 f4       	brcc	.+10     	; 0x120a <Run_Master_Service+0xec>
            update_cmds(test_positions[test_counter]);
            //Write_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1),50);
            //Write_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1),2250);
            //position_to_watch = Get_Position_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1));
            //intensity_to_watch = Get_Intensity_Data(Get_Pointer_To_Slave_Data(p_My_Command_Data, 1));
            test_counter++;
    1200:	90 93 56 01 	sts	0x0156, r25	; 0x800156 <test_counter+0x1>
    1204:	80 93 55 01 	sts	0x0155, r24	; 0x800155 <test_counter>
    1208:	04 c0       	rjmp	.+8      	; 0x1212 <Run_Master_Service+0xf4>
            if (NUM_TEST_POSITIONS <= test_counter) test_counter = 0;
    120a:	10 92 56 01 	sts	0x0156, r1	; 0x800156 <test_counter+0x1>
    120e:	10 92 55 01 	sts	0x0155, r1	; 0x800155 <test_counter>
            break;

        default:
            break;
    }
}
    1212:	cf 91       	pop	r28
    1214:	1f 91       	pop	r17
    1216:	0f 91       	pop	r16
    1218:	ff 90       	pop	r15
    121a:	ef 90       	pop	r14
    121c:	df 90       	pop	r13
    121e:	cf 90       	pop	r12
    1220:	08 95       	ret

00001222 <MS_LIN_Initialize>:
        Initializes the LIN bus for the nodes based on ATtiny167

****************************************************************************/
void MS_LIN_Initialize(uint8_t * p_this_node_id, uint8_t * p_command_data, \
    uint8_t * p_status_data)
{
    1222:	ef 92       	push	r14
    1224:	ff 92       	push	r15
    1226:	0f 93       	push	r16
    1228:	1f 93       	push	r17
    122a:	cf 93       	push	r28
    122c:	df 93       	push	r29
    122e:	7c 01       	movw	r14, r24
    1230:	8b 01       	movw	r16, r22
    1232:	ea 01       	movw	r28, r20
    // ENABLE (ATA6617C: Pin 18) on our custom PCBs.
    // For the development boards we need to use an external wire jumper.
    // For the chip we use to interface with the modem, we can just disable
    // the entire LIN XCVR because we are using the LIN peripheral for UART
    // and thus do not need to use the XCVR.
    PORTB |= (1<<PINB0);
    1234:	28 9a       	sbi	0x05, 0	; 5
    DDRB |= (1<<PINB0);
    1236:	20 9a       	sbi	0x04, 0	; 4

    // 1. Call the LIN init function from the driver layer
    // * Arguments are found in lin_drv.h, config.h
    lin_init((OUR_LIN_SPEC), (CONF_LINBRR));
    1238:	4c e0       	ldi	r20, 0x0C	; 12
    123a:	50 e0       	ldi	r21, 0x00	; 0
    123c:	60 e0       	ldi	r22, 0x00	; 0
    123e:	70 e0       	ldi	r23, 0x00	; 0
    1240:	80 e0       	ldi	r24, 0x00	; 0
    1242:	0e 94 2b 07 	call	0xe56	; 0xe56 <lin_init>

    // 2. Save the pointer to this node's ID
    p_My_Node_ID = p_this_node_id;
    1246:	f0 92 98 01 	sts	0x0198, r15	; 0x800198 <p_My_Node_ID+0x1>
    124a:	e0 92 97 01 	sts	0x0197, r14	; 0x800197 <p_My_Node_ID>

    // 3. Save the pointers to the data stores
    p_My_Command_Data = p_command_data;
    124e:	10 93 96 01 	sts	0x0196, r17	; 0x800196 <p_My_Command_Data+0x1>
    1252:	00 93 95 01 	sts	0x0195, r16	; 0x800195 <p_My_Command_Data>
    p_My_Status_Data = p_status_data;
    1256:	d0 93 94 01 	sts	0x0194, r29	; 0x800194 <p_My_Status_Data+0x1>
    125a:	c0 93 93 01 	sts	0x0193, r28	; 0x800193 <p_My_Status_Data>
}
    125e:	df 91       	pop	r29
    1260:	cf 91       	pop	r28
    1262:	1f 91       	pop	r17
    1264:	0f 91       	pop	r16
    1266:	ff 90       	pop	r15
    1268:	ef 90       	pop	r14
    126a:	08 95       	ret

0000126c <Master_LIN_Broadcast_ID>:

****************************************************************************/
void Master_LIN_Broadcast_ID(uint8_t slave_id)
{
    // Broadcast the LIN header
    lin_tx_header((OUR_LIN_SPEC), slave_id, 0);
    126c:	40 e0       	ldi	r20, 0x00	; 0
    126e:	68 2f       	mov	r22, r24
    1270:	80 e0       	ldi	r24, 0x00	; 0
    1272:	0e 94 55 07 	call	0xeaa	; 0xeaa <lin_tx_header>
    1276:	08 95       	ret

00001278 <__vector_12>:
    Description
        Handles LIN specific interrupts

****************************************************************************/
ISR(LIN_TC_vect)
{
    1278:	1f 92       	push	r1
    127a:	0f 92       	push	r0
    127c:	0f b6       	in	r0, 0x3f	; 63
    127e:	0f 92       	push	r0
    1280:	11 24       	eor	r1, r1
    1282:	2f 93       	push	r18
    1284:	3f 93       	push	r19
    1286:	4f 93       	push	r20
    1288:	5f 93       	push	r21
    128a:	6f 93       	push	r22
    128c:	7f 93       	push	r23
    128e:	8f 93       	push	r24
    1290:	9f 93       	push	r25
    1292:	af 93       	push	r26
    1294:	bf 93       	push	r27
    1296:	ef 93       	push	r30
    1298:	ff 93       	push	r31
    // Get interrupt cause
    switch (Lin_get_it())
    129a:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
    129e:	8f 70       	andi	r24, 0x0F	; 15
    12a0:	82 30       	cpi	r24, 0x02	; 2
    12a2:	09 f4       	brne	.+2      	; 0x12a6 <__vector_12+0x2e>
    12a4:	68 c0       	rjmp	.+208    	; 0x1376 <__vector_12+0xfe>
    12a6:	84 30       	cpi	r24, 0x04	; 4
    12a8:	21 f0       	breq	.+8      	; 0x12b2 <__vector_12+0x3a>
    12aa:	81 30       	cpi	r24, 0x01	; 1
    12ac:	09 f0       	breq	.+2      	; 0x12b0 <__vector_12+0x38>
    12ae:	66 c0       	rjmp	.+204    	; 0x137c <__vector_12+0x104>
    12b0:	36 c0       	rjmp	.+108    	; 0x131e <__vector_12+0xa6>

****************************************************************************/
static void lin_id_task(void)
{
    // Create copy of ID, make sure this gives only the lower 6 bits
    uint8_t temp_id = Lin_get_id();
    12b2:	90 91 d0 00 	lds	r25, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
    12b6:	69 2f       	mov	r22, r25
    12b8:	6f 73       	andi	r22, 0x3F	; 63

    // This ID matches my ID. It must be a command sent from the master.
    if (temp_id == *p_My_Node_ID)
    12ba:	e0 91 97 01 	lds	r30, 0x0197	; 0x800197 <p_My_Node_ID>
    12be:	f0 91 98 01 	lds	r31, 0x0198	; 0x800198 <p_My_Node_ID+0x1>
    12c2:	80 81       	ld	r24, Z
    12c4:	68 13       	cpse	r22, r24
    12c6:	05 c0       	rjmp	.+10     	; 0x12d2 <__vector_12+0x5a>
    {
        // Prepare LIN module for receive.
        lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
    12c8:	63 e0       	ldi	r22, 0x03	; 3
    12ca:	80 e0       	ldi	r24, 0x00	; 0
    12cc:	0e 94 8b 07 	call	0xf16	; 0xf16 <lin_rx_response>
    12d0:	22 c0       	rjmp	.+68     	; 0x1316 <__vector_12+0x9e>
    }

    // This ID matches my ID. It must be a status request from the master.
    else if (temp_id == ((*p_My_Node_ID)|REQUEST_MASK))
    12d2:	28 2f       	mov	r18, r24
    12d4:	21 60       	ori	r18, 0x01	; 1
    12d6:	62 13       	cpse	r22, r18
    12d8:	09 c0       	rjmp	.+18     	; 0x12ec <__vector_12+0x74>
    {
        // Prepare LIN module for transmit.
        // We must be a slave so My_Command_Data is LIN_PACKET_LEN bytes long only.
        lin_tx_response((OUR_LIN_SPEC), p_My_Status_Data, (LIN_PACKET_LEN));
    12da:	60 91 93 01 	lds	r22, 0x0193	; 0x800193 <p_My_Status_Data>
    12de:	70 91 94 01 	lds	r23, 0x0194	; 0x800194 <p_My_Status_Data+0x1>
    12e2:	43 e0       	ldi	r20, 0x03	; 3
    12e4:	80 e0       	ldi	r24, 0x00	; 0
    12e6:	0e 94 a8 07 	call	0xf50	; 0xf50 <lin_tx_response>
    12ea:	15 c0       	rjmp	.+42     	; 0x1316 <__vector_12+0x9e>

    // This ID doesn't match my ID.
    else
    {
        // If we're the master, we must have sent this ID
        if (MASTER_NODE_ID == *p_My_Node_ID)
    12ec:	81 11       	cpse	r24, r1
    12ee:	13 c0       	rjmp	.+38     	; 0x1316 <__vector_12+0x9e>
        {
            // Prepare LIN module for transmit if we sent a command.
            if (0 == (temp_id & REQUEST_MASK))
    12f0:	90 fd       	sbrc	r25, 0
    12f2:	0d c0       	rjmp	.+26     	; 0x130e <__vector_12+0x96>
            {
                // Make sure we send the right command based on the slave ID.
                // The master has a My_Command_Data array that is LIN_PACKET_LEN*n bytes long.
                // Where n is the number of slaves in the system.
                lin_tx_response((OUR_LIN_SPEC), Get_Pointer_To_Slave_Data(p_My_Command_Data, GET_SLAVE_NUMBER(temp_id)), (LIN_PACKET_LEN));
    12f4:	66 95       	lsr	r22
    12f6:	80 91 95 01 	lds	r24, 0x0195	; 0x800195 <p_My_Command_Data>
    12fa:	90 91 96 01 	lds	r25, 0x0196	; 0x800196 <p_My_Command_Data+0x1>
    12fe:	0e 94 59 03 	call	0x6b2	; 0x6b2 <Get_Pointer_To_Slave_Data>
    1302:	43 e0       	ldi	r20, 0x03	; 3
    1304:	bc 01       	movw	r22, r24
    1306:	80 e0       	ldi	r24, 0x00	; 0
    1308:	0e 94 a8 07 	call	0xf50	; 0xf50 <lin_tx_response>
    130c:	04 c0       	rjmp	.+8      	; 0x1316 <__vector_12+0x9e>
            }
            // Prepare LIN module for receive if we sent a request.
            else
            {
                lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
    130e:	63 e0       	ldi	r22, 0x03	; 3
    1310:	80 e0       	ldi	r24, 0x00	; 0
    1312:	0e 94 8b 07 	call	0xf16	; 0xf16 <lin_rx_response>
    switch (Lin_get_it())
    {
        // We received an ID
        case LIN_IDOK:
            lin_id_task();
            Lin_clear_idok_it();
    1316:	84 e0       	ldi	r24, 0x04	; 4
    1318:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
    131c:	2f c0       	rjmp	.+94     	; 0x137c <__vector_12+0x104>
****************************************************************************/
static void lin_rx_task(void)
{
    // Copy the rx data to our appropriate data store
    // If we're the master, copy to our status array and post event
    if (MASTER_NODE_ID == *p_My_Node_ID)
    131e:	e0 91 97 01 	lds	r30, 0x0197	; 0x800197 <p_My_Node_ID>
    1322:	f0 91 98 01 	lds	r31, 0x0198	; 0x800198 <p_My_Node_ID+0x1>
    1326:	80 81       	ld	r24, Z
    1328:	81 11       	cpse	r24, r1
    132a:	15 c0       	rjmp	.+42     	; 0x1356 <__vector_12+0xde>
    {
        // TODO: Not entirely sure if the ID is saved during the receive...
        lin_get_response(Get_Pointer_To_Slave_Data(p_My_Status_Data, GET_SLAVE_NUMBER(Lin_get_id())));
    132c:	60 91 d0 00 	lds	r22, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
    1330:	6f 73       	andi	r22, 0x3F	; 63
    1332:	70 e0       	ldi	r23, 0x00	; 0
    1334:	75 95       	asr	r23
    1336:	67 95       	ror	r22
    1338:	80 91 93 01 	lds	r24, 0x0193	; 0x800193 <p_My_Status_Data>
    133c:	90 91 94 01 	lds	r25, 0x0194	; 0x800194 <p_My_Status_Data+0x1>
    1340:	0e 94 59 03 	call	0x6b2	; 0x6b2 <Get_Pointer_To_Slave_Data>
    1344:	0e 94 d9 07 	call	0xfb2	; 0xfb2 <lin_get_response>

        // Post event
        Post_Event(EVT_MASTER_NEW_STS);
    1348:	60 e4       	ldi	r22, 0x40	; 64
    134a:	70 e0       	ldi	r23, 0x00	; 0
    134c:	80 e0       	ldi	r24, 0x00	; 0
    134e:	90 e0       	ldi	r25, 0x00	; 0
    1350:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <Post_Event>
    1354:	0c c0       	rjmp	.+24     	; 0x136e <__vector_12+0xf6>
    }
    // If we're a slave, copy to our command array and post event
    else
    {
        // Copy command
        lin_get_response(p_My_Command_Data);
    1356:	80 91 95 01 	lds	r24, 0x0195	; 0x800195 <p_My_Command_Data>
    135a:	90 91 96 01 	lds	r25, 0x0196	; 0x800196 <p_My_Command_Data+0x1>
    135e:	0e 94 d9 07 	call	0xfb2	; 0xfb2 <lin_get_response>

        // Post event
        Post_Event(EVT_SLAVE_NEW_CMD);
    1362:	61 e0       	ldi	r22, 0x01	; 1
    1364:	70 e0       	ldi	r23, 0x00	; 0
    1366:	80 e0       	ldi	r24, 0x00	; 0
    1368:	90 e0       	ldi	r25, 0x00	; 0
    136a:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <Post_Event>
            break;

        // We received a data packet
        case LIN_RXOK:
            lin_rx_task();
            Lin_clear_rxok_it();
    136e:	81 e0       	ldi	r24, 0x01	; 1
    1370:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
    1374:	03 c0       	rjmp	.+6      	; 0x137c <__vector_12+0x104>

        // We transmitted a data packet
        case LIN_TXOK:
            lin_tx_task();
            Lin_clear_txok_it();
    1376:	82 e0       	ldi	r24, 0x02	; 2
    1378:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>

        // The interrupt did not correspond to LIN
        default:
            break;
    } // End Switch
}
    137c:	ff 91       	pop	r31
    137e:	ef 91       	pop	r30
    1380:	bf 91       	pop	r27
    1382:	af 91       	pop	r26
    1384:	9f 91       	pop	r25
    1386:	8f 91       	pop	r24
    1388:	7f 91       	pop	r23
    138a:	6f 91       	pop	r22
    138c:	5f 91       	pop	r21
    138e:	4f 91       	pop	r20
    1390:	3f 91       	pop	r19
    1392:	2f 91       	pop	r18
    1394:	0f 90       	pop	r0
    1396:	0f be       	out	0x3f, r0	; 63
    1398:	0f 90       	pop	r0
    139a:	1f 90       	pop	r1
    139c:	18 95       	reti

0000139e <__vector_13>:

ISR(LIN_ERR_vect)
{
    139e:	1f 92       	push	r1
    13a0:	0f 92       	push	r0
    13a2:	0f b6       	in	r0, 0x3f	; 63
    13a4:	0f 92       	push	r0
    13a6:	11 24       	eor	r1, r1
    13a8:	8f 93       	push	r24
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
    13aa:	80 91 cb 00 	lds	r24, 0x00CB	; 0x8000cb <__EEPROM_REGION_LENGTH__+0x7f00cb>

****************************************************************************/
static void lin_err_task(void)
{
    // Increment error count
    My_LIN_Error_Count++;
    13ae:	80 91 92 01 	lds	r24, 0x0192	; 0x800192 <My_LIN_Error_Count>
    13b2:	8f 5f       	subi	r24, 0xFF	; 255
    13b4:	80 93 92 01 	sts	0x0192, r24	; 0x800192 <My_LIN_Error_Count>
ISR(LIN_ERR_vect)
{
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
    lin_err_task();
    Lin_clear_err_it();
    13b8:	88 e0       	ldi	r24, 0x08	; 8
    13ba:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
    13be:	8f 91       	pop	r24
    13c0:	0f 90       	pop	r0
    13c2:	0f be       	out	0x3f, r0	; 63
    13c4:	0f 90       	pop	r0
    13c6:	1f 90       	pop	r1
    13c8:	18 95       	reti

000013ca <Init_PWM_Module>:
{
    // We need to ensure no interrupts occur when accessing 16-bit registers
    // (Just for safety, no ISR should be able to access these registers anyways.)
    // Even though the C code is one line for accessing 16-bit registers,
    //      in ASM it will be done in two cycles.
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
    13ca:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    13cc:	f8 94       	cli
    {
        // Clear Control Register C
        // "However, for ensuring compatibility with future devices,
        //      these bits must be set to zero when TCCR1A is written 
        //      when operating in a PWM mode."
        TCCR1C = 0;
    13ce:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__EEPROM_REGION_LENGTH__+0x7f0082>

        // Disable Timer1 interrupts
        TIMSK1 = 0;
    13d2:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__EEPROM_REGION_LENGTH__+0x7f006f>

        // Set up pins for PWM output (p. 85)
        TCCR1D = ((1<<PWM_CH_A_PIN_ENABLE)|(1<<PWM_CH_B_PIN_ENABLE));
    13d6:	84 e2       	ldi	r24, 0x24	; 36
    13d8:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <__EEPROM_REGION_LENGTH__+0x7f0083>
        DDRB |= ((1<<PWM_CH_A_PIN)|(1<<PWM_CH_B_PIN));
    13dc:	84 b1       	in	r24, 0x04	; 4
    13de:	88 61       	ori	r24, 0x18	; 24
    13e0:	84 b9       	out	0x04, r24	; 4

        // Set TOP values for A/B counters, executes in 1 asm lines
        ICR1 = TIMER_1_TOP;
    13e2:	87 e8       	ldi	r24, 0x87	; 135
    13e4:	93 e1       	ldi	r25, 0x13	; 19
    13e6:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__EEPROM_REGION_LENGTH__+0x7f0087>
    13ea:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>

        // Set output compare to value that sets lines low (0% duty cycle)
        OCR1A = OCR_DC_ZERO;
    13ee:	8f ef       	ldi	r24, 0xFF	; 255
    13f0:	9f ef       	ldi	r25, 0xFF	; 255
    13f2:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
    13f6:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
        OCR1B = OCR_DC_ZERO;
    13fa:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
    13fe:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
        // Set (COM1A/B[0:1]) for output pin high on match, low on TOP
        //      (Per Table 12-2 on p. 132)
        // Set WGM1[0:3]=1110b to define TOP in ICR1A register.
        //      Define TOP in ICR1 register, instead of OCR1A (explanation on p. 125)
        //      (Run at a fixed frequency with varying duty cycles)
        TCCR1A = ((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0) \
    1402:	82 ef       	ldi	r24, 0xF2	; 242
    1404:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__EEPROM_REGION_LENGTH__+0x7f0080>
                    |(1<<WGM11)|(0<<WGM10));

        // Set WGM1[0:3]=1110b
        TCCR1B = ((1<<WGM13)|(1<<WGM12));
    1408:	e1 e8       	ldi	r30, 0x81	; 129
    140a:	f0 e0       	ldi	r31, 0x00	; 0
    140c:	88 e1       	ldi	r24, 0x18	; 24
    140e:	80 83       	st	Z, r24

        // Start the clock by selecting a prescaler of f_clk/1 (CS10 set)
        // We want to aim for a frequency of 1 kHz
        // PWM freq is:
        //      f_pwm = f_clk/(prescale*(1+TOP))
        TCCR1B |= TIMER_1_PRESCALE;
    1410:	80 81       	ld	r24, Z
    1412:	82 60       	ori	r24, 0x02	; 2
    1414:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
    1416:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
    1418:	08 95       	ret

0000141a <Set_PWM_Duty_Cycle>:
void Set_PWM_Duty_Cycle(pwm_channel_t this_channel, uint8_t new_duty_cycle)
{
    // Set OCR1 for the requested channel
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
    141a:	88 23       	and	r24, r24
    141c:	19 f0       	breq	.+6      	; 0x1424 <Set_PWM_Duty_Cycle+0xa>
    141e:	81 30       	cpi	r24, 0x01	; 1
    1420:	49 f1       	breq	.+82     	; 0x1474 <Set_PWM_Duty_Cycle+0x5a>
    1422:	08 95       	ret

****************************************************************************/
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
    1424:	64 36       	cpi	r22, 0x64	; 100
    1426:	e0 f4       	brcc	.+56     	; 0x1460 <Set_PWM_Duty_Cycle+0x46>
    {
        return OCR_DC_HUNDRED;
    }
    else if ((100 > duty_cycle) && (0 < duty_cycle))
    1428:	8f ef       	ldi	r24, 0xFF	; 255
    142a:	86 0f       	add	r24, r22
    142c:	83 36       	cpi	r24, 0x63	; 99
    142e:	d8 f4       	brcc	.+54     	; 0x1466 <Set_PWM_Duty_Cycle+0x4c>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
    1430:	70 e0       	ldi	r23, 0x00	; 0
    1432:	cb 01       	movw	r24, r22
    1434:	88 0f       	add	r24, r24
    1436:	99 1f       	adc	r25, r25
    1438:	88 0f       	add	r24, r24
    143a:	99 1f       	adc	r25, r25
    143c:	68 0f       	add	r22, r24
    143e:	79 1f       	adc	r23, r25
    1440:	cb 01       	movw	r24, r22
    1442:	88 0f       	add	r24, r24
    1444:	99 1f       	adc	r25, r25
    1446:	88 0f       	add	r24, r24
    1448:	99 1f       	adc	r25, r25
    144a:	68 0f       	add	r22, r24
    144c:	79 1f       	adc	r23, r25
    144e:	66 0f       	add	r22, r22
    1450:	77 1f       	adc	r23, r23
    1452:	88 27       	eor	r24, r24
    1454:	99 27       	eor	r25, r25
    1456:	86 1b       	sub	r24, r22
    1458:	97 0b       	sbc	r25, r23
    145a:	88 57       	subi	r24, 0x78	; 120
    145c:	9c 4e       	sbci	r25, 0xEC	; 236
    145e:	05 c0       	rjmp	.+10     	; 0x146a <Set_PWM_Duty_Cycle+0x50>
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
    {
        return OCR_DC_HUNDRED;
    1460:	80 e0       	ldi	r24, 0x00	; 0
    1462:	90 e0       	ldi	r25, 0x00	; 0
    1464:	02 c0       	rjmp	.+4      	; 0x146a <Set_PWM_Duty_Cycle+0x50>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
    }
    else
    {
        return OCR_DC_ZERO;
    1466:	8f ef       	ldi	r24, 0xFF	; 255
    1468:	9f ef       	ldi	r25, 0xFF	; 255
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
    {
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
    146a:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
    146e:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
            break;
    1472:	08 95       	ret

****************************************************************************/
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
    1474:	64 36       	cpi	r22, 0x64	; 100
    1476:	e0 f4       	brcc	.+56     	; 0x14b0 <Set_PWM_Duty_Cycle+0x96>
    {
        return OCR_DC_HUNDRED;
    }
    else if ((100 > duty_cycle) && (0 < duty_cycle))
    1478:	8f ef       	ldi	r24, 0xFF	; 255
    147a:	86 0f       	add	r24, r22
    147c:	83 36       	cpi	r24, 0x63	; 99
    147e:	d8 f4       	brcc	.+54     	; 0x14b6 <Set_PWM_Duty_Cycle+0x9c>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
    1480:	70 e0       	ldi	r23, 0x00	; 0
    1482:	cb 01       	movw	r24, r22
    1484:	88 0f       	add	r24, r24
    1486:	99 1f       	adc	r25, r25
    1488:	88 0f       	add	r24, r24
    148a:	99 1f       	adc	r25, r25
    148c:	68 0f       	add	r22, r24
    148e:	79 1f       	adc	r23, r25
    1490:	cb 01       	movw	r24, r22
    1492:	88 0f       	add	r24, r24
    1494:	99 1f       	adc	r25, r25
    1496:	88 0f       	add	r24, r24
    1498:	99 1f       	adc	r25, r25
    149a:	68 0f       	add	r22, r24
    149c:	79 1f       	adc	r23, r25
    149e:	66 0f       	add	r22, r22
    14a0:	77 1f       	adc	r23, r23
    14a2:	88 27       	eor	r24, r24
    14a4:	99 27       	eor	r25, r25
    14a6:	86 1b       	sub	r24, r22
    14a8:	97 0b       	sbc	r25, r23
    14aa:	88 57       	subi	r24, 0x78	; 120
    14ac:	9c 4e       	sbci	r25, 0xEC	; 236
    14ae:	05 c0       	rjmp	.+10     	; 0x14ba <Set_PWM_Duty_Cycle+0xa0>
static uint16_t calc_OCR_count(uint8_t duty_cycle)
{
    // Return the calculated value only if in (0,100) exclusive
    if (100 <= duty_cycle)
    {
        return OCR_DC_HUNDRED;
    14b0:	80 e0       	ldi	r24, 0x00	; 0
    14b2:	90 e0       	ldi	r25, 0x00	; 0
    14b4:	02 c0       	rjmp	.+4      	; 0x14ba <Set_PWM_Duty_Cycle+0xa0>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
    }
    else
    {
        return OCR_DC_ZERO;
    14b6:	8f ef       	ldi	r24, 0xFF	; 255
    14b8:	9f ef       	ldi	r25, 0xFF	; 255
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
            break;

        case pwm_channel_b:
            OCR1B = calc_OCR_count(new_duty_cycle);
    14ba:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
    14be:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
    14c2:	08 95       	ret

000014c4 <Get_Pointer_To_Slave_Parameters>:
****************************************************************************/
const slave_parameters_t * Get_Pointer_To_Slave_Parameters(uint8_t slave_num)
{
    // Ensure the slave_base_id is within slave bounds
    if  (   (LOWEST_SLAVE_NUMBER > slave_num)
            ||
    14c4:	9f ef       	ldi	r25, 0xFF	; 255
    14c6:	98 0f       	add	r25, r24

****************************************************************************/
const slave_parameters_t * Get_Pointer_To_Slave_Parameters(uint8_t slave_num)
{
    // Ensure the slave_base_id is within slave bounds
    if  (   (LOWEST_SLAVE_NUMBER > slave_num)
    14c8:	99 30       	cpi	r25, 0x09	; 9
    14ca:	70 f4       	brcc	.+28     	; 0x14e8 <Get_Pointer_To_Slave_Parameters+0x24>
        // Return false
        return NULL;
    }

    // Return the pointer to the requested slave parameters
    return (&Slave_Parameters[0]+slave_num-LOWEST_SLAVE_NUMBER);
    14cc:	28 2f       	mov	r18, r24
    14ce:	30 e0       	ldi	r19, 0x00	; 0
    14d0:	c9 01       	movw	r24, r18
    14d2:	82 95       	swap	r24
    14d4:	92 95       	swap	r25
    14d6:	90 7f       	andi	r25, 0xF0	; 240
    14d8:	98 27       	eor	r25, r24
    14da:	80 7f       	andi	r24, 0xF0	; 240
    14dc:	98 27       	eor	r25, r24
    14de:	82 1b       	sub	r24, r18
    14e0:	93 0b       	sbc	r25, r19
    14e2:	8f 5b       	subi	r24, 0xBF	; 191
    14e4:	9f 4f       	sbci	r25, 0xFF	; 255
    14e6:	08 95       	ret
            ||
            (HIGHEST_SLAVE_NUMBER < slave_num)
        )
    {
        // Return false
        return NULL;
    14e8:	80 e0       	ldi	r24, 0x00	; 0
    14ea:	90 e0       	ldi	r25, 0x00	; 0
    }

    // Return the pointer to the requested slave parameters
    return (&Slave_Parameters[0]+slave_num-LOWEST_SLAVE_NUMBER);
}
    14ec:	08 95       	ret

000014ee <SPI_Start_Command>:

****************************************************************************/

void SPI_Start_Command (void)
{
	Expected_TX_Length = Command_Buffer[Buffer_Index][TX_LENGTH_BYTE];
    14ee:	80 91 a3 01 	lds	r24, 0x01A3	; 0x8001a3 <Buffer_Index>
    14f2:	90 e0       	ldi	r25, 0x00	; 0
    14f4:	fc 01       	movw	r30, r24
    14f6:	ee 0f       	add	r30, r30
    14f8:	ff 1f       	adc	r31, r31
    14fa:	df 01       	movw	r26, r30
    14fc:	a8 0f       	add	r26, r24
    14fe:	b9 1f       	adc	r27, r25
    1500:	aa 0f       	add	r26, r26
    1502:	bb 1f       	adc	r27, r27
    1504:	a6 54       	subi	r26, 0x46	; 70
    1506:	be 4f       	sbci	r27, 0xFE	; 254
    1508:	2c 91       	ld	r18, X
    150a:	20 93 9f 01 	sts	0x019F, r18	; 0x80019f <Expected_TX_Length>
	Expected_RX_Length = Command_Buffer[Buffer_Index][RX_LENGTH_BYTE];
    150e:	fd 01       	movw	r30, r26
    1510:	81 81       	ldd	r24, Z+1	; 0x01
    1512:	80 93 9e 01 	sts	0x019E, r24	; 0x80019e <Expected_RX_Length>
	
	// Set RX data index
	RX_Index = 0;
    1516:	10 92 a1 01 	sts	0x01A1, r1	; 0x8001a1 <RX_Index>
	
    // Set TX data index
    TX_Index = 0;
    151a:	10 92 a0 01 	sts	0x01A0, r1	; 0x8001a0 <TX_Index>
	
	// State in TX
	In_Tx = true;
    151e:	81 e0       	ldi	r24, 0x01	; 1
    1520:	80 93 9d 01 	sts	0x019D, r24	; 0x80019d <In_Tx>

    // Set slave select low to indicate start of transmission
    PORTA &= ~(1<<SS);
    1524:	16 98       	cbi	0x02, 6	; 2
    1526:	08 95       	ret

00001528 <SPI_End_Command>:
****************************************************************************/

void SPI_End_Command (void)
{
    // Set slave select high to indicate end of transmission
    PORTA |= (1<<SS);
    1528:	16 9a       	sbi	0x02, 6	; 2
    152a:	08 95       	ret

0000152c <SPI_Transmit>:
****************************************************************************/

void SPI_Transmit (void)
{
    // Send byte out
    SPDR = Command_Buffer[Buffer_Index][TX_Index + LENGTH_BYTES];
    152c:	20 91 a3 01 	lds	r18, 0x01A3	; 0x8001a3 <Buffer_Index>
    1530:	30 91 a0 01 	lds	r19, 0x01A0	; 0x8001a0 <TX_Index>
    1534:	82 2f       	mov	r24, r18
    1536:	90 e0       	ldi	r25, 0x00	; 0
    1538:	82 0f       	add	r24, r18
    153a:	91 1d       	adc	r25, r1
    153c:	82 0f       	add	r24, r18
    153e:	91 1d       	adc	r25, r1
    1540:	fc 01       	movw	r30, r24
    1542:	ee 0f       	add	r30, r30
    1544:	ff 1f       	adc	r31, r31
    1546:	e6 54       	subi	r30, 0x46	; 70
    1548:	fe 4f       	sbci	r31, 0xFE	; 254
    154a:	e3 0f       	add	r30, r19
    154c:	f1 1d       	adc	r31, r1
    154e:	82 81       	ldd	r24, Z+2	; 0x02
    1550:	8e bd       	out	0x2e, r24	; 46
	
	if (In_Tx)
    1552:	80 91 9d 01 	lds	r24, 0x019D	; 0x80019d <In_Tx>
    1556:	88 23       	and	r24, r24
    1558:	31 f0       	breq	.+12     	; 0x1566 <SPI_Transmit+0x3a>
	{
		// Increment Transmit Index
		TX_Index++;		
    155a:	80 91 a0 01 	lds	r24, 0x01A0	; 0x8001a0 <TX_Index>
    155e:	8f 5f       	subi	r24, 0xFF	; 255
    1560:	80 93 a0 01 	sts	0x01A0, r24	; 0x8001a0 <TX_Index>
    1564:	08 95       	ret
		/*
		// Increment Receive Index
		RX_Index++;
		*/
		// Increment Transmit Index
		TX_Index++;
    1566:	80 91 a0 01 	lds	r24, 0x01A0	; 0x8001a0 <TX_Index>
    156a:	8f 5f       	subi	r24, 0xFF	; 255
    156c:	80 93 a0 01 	sts	0x01A0, r24	; 0x8001a0 <TX_Index>
    1570:	08 95       	ret

00001572 <Write_SPI>:
    Description
        Fills in current command into SPI command buffer
****************************************************************************/

void Write_SPI(uint8_t TX_Length, uint8_t RX_Length, uint8_t * Data2Write, uint8_t ** Data2Receive)
{
    1572:	af 92       	push	r10
    1574:	bf 92       	push	r11
    1576:	cf 92       	push	r12
    1578:	df 92       	push	r13
    157a:	ef 92       	push	r14
    157c:	ff 92       	push	r15
    157e:	0f 93       	push	r16
    1580:	1f 93       	push	r17
    1582:	cf 93       	push	r28
    1584:	df 93       	push	r29
    1586:	d8 2e       	mov	r13, r24
    1588:	c6 2e       	mov	r12, r22
    158a:	ea 01       	movw	r28, r20
    158c:	79 01       	movw	r14, r18
	counter_value = query_counter();
    158e:	0e 94 a4 04 	call	0x948	; 0x948 <query_counter>
    1592:	60 93 99 01 	sts	0x0199, r22	; 0x800199 <counter_value>
    1596:	70 93 9a 01 	sts	0x019A, r23	; 0x80019a <counter_value+0x1>
    159a:	80 93 9b 01 	sts	0x019B, r24	; 0x80019b <counter_value+0x2>
    159e:	90 93 9c 01 	sts	0x019C, r25	; 0x80019c <counter_value+0x3>
	
    // Over all columns of next available command row
    for (int i = 0; i < (LENGTH_BYTES + TX_Length); i++)
    15a2:	8d 2d       	mov	r24, r13
    15a4:	90 e0       	ldi	r25, 0x00	; 0
    15a6:	8c 01       	movw	r16, r24
    15a8:	0e 5f       	subi	r16, 0xFE	; 254
    15aa:	1f 4f       	sbci	r17, 0xFF	; 255
    {
        // Fill in expected TX length
        if (i == TX_LENGTH_BYTE)
        {
            Command_Buffer[Next_Available_Row][TX_LENGTH_BYTE] = TX_Length;
    15ac:	20 91 a2 01 	lds	r18, 0x01A2	; 0x8001a2 <Next_Available_Row>
    15b0:	30 e0       	ldi	r19, 0x00	; 0
    15b2:	de 01       	movw	r26, r28
    15b4:	12 97       	sbiw	r26, 0x02	; 2
    15b6:	c9 01       	movw	r24, r18
    15b8:	88 0f       	add	r24, r24
    15ba:	99 1f       	adc	r25, r25
    15bc:	82 0f       	add	r24, r18
    15be:	93 1f       	adc	r25, r19
    15c0:	88 0f       	add	r24, r24
    15c2:	99 1f       	adc	r25, r25
    15c4:	e0 e0       	ldi	r30, 0x00	; 0
    15c6:	f0 e0       	ldi	r31, 0x00	; 0
        }
        // Fill in expected RX Length
        else if (i == RX_LENGTH_BYTE)
        {
            Command_Buffer[Next_Available_Row][RX_LENGTH_BYTE] = RX_Length;
    15c8:	9c 01       	movw	r18, r24
    15ca:	26 54       	subi	r18, 0x46	; 70
    15cc:	3e 4f       	sbci	r19, 0xFE	; 254
    15ce:	59 01       	movw	r10, r18
    15d0:	2f 5f       	subi	r18, 0xFF	; 255
    15d2:	3f 4f       	sbci	r19, 0xFF	; 255
	
    // Over all columns of next available command row
    for (int i = 0; i < (LENGTH_BYTES + TX_Length); i++)
    {
        // Fill in expected TX length
        if (i == TX_LENGTH_BYTE)
    15d4:	30 97       	sbiw	r30, 0x00	; 0
    15d6:	19 f4       	brne	.+6      	; 0x15de <Write_SPI+0x6c>
        {
            Command_Buffer[Next_Available_Row][TX_LENGTH_BYTE] = TX_Length;
    15d8:	e5 01       	movw	r28, r10
    15da:	d8 82       	st	Y, r13
    15dc:	0e c0       	rjmp	.+28     	; 0x15fa <Write_SPI+0x88>
        }
        // Fill in expected RX Length
        else if (i == RX_LENGTH_BYTE)
    15de:	e1 30       	cpi	r30, 0x01	; 1
    15e0:	f1 05       	cpc	r31, r1
    15e2:	19 f4       	brne	.+6      	; 0x15ea <Write_SPI+0x78>
        {
            Command_Buffer[Next_Available_Row][RX_LENGTH_BYTE] = RX_Length;
    15e4:	e9 01       	movw	r28, r18
    15e6:	c8 82       	st	Y, r12
    15e8:	08 c0       	rjmp	.+16     	; 0x15fa <Write_SPI+0x88>
        }
        // Fill in remaining data to TX
        else
        {
            Command_Buffer[Next_Available_Row][i] = *(Data2Write + (i - LENGTH_BYTES));
    15ea:	6c 91       	ld	r22, X
    15ec:	af 01       	movw	r20, r30
    15ee:	48 0f       	add	r20, r24
    15f0:	59 1f       	adc	r21, r25
    15f2:	46 54       	subi	r20, 0x46	; 70
    15f4:	5e 4f       	sbci	r21, 0xFE	; 254
    15f6:	ea 01       	movw	r28, r20
    15f8:	68 83       	st	Y, r22
void Write_SPI(uint8_t TX_Length, uint8_t RX_Length, uint8_t * Data2Write, uint8_t ** Data2Receive)
{
	counter_value = query_counter();
	
    // Over all columns of next available command row
    for (int i = 0; i < (LENGTH_BYTES + TX_Length); i++)
    15fa:	31 96       	adiw	r30, 0x01	; 1
    15fc:	11 96       	adiw	r26, 0x01	; 1
    15fe:	e0 17       	cp	r30, r16
    1600:	f1 07       	cpc	r31, r17
    1602:	44 f3       	brlt	.-48     	; 0x15d4 <Write_SPI+0x62>
    1604:	22 c0       	rjmp	.+68     	; 0x164a <Write_SPI+0xd8>
            // Add pointers to variables that shall be updated with receive data
            Receive_List[Next_Available_Row][i] = *(Data2Receive + i);
        }
    }
    // If reached Command Buffer end
    if (Next_Available_Row == COMMAND_BUFFER_SIZE - 1)
    1606:	80 91 a2 01 	lds	r24, 0x01A2	; 0x8001a2 <Next_Available_Row>
    160a:	8a 30       	cpi	r24, 0x0A	; 10
    160c:	19 f4       	brne	.+6      	; 0x1614 <Write_SPI+0xa2>
    {
        Next_Available_Row = 0;
    160e:	10 92 a2 01 	sts	0x01A2, r1	; 0x8001a2 <Next_Available_Row>
    1612:	03 c0       	rjmp	.+6      	; 0x161a <Write_SPI+0xa8>
    }
    else
    {
        Next_Available_Row++;
    1614:	8f 5f       	subi	r24, 0xFF	; 255
    1616:	80 93 a2 01 	sts	0x01A2, r24	; 0x8001a2 <Next_Available_Row>
    }
    // If SPI is currently idling, start transmission
    if (Query_SPI_State() == NORMAL_STATE)
    161a:	0e 94 2e 0c 	call	0x185c	; 0x185c <Query_SPI_State>
    161e:	81 11       	cpse	r24, r1
    1620:	17 c0       	rjmp	.+46     	; 0x1650 <Write_SPI+0xde>
    {
        Post_Event(EVT_SPI_START);
    1622:	60 e0       	ldi	r22, 0x00	; 0
    1624:	70 e4       	ldi	r23, 0x40	; 64
    1626:	80 e0       	ldi	r24, 0x00	; 0
    1628:	90 e0       	ldi	r25, 0x00	; 0
    162a:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <Post_Event>
    162e:	10 c0       	rjmp	.+32     	; 0x1650 <Write_SPI+0xde>
    if (RX_Length > 0)
    {
        for (int i = 0; i < RX_Length; i++)
        {
            // Add pointers to variables that shall be updated with receive data
            Receive_List[Next_Available_Row][i] = *(Data2Receive + i);
    1630:	f7 01       	movw	r30, r14
    1632:	80 81       	ld	r24, Z
    1634:	91 81       	ldd	r25, Z+1	; 0x01
    1636:	e0 91 a2 01 	lds	r30, 0x01A2	; 0x8001a2 <Next_Available_Row>
    163a:	f0 e0       	ldi	r31, 0x00	; 0
    163c:	ee 0f       	add	r30, r30
    163e:	ff 1f       	adc	r31, r31
    1640:	ec 55       	subi	r30, 0x5C	; 92
    1642:	fe 4f       	sbci	r31, 0xFE	; 254
    1644:	91 83       	std	Z+1, r25	; 0x01
    1646:	80 83       	st	Z, r24
    1648:	de cf       	rjmp	.-68     	; 0x1606 <Write_SPI+0x94>
        {
            Command_Buffer[Next_Available_Row][i] = *(Data2Write + (i - LENGTH_BYTES));
        }   
    }
    // Data is expected to be received
    if (RX_Length > 0)
    164a:	c1 10       	cpse	r12, r1
    164c:	f1 cf       	rjmp	.-30     	; 0x1630 <Write_SPI+0xbe>
    164e:	db cf       	rjmp	.-74     	; 0x1606 <Write_SPI+0x94>
    // If SPI is currently idling, start transmission
    if (Query_SPI_State() == NORMAL_STATE)
    {
        Post_Event(EVT_SPI_START);
    }
}
    1650:	df 91       	pop	r29
    1652:	cf 91       	pop	r28
    1654:	1f 91       	pop	r17
    1656:	0f 91       	pop	r16
    1658:	ff 90       	pop	r15
    165a:	ef 90       	pop	r14
    165c:	df 90       	pop	r13
    165e:	cf 90       	pop	r12
    1660:	bf 90       	pop	r11
    1662:	af 90       	pop	r10
    1664:	08 95       	ret

00001666 <__vector_14>:
        Handles SPI transmission completed interrupts

****************************************************************************/

ISR(SPI_STC_vect)
{
    1666:	1f 92       	push	r1
    1668:	0f 92       	push	r0
    166a:	0f b6       	in	r0, 0x3f	; 63
    166c:	0f 92       	push	r0
    166e:	11 24       	eor	r1, r1
    1670:	2f 93       	push	r18
    1672:	3f 93       	push	r19
    1674:	4f 93       	push	r20
    1676:	5f 93       	push	r21
    1678:	6f 93       	push	r22
    167a:	7f 93       	push	r23
    167c:	8f 93       	push	r24
    167e:	9f 93       	push	r25
    1680:	af 93       	push	r26
    1682:	bf 93       	push	r27
    1684:	ef 93       	push	r30
    1686:	ff 93       	push	r31
    if (Master_Slave_Identifier == SPI_MASTER)
    1688:	80 91 fc 01 	lds	r24, 0x01FC	; 0x8001fc <Master_Slave_Identifier>
    168c:	81 11       	cpse	r24, r1
    168e:	87 c0       	rjmp	.+270    	; 0x179e <__vector_14+0x138>
    {
        // Clear the SPI Interrupt Flag (is done by reading the SPSR Register)
        uint8_t SPSR_Status = SPSR;
    1690:	8d b5       	in	r24, 0x2d	; 45
        // Do nothing if statement to "use" the variable
        if (SPSR_Status);
		
		// Once a transmit has been completed
		if (In_Tx)
    1692:	80 91 9d 01 	lds	r24, 0x019D	; 0x80019d <In_Tx>
    1696:	88 23       	and	r24, r24
    1698:	e1 f0       	breq	.+56     	; 0x16d2 <__vector_14+0x6c>
		{
            // If more bytes left to transmit post transmission event
			if (TX_Index <= Expected_TX_Length)
    169a:	90 91 a0 01 	lds	r25, 0x01A0	; 0x8001a0 <TX_Index>
    169e:	80 91 9f 01 	lds	r24, 0x019F	; 0x80019f <Expected_TX_Length>
    16a2:	89 17       	cp	r24, r25
    16a4:	a0 f0       	brcs	.+40     	; 0x16ce <__vector_14+0x68>
			{
				if ((TX_Index == Expected_TX_Length) && Expected_RX_Length == 0)
    16a6:	98 13       	cpse	r25, r24
    16a8:	07 c0       	rjmp	.+14     	; 0x16b8 <__vector_14+0x52>
    16aa:	80 91 9e 01 	lds	r24, 0x019E	; 0x80019e <Expected_RX_Length>
    16ae:	81 11       	cpse	r24, r1
    16b0:	03 c0       	rjmp	.+6      	; 0x16b8 <__vector_14+0x52>
				{
					In_Tx = false;									
    16b2:	10 92 9d 01 	sts	0x019D, r1	; 0x80019d <In_Tx>
    16b6:	0d c0       	rjmp	.+26     	; 0x16d2 <__vector_14+0x6c>
				}
				else
				{
					Post_Event(EVT_SPI_SEND_BYTE);
    16b8:	60 e0       	ldi	r22, 0x00	; 0
    16ba:	70 e8       	ldi	r23, 0x80	; 128
    16bc:	80 e0       	ldi	r24, 0x00	; 0
    16be:	90 e0       	ldi	r25, 0x00	; 0
    16c0:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <Post_Event>
			{
				In_Tx = false;
			}
		}
		
		if (!In_Tx)
    16c4:	80 91 9d 01 	lds	r24, 0x019D	; 0x80019d <In_Tx>
    16c8:	81 11       	cpse	r24, r1
    16ca:	69 c0       	rjmp	.+210    	; 0x179e <__vector_14+0x138>
    16cc:	02 c0       	rjmp	.+4      	; 0x16d2 <__vector_14+0x6c>
					Post_Event(EVT_SPI_SEND_BYTE);
				}
			}
			else
			{
				In_Tx = false;
    16ce:	10 92 9d 01 	sts	0x019D, r1	; 0x80019d <In_Tx>
			}
		}
		
		if (!In_Tx)
		{
			if (Expected_RX_Length > 0)
    16d2:	90 91 9e 01 	lds	r25, 0x019E	; 0x80019e <Expected_RX_Length>
    16d6:	99 23       	and	r25, r25
    16d8:	e9 f0       	breq	.+58     	; 0x1714 <__vector_14+0xae>
			{
				*(Receive_List[Buffer_Index][RX_Index]) = SPDR;
    16da:	80 91 a1 01 	lds	r24, 0x01A1	; 0x8001a1 <RX_Index>
    16de:	20 91 a3 01 	lds	r18, 0x01A3	; 0x8001a3 <Buffer_Index>
    16e2:	e8 2f       	mov	r30, r24
    16e4:	f0 e0       	ldi	r31, 0x00	; 0
    16e6:	e2 0f       	add	r30, r18
    16e8:	f1 1d       	adc	r31, r1
    16ea:	ee 0f       	add	r30, r30
    16ec:	ff 1f       	adc	r31, r31
    16ee:	ec 55       	subi	r30, 0x5C	; 92
    16f0:	fe 4f       	sbci	r31, 0xFE	; 254
    16f2:	01 90       	ld	r0, Z+
    16f4:	f0 81       	ld	r31, Z
    16f6:	e0 2d       	mov	r30, r0
    16f8:	2e b5       	in	r18, 0x2e	; 46
    16fa:	20 83       	st	Z, r18
				RX_Index++;				
    16fc:	8f 5f       	subi	r24, 0xFF	; 255
    16fe:	80 93 a1 01 	sts	0x01A1, r24	; 0x8001a1 <RX_Index>
			}
			if (RX_Index < Expected_RX_Length)
    1702:	89 17       	cp	r24, r25
    1704:	38 f4       	brcc	.+14     	; 0x1714 <__vector_14+0xae>
			{
				Post_Event(EVT_SPI_RECV_BYTE);
    1706:	60 e0       	ldi	r22, 0x00	; 0
    1708:	70 e0       	ldi	r23, 0x00	; 0
    170a:	81 e0       	ldi	r24, 0x01	; 1
    170c:	90 e0       	ldi	r25, 0x00	; 0
    170e:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <Post_Event>
    1712:	45 c0       	rjmp	.+138    	; 0x179e <__vector_14+0x138>
static void Update_Buffer_Index(void)
{
    // Set current row of command buffer to unassigned (0xFF)
    for (int i = 0; i < MAX_COMMAND_TX_SIZE; i++)
    {
        Command_Buffer[Buffer_Index][i] = 0xFF;
    1714:	30 91 a3 01 	lds	r19, 0x01A3	; 0x8001a3 <Buffer_Index>
    1718:	83 2f       	mov	r24, r19
    171a:	90 e0       	ldi	r25, 0x00	; 0
    171c:	ac 01       	movw	r20, r24
    171e:	44 0f       	add	r20, r20
    1720:	55 1f       	adc	r21, r21
    1722:	fa 01       	movw	r30, r20
    1724:	e8 0f       	add	r30, r24
    1726:	f9 1f       	adc	r31, r25
    1728:	ee 0f       	add	r30, r30
    172a:	ff 1f       	adc	r31, r31
    172c:	e6 54       	subi	r30, 0x46	; 70
    172e:	fe 4f       	sbci	r31, 0xFE	; 254
    1730:	2f ef       	ldi	r18, 0xFF	; 255
    1732:	20 83       	st	Z, r18
    1734:	21 83       	std	Z+1, r18	; 0x01
    1736:	22 83       	std	Z+2, r18	; 0x02
    1738:	23 83       	std	Z+3, r18	; 0x03
    173a:	24 83       	std	Z+4, r18	; 0x04
    173c:	fa 01       	movw	r30, r20
    173e:	e8 0f       	add	r30, r24
    1740:	f9 1f       	adc	r31, r25
    1742:	ee 0f       	add	r30, r30
    1744:	ff 1f       	adc	r31, r31
    1746:	e6 54       	subi	r30, 0x46	; 70
    1748:	fe 4f       	sbci	r31, 0xFE	; 254
    174a:	25 83       	std	Z+5, r18	; 0x05
    }
    // Point current receive list row to NULL
    for (int i = 0; i < MAX_COMMAND_RX_SIZE; i++)
    {
        Receive_List[Buffer_Index][i] = NULL;
    174c:	fa 01       	movw	r30, r20
    174e:	ec 55       	subi	r30, 0x5C	; 92
    1750:	fe 4f       	sbci	r31, 0xFE	; 254
    1752:	11 82       	std	Z+1, r1	; 0x01
    1754:	10 82       	st	Z, r1
    }
    // If at end of buffer
    if (Buffer_Index == COMMAND_BUFFER_SIZE - 1)
    1756:	3a 30       	cpi	r19, 0x0A	; 10
    1758:	19 f4       	brne	.+6      	; 0x1760 <__vector_14+0xfa>
    {
        Buffer_Index = 0;
    175a:	10 92 a3 01 	sts	0x01A3, r1	; 0x8001a3 <Buffer_Index>
    175e:	03 c0       	rjmp	.+6      	; 0x1766 <__vector_14+0x100>
    }
    else
    {
        Buffer_Index++;
    1760:	3f 5f       	subi	r19, 0xFF	; 255
    1762:	30 93 a3 01 	sts	0x01A3, r19	; 0x8001a3 <Buffer_Index>
    }
    // If buffer has pending transmits
    if (Command_Buffer[Buffer_Index][TX_LENGTH_BYTE] != 0xFF)
    1766:	20 91 a3 01 	lds	r18, 0x01A3	; 0x8001a3 <Buffer_Index>
    176a:	82 2f       	mov	r24, r18
    176c:	90 e0       	ldi	r25, 0x00	; 0
    176e:	82 0f       	add	r24, r18
    1770:	91 1d       	adc	r25, r1
    1772:	82 0f       	add	r24, r18
    1774:	91 1d       	adc	r25, r1
    1776:	88 0f       	add	r24, r24
    1778:	99 1f       	adc	r25, r25
    177a:	fc 01       	movw	r30, r24
    177c:	e6 54       	subi	r30, 0x46	; 70
    177e:	fe 4f       	sbci	r31, 0xFE	; 254
    1780:	80 81       	ld	r24, Z
    1782:	8f 3f       	cpi	r24, 0xFF	; 255
    1784:	31 f0       	breq	.+12     	; 0x1792 <__vector_14+0x12c>
    {
        Post_Event(EVT_SPI_START);
    1786:	60 e0       	ldi	r22, 0x00	; 0
    1788:	70 e4       	ldi	r23, 0x40	; 64
    178a:	80 e0       	ldi	r24, 0x00	; 0
    178c:	90 e0       	ldi	r25, 0x00	; 0
    178e:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <Post_Event>
				Post_Event(EVT_SPI_RECV_BYTE);
			}
			else if (RX_Index >= Expected_RX_Length)
			{
                Update_Buffer_Index();
				Post_Event(EVT_SPI_END);
    1792:	60 e0       	ldi	r22, 0x00	; 0
    1794:	70 e0       	ldi	r23, 0x00	; 0
    1796:	82 e0       	ldi	r24, 0x02	; 2
    1798:	90 e0       	ldi	r25, 0x00	; 0
    179a:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <Post_Event>
    }
	else
	{
		// Not configured to be slave
	}
}
    179e:	ff 91       	pop	r31
    17a0:	ef 91       	pop	r30
    17a2:	bf 91       	pop	r27
    17a4:	af 91       	pop	r26
    17a6:	9f 91       	pop	r25
    17a8:	8f 91       	pop	r24
    17aa:	7f 91       	pop	r23
    17ac:	6f 91       	pop	r22
    17ae:	5f 91       	pop	r21
    17b0:	4f 91       	pop	r20
    17b2:	3f 91       	pop	r19
    17b4:	2f 91       	pop	r18
    17b6:	0f 90       	pop	r0
    17b8:	0f be       	out	0x3f, r0	; 63
    17ba:	0f 90       	pop	r0
    17bc:	1f 90       	pop	r1
    17be:	18 95       	reti

000017c0 <Init_SPI_Service>:

****************************************************************************/
void Init_SPI_Service(void)
{
	// Start State Machine from normal state
	Current_State = NORMAL_STATE;
    17c0:	10 92 fd 01 	sts	0x01FD, r1	; 0x8001fd <Current_State>
    17c4:	08 95       	ret

000017c6 <Run_SPI_Service>:
        Processes events for SPI Message transmit/receive

****************************************************************************/
void Run_SPI_Service(uint32_t event_mask)
{
	switch(Current_State)
    17c6:	20 91 fd 01 	lds	r18, 0x01FD	; 0x8001fd <Current_State>
    17ca:	21 30       	cpi	r18, 0x01	; 1
    17cc:	a9 f0       	breq	.+42     	; 0x17f8 <Run_SPI_Service+0x32>
    17ce:	18 f0       	brcs	.+6      	; 0x17d6 <Run_SPI_Service+0x10>
    17d0:	22 30       	cpi	r18, 0x02	; 2
    17d2:	89 f1       	breq	.+98     	; 0x1836 <Run_SPI_Service+0x70>
    17d4:	08 95       	ret
    {	
		case NORMAL_STATE:
			if (EVT_SPI_START == event_mask)
    17d6:	61 15       	cp	r22, r1
    17d8:	70 44       	sbci	r23, 0x40	; 64
    17da:	81 05       	cpc	r24, r1
    17dc:	91 05       	cpc	r25, r1
    17de:	e9 f5       	brne	.+122    	; 0x185a <Run_SPI_Service+0x94>
			{			
                // Initialize SPI for particular command
                SPI_Start_Command();
    17e0:	0e 94 77 0a 	call	0x14ee	; 0x14ee <SPI_Start_Command>
				// Switch to sending state
				Current_State = SENDING_STATE;
    17e4:	81 e0       	ldi	r24, 0x01	; 1
    17e6:	80 93 fd 01 	sts	0x01FD, r24	; 0x8001fd <Current_State>
				// Post event to initiate transition
				Post_Event(EVT_SPI_SEND_BYTE);
    17ea:	60 e0       	ldi	r22, 0x00	; 0
    17ec:	70 e8       	ldi	r23, 0x80	; 128
    17ee:	80 e0       	ldi	r24, 0x00	; 0
    17f0:	90 e0       	ldi	r25, 0x00	; 0
    17f2:	0e 94 e8 03 	call	0x7d0	; 0x7d0 <Post_Event>
    17f6:	08 95       	ret
                // Do Nothing
            }	
			break;
		
		case SENDING_STATE:
			if (EVT_SPI_SEND_BYTE == event_mask)
    17f8:	61 15       	cp	r22, r1
    17fa:	20 e8       	ldi	r18, 0x80	; 128
    17fc:	72 07       	cpc	r23, r18
    17fe:	81 05       	cpc	r24, r1
    1800:	91 05       	cpc	r25, r1
    1802:	19 f4       	brne	.+6      	; 0x180a <Run_SPI_Service+0x44>
			{
    			SPI_Transmit();
    1804:	0e 94 96 0a 	call	0x152c	; 0x152c <SPI_Transmit>
    1808:	08 95       	ret
			}
			else if (EVT_SPI_RECV_BYTE == event_mask)
    180a:	61 15       	cp	r22, r1
    180c:	71 05       	cpc	r23, r1
    180e:	21 e0       	ldi	r18, 0x01	; 1
    1810:	82 07       	cpc	r24, r18
    1812:	91 05       	cpc	r25, r1
    1814:	31 f4       	brne	.+12     	; 0x1822 <Run_SPI_Service+0x5c>
			{
                SPI_Transmit();
    1816:	0e 94 96 0a 	call	0x152c	; 0x152c <SPI_Transmit>
				Current_State = RECEIVING_STATE;				
    181a:	82 e0       	ldi	r24, 0x02	; 2
    181c:	80 93 fd 01 	sts	0x01FD, r24	; 0x8001fd <Current_State>
    1820:	08 95       	ret
			}
			else if (EVT_SPI_END == event_mask)
    1822:	61 15       	cp	r22, r1
    1824:	71 05       	cpc	r23, r1
    1826:	82 40       	sbci	r24, 0x02	; 2
    1828:	91 05       	cpc	r25, r1
    182a:	b9 f4       	brne	.+46     	; 0x185a <Run_SPI_Service+0x94>
			{
                SPI_End_Command();
    182c:	0e 94 94 0a 	call	0x1528	; 0x1528 <SPI_End_Command>
				Current_State = NORMAL_STATE;
    1830:	10 92 fd 01 	sts	0x01FD, r1	; 0x8001fd <Current_State>
    1834:	08 95       	ret
                // Do Nothing
            }
			break;
		
		case RECEIVING_STATE:
            if (EVT_SPI_RECV_BYTE == event_mask)
    1836:	61 15       	cp	r22, r1
    1838:	71 05       	cpc	r23, r1
    183a:	21 e0       	ldi	r18, 0x01	; 1
    183c:	82 07       	cpc	r24, r18
    183e:	91 05       	cpc	r25, r1
    1840:	19 f4       	brne	.+6      	; 0x1848 <Run_SPI_Service+0x82>
            {
                SPI_Transmit();
    1842:	0e 94 96 0a 	call	0x152c	; 0x152c <SPI_Transmit>
    1846:	08 95       	ret
            }
            if (EVT_SPI_END == event_mask)
    1848:	61 15       	cp	r22, r1
    184a:	71 05       	cpc	r23, r1
    184c:	82 40       	sbci	r24, 0x02	; 2
    184e:	91 05       	cpc	r25, r1
    1850:	21 f4       	brne	.+8      	; 0x185a <Run_SPI_Service+0x94>
            {
                SPI_End_Command();
    1852:	0e 94 94 0a 	call	0x1528	; 0x1528 <SPI_End_Command>
                Current_State = NORMAL_STATE;
    1856:	10 92 fd 01 	sts	0x01FD, r1	; 0x8001fd <Current_State>
    185a:	08 95       	ret

0000185c <Query_SPI_State>:
****************************************************************************/

SPI_State_t Query_SPI_State(void)
{
    return Current_State;
}
    185c:	80 91 fd 01 	lds	r24, 0x01FD	; 0x8001fd <Current_State>
    1860:	08 95       	ret

00001862 <Init_Timer_Module>:

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ticksperms)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
    1862:	ee ef       	ldi	r30, 0xFE	; 254
    1864:	f1 e0       	ldi	r31, 0x01	; 1
    1866:	a2 e0       	ldi	r26, 0x02	; 2
    1868:	b2 e0       	ldi	r27, 0x02	; 2
    186a:	86 e6       	ldi	r24, 0x66	; 102
    186c:	92 e0       	ldi	r25, 0x02	; 2
    186e:	11 82       	std	Z+1, r1	; 0x01
    1870:	10 82       	st	Z, r1
    1872:	13 82       	std	Z+3, r1	; 0x03
    1874:	12 82       	std	Z+2, r1	; 0x02
    1876:	1c 92       	st	X, r1
    1878:	15 82       	std	Z+5, r1	; 0x05
    187a:	16 82       	std	Z+6, r1	; 0x06
    187c:	17 82       	std	Z+7, r1	; 0x07
    187e:	10 86       	std	Z+8, r1	; 0x08
    1880:	11 86       	std	Z+9, r1	; 0x09
    1882:	12 86       	std	Z+10, r1	; 0x0a
    1884:	13 86       	std	Z+11, r1	; 0x0b
    1886:	14 86       	std	Z+12, r1	; 0x0c
    1888:	3d 96       	adiw	r30, 0x0d	; 13
    188a:	1d 96       	adiw	r26, 0x0d	; 13
    188c:	e8 17       	cp	r30, r24
    188e:	f9 07       	cpc	r31, r25
    1890:	71 f7       	brne	.-36     	; 0x186e <Init_Timer_Module+0xc>
    1892:	15 bc       	out	0x25, r1	; 37
    1894:	16 bc       	out	0x26, r1	; 38
    1896:	18 bc       	out	0x28, r1	; 40
    1898:	88 b5       	in	r24, 0x28	; 40
    189a:	83 58       	subi	r24, 0x83	; 131
    189c:	88 bd       	out	0x28, r24	; 40
    189e:	82 e0       	ldi	r24, 0x02	; 2
    18a0:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__EEPROM_REGION_LENGTH__+0x7f006e>
    18a4:	16 bc       	out	0x26, r1	; 38
    18a6:	86 b5       	in	r24, 0x26	; 38
    18a8:	83 60       	ori	r24, 0x03	; 3
    18aa:	86 bd       	out	0x26, r24	; 38
    18ac:	08 95       	ret

000018ae <Register_Timer>:
    18ae:	cf 93       	push	r28
    18b0:	df 93       	push	r29
    18b2:	c0 91 fe 01 	lds	r28, 0x01FE	; 0x8001fe <Timers>
    18b6:	d0 91 ff 01 	lds	r29, 0x01FF	; 0x8001ff <Timers+0x1>
    18ba:	c8 17       	cp	r28, r24
    18bc:	d9 07       	cpc	r29, r25
    18be:	09 f4       	brne	.+2      	; 0x18c2 <Register_Timer+0x14>
    18c0:	40 c0       	rjmp	.+128    	; 0x1942 <Register_Timer+0x94>
    18c2:	ae ef       	ldi	r26, 0xFE	; 254
    18c4:	b1 e0       	ldi	r27, 0x01	; 1
    18c6:	49 e5       	ldi	r20, 0x59	; 89
    18c8:	52 e0       	ldi	r21, 0x02	; 2
    18ca:	fd 01       	movw	r30, r26
    18cc:	25 85       	ldd	r18, Z+13	; 0x0d
    18ce:	36 85       	ldd	r19, Z+14	; 0x0e
    18d0:	28 17       	cp	r18, r24
    18d2:	39 07       	cpc	r19, r25
    18d4:	b1 f1       	breq	.+108    	; 0x1942 <Register_Timer+0x94>
    18d6:	3d 96       	adiw	r30, 0x0d	; 13
    18d8:	e4 17       	cp	r30, r20
    18da:	f5 07       	cpc	r31, r21
    18dc:	b9 f7       	brne	.-18     	; 0x18cc <Register_Timer+0x1e>
    18de:	2c c0       	rjmp	.+88     	; 0x1938 <Register_Timer+0x8a>
    18e0:	1d 96       	adiw	r26, 0x0d	; 13
    18e2:	4d 91       	ld	r20, X+
    18e4:	5c 91       	ld	r21, X
    18e6:	1e 97       	sbiw	r26, 0x0e	; 14
    18e8:	45 2b       	or	r20, r21
    18ea:	f9 f4       	brne	.+62     	; 0x192a <Register_Timer+0x7c>
    18ec:	02 c0       	rjmp	.+4      	; 0x18f2 <Register_Timer+0x44>
    18ee:	20 e0       	ldi	r18, 0x00	; 0
    18f0:	30 e0       	ldi	r19, 0x00	; 0
    18f2:	f9 01       	movw	r30, r18
    18f4:	ee 0f       	add	r30, r30
    18f6:	ff 1f       	adc	r31, r31
    18f8:	e2 0f       	add	r30, r18
    18fa:	f3 1f       	adc	r31, r19
    18fc:	ee 0f       	add	r30, r30
    18fe:	ff 1f       	adc	r31, r31
    1900:	ee 0f       	add	r30, r30
    1902:	ff 1f       	adc	r31, r31
    1904:	2e 0f       	add	r18, r30
    1906:	3f 1f       	adc	r19, r31
    1908:	f9 01       	movw	r30, r18
    190a:	e2 50       	subi	r30, 0x02	; 2
    190c:	fe 4f       	sbci	r31, 0xFE	; 254
    190e:	91 83       	std	Z+1, r25	; 0x01
    1910:	80 83       	st	Z, r24
    1912:	73 83       	std	Z+3, r23	; 0x03
    1914:	62 83       	std	Z+2, r22	; 0x02
    1916:	14 82       	std	Z+4, r1	; 0x04
    1918:	15 82       	std	Z+5, r1	; 0x05
    191a:	16 82       	std	Z+6, r1	; 0x06
    191c:	17 82       	std	Z+7, r1	; 0x07
    191e:	10 86       	std	Z+8, r1	; 0x08
    1920:	11 86       	std	Z+9, r1	; 0x09
    1922:	12 86       	std	Z+10, r1	; 0x0a
    1924:	13 86       	std	Z+11, r1	; 0x0b
    1926:	14 86       	std	Z+12, r1	; 0x0c
    1928:	0c c0       	rjmp	.+24     	; 0x1942 <Register_Timer+0x94>
    192a:	2f 5f       	subi	r18, 0xFF	; 255
    192c:	3f 4f       	sbci	r19, 0xFF	; 255
    192e:	1d 96       	adiw	r26, 0x0d	; 13
    1930:	28 30       	cpi	r18, 0x08	; 8
    1932:	31 05       	cpc	r19, r1
    1934:	a9 f6       	brne	.-86     	; 0x18e0 <Register_Timer+0x32>
    1936:	05 c0       	rjmp	.+10     	; 0x1942 <Register_Timer+0x94>
    1938:	cd 2b       	or	r28, r29
    193a:	c9 f2       	breq	.-78     	; 0x18ee <Register_Timer+0x40>
    193c:	21 e0       	ldi	r18, 0x01	; 1
    193e:	30 e0       	ldi	r19, 0x00	; 0
    1940:	cf cf       	rjmp	.-98     	; 0x18e0 <Register_Timer+0x32>
    1942:	df 91       	pop	r29
    1944:	cf 91       	pop	r28
    1946:	08 95       	ret

00001948 <Start_Timer>:
    1948:	cf 92       	push	r12
    194a:	df 92       	push	r13
    194c:	ef 92       	push	r14
    194e:	ff 92       	push	r15
    1950:	20 91 fe 01 	lds	r18, 0x01FE	; 0x8001fe <Timers>
    1954:	30 91 ff 01 	lds	r19, 0x01FF	; 0x8001ff <Timers+0x1>
    1958:	28 17       	cp	r18, r24
    195a:	39 07       	cpc	r19, r25
    195c:	51 f0       	breq	.+20     	; 0x1972 <Start_Timer+0x2a>
    195e:	ee ef       	ldi	r30, 0xFE	; 254
    1960:	f1 e0       	ldi	r31, 0x01	; 1
    1962:	21 e0       	ldi	r18, 0x01	; 1
    1964:	30 e0       	ldi	r19, 0x00	; 0
    1966:	a5 85       	ldd	r26, Z+13	; 0x0d
    1968:	b6 85       	ldd	r27, Z+14	; 0x0e
    196a:	a8 17       	cp	r26, r24
    196c:	b9 07       	cpc	r27, r25
    196e:	11 f5       	brne	.+68     	; 0x19b4 <Start_Timer+0x6c>
    1970:	02 c0       	rjmp	.+4      	; 0x1976 <Start_Timer+0x2e>
    1972:	20 e0       	ldi	r18, 0x00	; 0
    1974:	30 e0       	ldi	r19, 0x00	; 0
    1976:	f9 01       	movw	r30, r18
    1978:	ee 0f       	add	r30, r30
    197a:	ff 1f       	adc	r31, r31
    197c:	e2 0f       	add	r30, r18
    197e:	f3 1f       	adc	r31, r19
    1980:	ee 0f       	add	r30, r30
    1982:	ff 1f       	adc	r31, r31
    1984:	ee 0f       	add	r30, r30
    1986:	ff 1f       	adc	r31, r31
    1988:	2e 0f       	add	r18, r30
    198a:	3f 1f       	adc	r19, r31
    198c:	f9 01       	movw	r30, r18
    198e:	e2 50       	subi	r30, 0x02	; 2
    1990:	fe 4f       	sbci	r31, 0xFE	; 254
    1992:	81 e0       	ldi	r24, 0x01	; 1
    1994:	84 83       	std	Z+4, r24	; 0x04
    1996:	15 82       	std	Z+5, r1	; 0x05
    1998:	16 82       	std	Z+6, r1	; 0x06
    199a:	17 82       	std	Z+7, r1	; 0x07
    199c:	10 86       	std	Z+8, r1	; 0x08
    199e:	6a 01       	movw	r12, r20
    19a0:	7b 01       	movw	r14, r22
    19a2:	cc 0c       	add	r12, r12
    19a4:	dd 1c       	adc	r13, r13
    19a6:	ee 1c       	adc	r14, r14
    19a8:	ff 1c       	adc	r15, r15
    19aa:	c1 86       	std	Z+9, r12	; 0x09
    19ac:	d2 86       	std	Z+10, r13	; 0x0a
    19ae:	e3 86       	std	Z+11, r14	; 0x0b
    19b0:	f4 86       	std	Z+12, r15	; 0x0c
    19b2:	06 c0       	rjmp	.+12     	; 0x19c0 <Start_Timer+0x78>
    19b4:	2f 5f       	subi	r18, 0xFF	; 255
    19b6:	3f 4f       	sbci	r19, 0xFF	; 255
    19b8:	3d 96       	adiw	r30, 0x0d	; 13
    19ba:	28 30       	cpi	r18, 0x08	; 8
    19bc:	31 05       	cpc	r19, r1
    19be:	99 f6       	brne	.-90     	; 0x1966 <Start_Timer+0x1e>
    19c0:	ff 90       	pop	r15
    19c2:	ef 90       	pop	r14
    19c4:	df 90       	pop	r13
    19c6:	cf 90       	pop	r12
    19c8:	08 95       	ret

000019ca <Stop_Timer>:
    19ca:	20 91 fe 01 	lds	r18, 0x01FE	; 0x8001fe <Timers>
    19ce:	30 91 ff 01 	lds	r19, 0x01FF	; 0x8001ff <Timers+0x1>
    19d2:	28 17       	cp	r18, r24
    19d4:	39 07       	cpc	r19, r25
    19d6:	51 f0       	breq	.+20     	; 0x19ec <Stop_Timer+0x22>
    19d8:	ee ef       	ldi	r30, 0xFE	; 254
    19da:	f1 e0       	ldi	r31, 0x01	; 1
    19dc:	21 e0       	ldi	r18, 0x01	; 1
    19de:	30 e0       	ldi	r19, 0x00	; 0
    19e0:	45 85       	ldd	r20, Z+13	; 0x0d
    19e2:	56 85       	ldd	r21, Z+14	; 0x0e
    19e4:	48 17       	cp	r20, r24
    19e6:	59 07       	cpc	r21, r25
    19e8:	99 f4       	brne	.+38     	; 0x1a10 <Stop_Timer+0x46>
    19ea:	02 c0       	rjmp	.+4      	; 0x19f0 <Stop_Timer+0x26>
    19ec:	20 e0       	ldi	r18, 0x00	; 0
    19ee:	30 e0       	ldi	r19, 0x00	; 0
    19f0:	f9 01       	movw	r30, r18
    19f2:	ee 0f       	add	r30, r30
    19f4:	ff 1f       	adc	r31, r31
    19f6:	e2 0f       	add	r30, r18
    19f8:	f3 1f       	adc	r31, r19
    19fa:	ee 0f       	add	r30, r30
    19fc:	ff 1f       	adc	r31, r31
    19fe:	ee 0f       	add	r30, r30
    1a00:	ff 1f       	adc	r31, r31
    1a02:	2e 0f       	add	r18, r30
    1a04:	3f 1f       	adc	r19, r31
    1a06:	f9 01       	movw	r30, r18
    1a08:	e2 50       	subi	r30, 0x02	; 2
    1a0a:	fe 4f       	sbci	r31, 0xFE	; 254
    1a0c:	14 82       	std	Z+4, r1	; 0x04
    1a0e:	08 95       	ret
    1a10:	2f 5f       	subi	r18, 0xFF	; 255
    1a12:	3f 4f       	sbci	r19, 0xFF	; 255
    1a14:	3d 96       	adiw	r30, 0x0d	; 13
    1a16:	28 30       	cpi	r18, 0x08	; 8
    1a18:	31 05       	cpc	r19, r1
    1a1a:	11 f7       	brne	.-60     	; 0x19e0 <Stop_Timer+0x16>
    1a1c:	08 95       	ret

00001a1e <__vector_10>:
    Description
        Handles the timer overflow interrupt

****************************************************************************/
ISR(TIMER0_COMPA_vect)
{
    1a1e:	1f 92       	push	r1
    1a20:	0f 92       	push	r0
    1a22:	0f b6       	in	r0, 0x3f	; 63
    1a24:	0f 92       	push	r0
    1a26:	11 24       	eor	r1, r1
    1a28:	ef 92       	push	r14
    1a2a:	ff 92       	push	r15
    1a2c:	0f 93       	push	r16
    1a2e:	1f 93       	push	r17
    1a30:	2f 93       	push	r18
    1a32:	3f 93       	push	r19
    1a34:	4f 93       	push	r20
    1a36:	5f 93       	push	r21
    1a38:	6f 93       	push	r22
    1a3a:	7f 93       	push	r23
    1a3c:	8f 93       	push	r24
    1a3e:	9f 93       	push	r25
    1a40:	af 93       	push	r26
    1a42:	bf 93       	push	r27
    1a44:	cf 93       	push	r28
    1a46:	df 93       	push	r29
    1a48:	ef 93       	push	r30
    1a4a:	ff 93       	push	r31
    //      then we will miss interrupts for ticks because they will be 
    //      disabled while we are here. Then we would have to wait for the
    //      timer to roll over which would cause time warp.

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;
    1a4c:	88 b5       	in	r24, 0x28	; 40
    1a4e:	83 58       	subi	r24, 0x83	; 131
    1a50:	88 bd       	out	0x28, r24	; 40
    1a52:	02 e0       	ldi	r16, 0x02	; 2
    1a54:	12 e0       	ldi	r17, 0x02	; 2
    1a56:	ce ef       	ldi	r28, 0xFE	; 254
    1a58:	d1 e0       	ldi	r29, 0x01	; 1
    1a5a:	0f 2e       	mov	r0, r31
    1a5c:	f6 e6       	ldi	r31, 0x66	; 102
    1a5e:	ef 2e       	mov	r14, r31
    1a60:	f2 e0       	ldi	r31, 0x02	; 2
    1a62:	ff 2e       	mov	r15, r31
    1a64:	f0 2d       	mov	r31, r0
    1a66:	f8 01       	movw	r30, r16

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    {
        if (true == Timers[i].timer_running_flag)
    1a68:	80 81       	ld	r24, Z
    1a6a:	88 23       	and	r24, r24
    1a6c:	81 f1       	breq	.+96     	; 0x1ace <__vector_10+0xb0>
    1a6e:	9e 01       	movw	r18, r28
        {
            // If the timer was started with a non zero time, service the ticks,
            //      otherwise, process the cb immediately
            if (0 < Timers[i].ticks_remaining)
    1a70:	89 85       	ldd	r24, Y+9	; 0x09
    1a72:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a74:	ab 85       	ldd	r26, Y+11	; 0x0b
    1a76:	bc 85       	ldd	r27, Y+12	; 0x0c
    1a78:	00 97       	sbiw	r24, 0x00	; 0
    1a7a:	a1 05       	cpc	r26, r1
    1a7c:	b1 05       	cpc	r27, r1
    1a7e:	b9 f0       	breq	.+46     	; 0x1aae <__vector_10+0x90>
            {
                // Add one to time, subtract one from ticks left
                Timers[i].ticks_since_start += 1;
    1a80:	4d 81       	ldd	r20, Y+5	; 0x05
    1a82:	5e 81       	ldd	r21, Y+6	; 0x06
    1a84:	6f 81       	ldd	r22, Y+7	; 0x07
    1a86:	78 85       	ldd	r23, Y+8	; 0x08
    1a88:	4f 5f       	subi	r20, 0xFF	; 255
    1a8a:	5f 4f       	sbci	r21, 0xFF	; 255
    1a8c:	6f 4f       	sbci	r22, 0xFF	; 255
    1a8e:	7f 4f       	sbci	r23, 0xFF	; 255
    1a90:	4d 83       	std	Y+5, r20	; 0x05
    1a92:	5e 83       	std	Y+6, r21	; 0x06
    1a94:	6f 83       	std	Y+7, r22	; 0x07
    1a96:	78 87       	std	Y+8, r23	; 0x08
                Timers[i].ticks_remaining -= 1;
    1a98:	01 97       	sbiw	r24, 0x01	; 1
    1a9a:	a1 09       	sbc	r26, r1
    1a9c:	b1 09       	sbc	r27, r1
    1a9e:	89 87       	std	Y+9, r24	; 0x09
    1aa0:	9a 87       	std	Y+10, r25	; 0x0a
    1aa2:	ab 87       	std	Y+11, r26	; 0x0b
    1aa4:	bc 87       	std	Y+12, r27	; 0x0c
            }

            // If the timer has expired
            if (0 == Timers[i].ticks_remaining)
    1aa6:	89 2b       	or	r24, r25
    1aa8:	8a 2b       	or	r24, r26
    1aaa:	8b 2b       	or	r24, r27
    1aac:	81 f4       	brne	.+32     	; 0x1ace <__vector_10+0xb0>
            {
                // Clear running flag
                Timers[i].timer_running_flag = false;
    1aae:	10 82       	st	Z, r1
                
                // Execute cb function with value of id pointer's value
                // If cb is not null, execute
                if (Timers[i].timer_cb_func)
    1ab0:	d9 01       	movw	r26, r18
    1ab2:	12 96       	adiw	r26, 0x02	; 2
    1ab4:	ed 91       	ld	r30, X+
    1ab6:	fc 91       	ld	r31, X
    1ab8:	13 97       	sbiw	r26, 0x03	; 3
    1aba:	30 97       	sbiw	r30, 0x00	; 0
    1abc:	41 f0       	breq	.+16     	; 0x1ace <__vector_10+0xb0>
                {
                    // Execute callback
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
    1abe:	8d 91       	ld	r24, X+
    1ac0:	9c 91       	ld	r25, X
    1ac2:	dc 01       	movw	r26, r24
    1ac4:	6d 91       	ld	r22, X+
    1ac6:	7d 91       	ld	r23, X+
    1ac8:	8d 91       	ld	r24, X+
    1aca:	9c 91       	ld	r25, X
    1acc:	09 95       	icall
    1ace:	03 5f       	subi	r16, 0xF3	; 243
    1ad0:	1f 4f       	sbci	r17, 0xFF	; 255
    1ad2:	2d 96       	adiw	r28, 0x0d	; 13

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    1ad4:	ce 15       	cp	r28, r14
    1ad6:	df 05       	cpc	r29, r15
    1ad8:	31 f6       	brne	.-116    	; 0x1a66 <__vector_10+0x48>
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
                }
            }
        }
    }
}
    1ada:	ff 91       	pop	r31
    1adc:	ef 91       	pop	r30
    1ade:	df 91       	pop	r29
    1ae0:	cf 91       	pop	r28
    1ae2:	bf 91       	pop	r27
    1ae4:	af 91       	pop	r26
    1ae6:	9f 91       	pop	r25
    1ae8:	8f 91       	pop	r24
    1aea:	7f 91       	pop	r23
    1aec:	6f 91       	pop	r22
    1aee:	5f 91       	pop	r21
    1af0:	4f 91       	pop	r20
    1af2:	3f 91       	pop	r19
    1af4:	2f 91       	pop	r18
    1af6:	1f 91       	pop	r17
    1af8:	0f 91       	pop	r16
    1afa:	ff 90       	pop	r15
    1afc:	ef 90       	pop	r14
    1afe:	0f 90       	pop	r0
    1b00:	0f be       	out	0x3f, r0	; 63
    1b02:	0f 90       	pop	r0
    1b04:	1f 90       	pop	r1
    1b06:	18 95       	reti

00001b08 <__subsf3>:
    1b08:	50 58       	subi	r21, 0x80	; 128

00001b0a <__addsf3>:
    1b0a:	bb 27       	eor	r27, r27
    1b0c:	aa 27       	eor	r26, r26
    1b0e:	0e 94 9c 0d 	call	0x1b38	; 0x1b38 <__addsf3x>
    1b12:	0c 94 9d 0e 	jmp	0x1d3a	; 0x1d3a <__fp_round>
    1b16:	0e 94 8f 0e 	call	0x1d1e	; 0x1d1e <__fp_pscA>
    1b1a:	38 f0       	brcs	.+14     	; 0x1b2a <__addsf3+0x20>
    1b1c:	0e 94 96 0e 	call	0x1d2c	; 0x1d2c <__fp_pscB>
    1b20:	20 f0       	brcs	.+8      	; 0x1b2a <__addsf3+0x20>
    1b22:	39 f4       	brne	.+14     	; 0x1b32 <__addsf3+0x28>
    1b24:	9f 3f       	cpi	r25, 0xFF	; 255
    1b26:	19 f4       	brne	.+6      	; 0x1b2e <__addsf3+0x24>
    1b28:	26 f4       	brtc	.+8      	; 0x1b32 <__addsf3+0x28>
    1b2a:	0c 94 8c 0e 	jmp	0x1d18	; 0x1d18 <__fp_nan>
    1b2e:	0e f4       	brtc	.+2      	; 0x1b32 <__addsf3+0x28>
    1b30:	e0 95       	com	r30
    1b32:	e7 fb       	bst	r30, 7
    1b34:	0c 94 86 0e 	jmp	0x1d0c	; 0x1d0c <__fp_inf>

00001b38 <__addsf3x>:
    1b38:	e9 2f       	mov	r30, r25
    1b3a:	0e 94 ae 0e 	call	0x1d5c	; 0x1d5c <__fp_split3>
    1b3e:	58 f3       	brcs	.-42     	; 0x1b16 <__addsf3+0xc>
    1b40:	ba 17       	cp	r27, r26
    1b42:	62 07       	cpc	r22, r18
    1b44:	73 07       	cpc	r23, r19
    1b46:	84 07       	cpc	r24, r20
    1b48:	95 07       	cpc	r25, r21
    1b4a:	20 f0       	brcs	.+8      	; 0x1b54 <__addsf3x+0x1c>
    1b4c:	79 f4       	brne	.+30     	; 0x1b6c <__addsf3x+0x34>
    1b4e:	a6 f5       	brtc	.+104    	; 0x1bb8 <__addsf3x+0x80>
    1b50:	0c 94 d0 0e 	jmp	0x1da0	; 0x1da0 <__fp_zero>
    1b54:	0e f4       	brtc	.+2      	; 0x1b58 <__addsf3x+0x20>
    1b56:	e0 95       	com	r30
    1b58:	0b 2e       	mov	r0, r27
    1b5a:	ba 2f       	mov	r27, r26
    1b5c:	a0 2d       	mov	r26, r0
    1b5e:	0b 01       	movw	r0, r22
    1b60:	b9 01       	movw	r22, r18
    1b62:	90 01       	movw	r18, r0
    1b64:	0c 01       	movw	r0, r24
    1b66:	ca 01       	movw	r24, r20
    1b68:	a0 01       	movw	r20, r0
    1b6a:	11 24       	eor	r1, r1
    1b6c:	ff 27       	eor	r31, r31
    1b6e:	59 1b       	sub	r21, r25
    1b70:	99 f0       	breq	.+38     	; 0x1b98 <__addsf3x+0x60>
    1b72:	59 3f       	cpi	r21, 0xF9	; 249
    1b74:	50 f4       	brcc	.+20     	; 0x1b8a <__addsf3x+0x52>
    1b76:	50 3e       	cpi	r21, 0xE0	; 224
    1b78:	68 f1       	brcs	.+90     	; 0x1bd4 <__addsf3x+0x9c>
    1b7a:	1a 16       	cp	r1, r26
    1b7c:	f0 40       	sbci	r31, 0x00	; 0
    1b7e:	a2 2f       	mov	r26, r18
    1b80:	23 2f       	mov	r18, r19
    1b82:	34 2f       	mov	r19, r20
    1b84:	44 27       	eor	r20, r20
    1b86:	58 5f       	subi	r21, 0xF8	; 248
    1b88:	f3 cf       	rjmp	.-26     	; 0x1b70 <__addsf3x+0x38>
    1b8a:	46 95       	lsr	r20
    1b8c:	37 95       	ror	r19
    1b8e:	27 95       	ror	r18
    1b90:	a7 95       	ror	r26
    1b92:	f0 40       	sbci	r31, 0x00	; 0
    1b94:	53 95       	inc	r21
    1b96:	c9 f7       	brne	.-14     	; 0x1b8a <__addsf3x+0x52>
    1b98:	7e f4       	brtc	.+30     	; 0x1bb8 <__addsf3x+0x80>
    1b9a:	1f 16       	cp	r1, r31
    1b9c:	ba 0b       	sbc	r27, r26
    1b9e:	62 0b       	sbc	r22, r18
    1ba0:	73 0b       	sbc	r23, r19
    1ba2:	84 0b       	sbc	r24, r20
    1ba4:	ba f0       	brmi	.+46     	; 0x1bd4 <__addsf3x+0x9c>
    1ba6:	91 50       	subi	r25, 0x01	; 1
    1ba8:	a1 f0       	breq	.+40     	; 0x1bd2 <__addsf3x+0x9a>
    1baa:	ff 0f       	add	r31, r31
    1bac:	bb 1f       	adc	r27, r27
    1bae:	66 1f       	adc	r22, r22
    1bb0:	77 1f       	adc	r23, r23
    1bb2:	88 1f       	adc	r24, r24
    1bb4:	c2 f7       	brpl	.-16     	; 0x1ba6 <__addsf3x+0x6e>
    1bb6:	0e c0       	rjmp	.+28     	; 0x1bd4 <__addsf3x+0x9c>
    1bb8:	ba 0f       	add	r27, r26
    1bba:	62 1f       	adc	r22, r18
    1bbc:	73 1f       	adc	r23, r19
    1bbe:	84 1f       	adc	r24, r20
    1bc0:	48 f4       	brcc	.+18     	; 0x1bd4 <__addsf3x+0x9c>
    1bc2:	87 95       	ror	r24
    1bc4:	77 95       	ror	r23
    1bc6:	67 95       	ror	r22
    1bc8:	b7 95       	ror	r27
    1bca:	f7 95       	ror	r31
    1bcc:	9e 3f       	cpi	r25, 0xFE	; 254
    1bce:	08 f0       	brcs	.+2      	; 0x1bd2 <__addsf3x+0x9a>
    1bd0:	b0 cf       	rjmp	.-160    	; 0x1b32 <__addsf3+0x28>
    1bd2:	93 95       	inc	r25
    1bd4:	88 0f       	add	r24, r24
    1bd6:	08 f0       	brcs	.+2      	; 0x1bda <__addsf3x+0xa2>
    1bd8:	99 27       	eor	r25, r25
    1bda:	ee 0f       	add	r30, r30
    1bdc:	97 95       	ror	r25
    1bde:	87 95       	ror	r24
    1be0:	08 95       	ret

00001be2 <__cmpsf2>:
    1be2:	0e 94 62 0e 	call	0x1cc4	; 0x1cc4 <__fp_cmp>
    1be6:	08 f4       	brcc	.+2      	; 0x1bea <__cmpsf2+0x8>
    1be8:	81 e0       	ldi	r24, 0x01	; 1
    1bea:	08 95       	ret

00001bec <__fixunssfsi>:
    1bec:	0e 94 b6 0e 	call	0x1d6c	; 0x1d6c <__fp_splitA>
    1bf0:	88 f0       	brcs	.+34     	; 0x1c14 <__fixunssfsi+0x28>
    1bf2:	9f 57       	subi	r25, 0x7F	; 127
    1bf4:	98 f0       	brcs	.+38     	; 0x1c1c <__fixunssfsi+0x30>
    1bf6:	b9 2f       	mov	r27, r25
    1bf8:	99 27       	eor	r25, r25
    1bfa:	b7 51       	subi	r27, 0x17	; 23
    1bfc:	b0 f0       	brcs	.+44     	; 0x1c2a <__fixunssfsi+0x3e>
    1bfe:	e1 f0       	breq	.+56     	; 0x1c38 <__fixunssfsi+0x4c>
    1c00:	66 0f       	add	r22, r22
    1c02:	77 1f       	adc	r23, r23
    1c04:	88 1f       	adc	r24, r24
    1c06:	99 1f       	adc	r25, r25
    1c08:	1a f0       	brmi	.+6      	; 0x1c10 <__fixunssfsi+0x24>
    1c0a:	ba 95       	dec	r27
    1c0c:	c9 f7       	brne	.-14     	; 0x1c00 <__fixunssfsi+0x14>
    1c0e:	14 c0       	rjmp	.+40     	; 0x1c38 <__fixunssfsi+0x4c>
    1c10:	b1 30       	cpi	r27, 0x01	; 1
    1c12:	91 f0       	breq	.+36     	; 0x1c38 <__fixunssfsi+0x4c>
    1c14:	0e 94 d0 0e 	call	0x1da0	; 0x1da0 <__fp_zero>
    1c18:	b1 e0       	ldi	r27, 0x01	; 1
    1c1a:	08 95       	ret
    1c1c:	0c 94 d0 0e 	jmp	0x1da0	; 0x1da0 <__fp_zero>
    1c20:	67 2f       	mov	r22, r23
    1c22:	78 2f       	mov	r23, r24
    1c24:	88 27       	eor	r24, r24
    1c26:	b8 5f       	subi	r27, 0xF8	; 248
    1c28:	39 f0       	breq	.+14     	; 0x1c38 <__fixunssfsi+0x4c>
    1c2a:	b9 3f       	cpi	r27, 0xF9	; 249
    1c2c:	cc f3       	brlt	.-14     	; 0x1c20 <__fixunssfsi+0x34>
    1c2e:	86 95       	lsr	r24
    1c30:	77 95       	ror	r23
    1c32:	67 95       	ror	r22
    1c34:	b3 95       	inc	r27
    1c36:	d9 f7       	brne	.-10     	; 0x1c2e <__fixunssfsi+0x42>
    1c38:	3e f4       	brtc	.+14     	; 0x1c48 <__fixunssfsi+0x5c>
    1c3a:	90 95       	com	r25
    1c3c:	80 95       	com	r24
    1c3e:	70 95       	com	r23
    1c40:	61 95       	neg	r22
    1c42:	7f 4f       	sbci	r23, 0xFF	; 255
    1c44:	8f 4f       	sbci	r24, 0xFF	; 255
    1c46:	9f 4f       	sbci	r25, 0xFF	; 255
    1c48:	08 95       	ret

00001c4a <__floatunsisf>:
    1c4a:	e8 94       	clt
    1c4c:	09 c0       	rjmp	.+18     	; 0x1c60 <__floatsisf+0x12>

00001c4e <__floatsisf>:
    1c4e:	97 fb       	bst	r25, 7
    1c50:	3e f4       	brtc	.+14     	; 0x1c60 <__floatsisf+0x12>
    1c52:	90 95       	com	r25
    1c54:	80 95       	com	r24
    1c56:	70 95       	com	r23
    1c58:	61 95       	neg	r22
    1c5a:	7f 4f       	sbci	r23, 0xFF	; 255
    1c5c:	8f 4f       	sbci	r24, 0xFF	; 255
    1c5e:	9f 4f       	sbci	r25, 0xFF	; 255
    1c60:	99 23       	and	r25, r25
    1c62:	a9 f0       	breq	.+42     	; 0x1c8e <__floatsisf+0x40>
    1c64:	f9 2f       	mov	r31, r25
    1c66:	96 e9       	ldi	r25, 0x96	; 150
    1c68:	bb 27       	eor	r27, r27
    1c6a:	93 95       	inc	r25
    1c6c:	f6 95       	lsr	r31
    1c6e:	87 95       	ror	r24
    1c70:	77 95       	ror	r23
    1c72:	67 95       	ror	r22
    1c74:	b7 95       	ror	r27
    1c76:	f1 11       	cpse	r31, r1
    1c78:	f8 cf       	rjmp	.-16     	; 0x1c6a <__floatsisf+0x1c>
    1c7a:	fa f4       	brpl	.+62     	; 0x1cba <__floatsisf+0x6c>
    1c7c:	bb 0f       	add	r27, r27
    1c7e:	11 f4       	brne	.+4      	; 0x1c84 <__floatsisf+0x36>
    1c80:	60 ff       	sbrs	r22, 0
    1c82:	1b c0       	rjmp	.+54     	; 0x1cba <__floatsisf+0x6c>
    1c84:	6f 5f       	subi	r22, 0xFF	; 255
    1c86:	7f 4f       	sbci	r23, 0xFF	; 255
    1c88:	8f 4f       	sbci	r24, 0xFF	; 255
    1c8a:	9f 4f       	sbci	r25, 0xFF	; 255
    1c8c:	16 c0       	rjmp	.+44     	; 0x1cba <__floatsisf+0x6c>
    1c8e:	88 23       	and	r24, r24
    1c90:	11 f0       	breq	.+4      	; 0x1c96 <__floatsisf+0x48>
    1c92:	96 e9       	ldi	r25, 0x96	; 150
    1c94:	11 c0       	rjmp	.+34     	; 0x1cb8 <__floatsisf+0x6a>
    1c96:	77 23       	and	r23, r23
    1c98:	21 f0       	breq	.+8      	; 0x1ca2 <__floatsisf+0x54>
    1c9a:	9e e8       	ldi	r25, 0x8E	; 142
    1c9c:	87 2f       	mov	r24, r23
    1c9e:	76 2f       	mov	r23, r22
    1ca0:	05 c0       	rjmp	.+10     	; 0x1cac <__floatsisf+0x5e>
    1ca2:	66 23       	and	r22, r22
    1ca4:	71 f0       	breq	.+28     	; 0x1cc2 <__floatsisf+0x74>
    1ca6:	96 e8       	ldi	r25, 0x86	; 134
    1ca8:	86 2f       	mov	r24, r22
    1caa:	70 e0       	ldi	r23, 0x00	; 0
    1cac:	60 e0       	ldi	r22, 0x00	; 0
    1cae:	2a f0       	brmi	.+10     	; 0x1cba <__floatsisf+0x6c>
    1cb0:	9a 95       	dec	r25
    1cb2:	66 0f       	add	r22, r22
    1cb4:	77 1f       	adc	r23, r23
    1cb6:	88 1f       	adc	r24, r24
    1cb8:	da f7       	brpl	.-10     	; 0x1cb0 <__floatsisf+0x62>
    1cba:	88 0f       	add	r24, r24
    1cbc:	96 95       	lsr	r25
    1cbe:	87 95       	ror	r24
    1cc0:	97 f9       	bld	r25, 7
    1cc2:	08 95       	ret

00001cc4 <__fp_cmp>:
    1cc4:	99 0f       	add	r25, r25
    1cc6:	00 08       	sbc	r0, r0
    1cc8:	55 0f       	add	r21, r21
    1cca:	aa 0b       	sbc	r26, r26
    1ccc:	e0 e8       	ldi	r30, 0x80	; 128
    1cce:	fe ef       	ldi	r31, 0xFE	; 254
    1cd0:	16 16       	cp	r1, r22
    1cd2:	17 06       	cpc	r1, r23
    1cd4:	e8 07       	cpc	r30, r24
    1cd6:	f9 07       	cpc	r31, r25
    1cd8:	c0 f0       	brcs	.+48     	; 0x1d0a <__fp_cmp+0x46>
    1cda:	12 16       	cp	r1, r18
    1cdc:	13 06       	cpc	r1, r19
    1cde:	e4 07       	cpc	r30, r20
    1ce0:	f5 07       	cpc	r31, r21
    1ce2:	98 f0       	brcs	.+38     	; 0x1d0a <__fp_cmp+0x46>
    1ce4:	62 1b       	sub	r22, r18
    1ce6:	73 0b       	sbc	r23, r19
    1ce8:	84 0b       	sbc	r24, r20
    1cea:	95 0b       	sbc	r25, r21
    1cec:	39 f4       	brne	.+14     	; 0x1cfc <__fp_cmp+0x38>
    1cee:	0a 26       	eor	r0, r26
    1cf0:	61 f0       	breq	.+24     	; 0x1d0a <__fp_cmp+0x46>
    1cf2:	23 2b       	or	r18, r19
    1cf4:	24 2b       	or	r18, r20
    1cf6:	25 2b       	or	r18, r21
    1cf8:	21 f4       	brne	.+8      	; 0x1d02 <__fp_cmp+0x3e>
    1cfa:	08 95       	ret
    1cfc:	0a 26       	eor	r0, r26
    1cfe:	09 f4       	brne	.+2      	; 0x1d02 <__fp_cmp+0x3e>
    1d00:	a1 40       	sbci	r26, 0x01	; 1
    1d02:	a6 95       	lsr	r26
    1d04:	8f ef       	ldi	r24, 0xFF	; 255
    1d06:	81 1d       	adc	r24, r1
    1d08:	81 1d       	adc	r24, r1
    1d0a:	08 95       	ret

00001d0c <__fp_inf>:
    1d0c:	97 f9       	bld	r25, 7
    1d0e:	9f 67       	ori	r25, 0x7F	; 127
    1d10:	80 e8       	ldi	r24, 0x80	; 128
    1d12:	70 e0       	ldi	r23, 0x00	; 0
    1d14:	60 e0       	ldi	r22, 0x00	; 0
    1d16:	08 95       	ret

00001d18 <__fp_nan>:
    1d18:	9f ef       	ldi	r25, 0xFF	; 255
    1d1a:	80 ec       	ldi	r24, 0xC0	; 192
    1d1c:	08 95       	ret

00001d1e <__fp_pscA>:
    1d1e:	00 24       	eor	r0, r0
    1d20:	0a 94       	dec	r0
    1d22:	16 16       	cp	r1, r22
    1d24:	17 06       	cpc	r1, r23
    1d26:	18 06       	cpc	r1, r24
    1d28:	09 06       	cpc	r0, r25
    1d2a:	08 95       	ret

00001d2c <__fp_pscB>:
    1d2c:	00 24       	eor	r0, r0
    1d2e:	0a 94       	dec	r0
    1d30:	12 16       	cp	r1, r18
    1d32:	13 06       	cpc	r1, r19
    1d34:	14 06       	cpc	r1, r20
    1d36:	05 06       	cpc	r0, r21
    1d38:	08 95       	ret

00001d3a <__fp_round>:
    1d3a:	09 2e       	mov	r0, r25
    1d3c:	03 94       	inc	r0
    1d3e:	00 0c       	add	r0, r0
    1d40:	11 f4       	brne	.+4      	; 0x1d46 <__fp_round+0xc>
    1d42:	88 23       	and	r24, r24
    1d44:	52 f0       	brmi	.+20     	; 0x1d5a <__fp_round+0x20>
    1d46:	bb 0f       	add	r27, r27
    1d48:	40 f4       	brcc	.+16     	; 0x1d5a <__fp_round+0x20>
    1d4a:	bf 2b       	or	r27, r31
    1d4c:	11 f4       	brne	.+4      	; 0x1d52 <__fp_round+0x18>
    1d4e:	60 ff       	sbrs	r22, 0
    1d50:	04 c0       	rjmp	.+8      	; 0x1d5a <__fp_round+0x20>
    1d52:	6f 5f       	subi	r22, 0xFF	; 255
    1d54:	7f 4f       	sbci	r23, 0xFF	; 255
    1d56:	8f 4f       	sbci	r24, 0xFF	; 255
    1d58:	9f 4f       	sbci	r25, 0xFF	; 255
    1d5a:	08 95       	ret

00001d5c <__fp_split3>:
    1d5c:	57 fd       	sbrc	r21, 7
    1d5e:	90 58       	subi	r25, 0x80	; 128
    1d60:	44 0f       	add	r20, r20
    1d62:	55 1f       	adc	r21, r21
    1d64:	59 f0       	breq	.+22     	; 0x1d7c <__fp_splitA+0x10>
    1d66:	5f 3f       	cpi	r21, 0xFF	; 255
    1d68:	71 f0       	breq	.+28     	; 0x1d86 <__fp_splitA+0x1a>
    1d6a:	47 95       	ror	r20

00001d6c <__fp_splitA>:
    1d6c:	88 0f       	add	r24, r24
    1d6e:	97 fb       	bst	r25, 7
    1d70:	99 1f       	adc	r25, r25
    1d72:	61 f0       	breq	.+24     	; 0x1d8c <__fp_splitA+0x20>
    1d74:	9f 3f       	cpi	r25, 0xFF	; 255
    1d76:	79 f0       	breq	.+30     	; 0x1d96 <__fp_splitA+0x2a>
    1d78:	87 95       	ror	r24
    1d7a:	08 95       	ret
    1d7c:	12 16       	cp	r1, r18
    1d7e:	13 06       	cpc	r1, r19
    1d80:	14 06       	cpc	r1, r20
    1d82:	55 1f       	adc	r21, r21
    1d84:	f2 cf       	rjmp	.-28     	; 0x1d6a <__fp_split3+0xe>
    1d86:	46 95       	lsr	r20
    1d88:	f1 df       	rcall	.-30     	; 0x1d6c <__fp_splitA>
    1d8a:	08 c0       	rjmp	.+16     	; 0x1d9c <__fp_splitA+0x30>
    1d8c:	16 16       	cp	r1, r22
    1d8e:	17 06       	cpc	r1, r23
    1d90:	18 06       	cpc	r1, r24
    1d92:	99 1f       	adc	r25, r25
    1d94:	f1 cf       	rjmp	.-30     	; 0x1d78 <__fp_splitA+0xc>
    1d96:	86 95       	lsr	r24
    1d98:	71 05       	cpc	r23, r1
    1d9a:	61 05       	cpc	r22, r1
    1d9c:	08 94       	sec
    1d9e:	08 95       	ret

00001da0 <__fp_zero>:
    1da0:	e8 94       	clt

00001da2 <__fp_szero>:
    1da2:	bb 27       	eor	r27, r27
    1da4:	66 27       	eor	r22, r22
    1da6:	77 27       	eor	r23, r23
    1da8:	cb 01       	movw	r24, r22
    1daa:	97 f9       	bld	r25, 7
    1dac:	08 95       	ret

00001dae <__gesf2>:
    1dae:	0e 94 62 0e 	call	0x1cc4	; 0x1cc4 <__fp_cmp>
    1db2:	08 f4       	brcc	.+2      	; 0x1db6 <__gesf2+0x8>
    1db4:	8f ef       	ldi	r24, 0xFF	; 255
    1db6:	08 95       	ret

00001db8 <__mulsf3>:
    1db8:	0e 94 ee 0e 	call	0x1ddc	; 0x1ddc <__mulsf3x>
    1dbc:	0c 94 9d 0e 	jmp	0x1d3a	; 0x1d3a <__fp_round>
    1dc0:	0e 94 8f 0e 	call	0x1d1e	; 0x1d1e <__fp_pscA>
    1dc4:	38 f0       	brcs	.+14     	; 0x1dd4 <__mulsf3+0x1c>
    1dc6:	0e 94 96 0e 	call	0x1d2c	; 0x1d2c <__fp_pscB>
    1dca:	20 f0       	brcs	.+8      	; 0x1dd4 <__mulsf3+0x1c>
    1dcc:	95 23       	and	r25, r21
    1dce:	11 f0       	breq	.+4      	; 0x1dd4 <__mulsf3+0x1c>
    1dd0:	0c 94 86 0e 	jmp	0x1d0c	; 0x1d0c <__fp_inf>
    1dd4:	0c 94 8c 0e 	jmp	0x1d18	; 0x1d18 <__fp_nan>
    1dd8:	0c 94 d1 0e 	jmp	0x1da2	; 0x1da2 <__fp_szero>

00001ddc <__mulsf3x>:
    1ddc:	0e 94 ae 0e 	call	0x1d5c	; 0x1d5c <__fp_split3>
    1de0:	78 f3       	brcs	.-34     	; 0x1dc0 <__mulsf3+0x8>

00001de2 <__mulsf3_pse>:
    1de2:	99 23       	and	r25, r25
    1de4:	c9 f3       	breq	.-14     	; 0x1dd8 <__mulsf3+0x20>
    1de6:	55 23       	and	r21, r21
    1de8:	b9 f3       	breq	.-18     	; 0x1dd8 <__mulsf3+0x20>
    1dea:	95 0f       	add	r25, r21
    1dec:	50 e0       	ldi	r21, 0x00	; 0
    1dee:	55 1f       	adc	r21, r21
    1df0:	aa 27       	eor	r26, r26
    1df2:	ee 27       	eor	r30, r30
    1df4:	ff 27       	eor	r31, r31
    1df6:	bb 27       	eor	r27, r27
    1df8:	00 24       	eor	r0, r0
    1dfa:	08 94       	sec
    1dfc:	67 95       	ror	r22
    1dfe:	20 f4       	brcc	.+8      	; 0x1e08 <__mulsf3_pse+0x26>
    1e00:	e2 0f       	add	r30, r18
    1e02:	f3 1f       	adc	r31, r19
    1e04:	b4 1f       	adc	r27, r20
    1e06:	0a 1e       	adc	r0, r26
    1e08:	22 0f       	add	r18, r18
    1e0a:	33 1f       	adc	r19, r19
    1e0c:	44 1f       	adc	r20, r20
    1e0e:	aa 1f       	adc	r26, r26
    1e10:	66 95       	lsr	r22
    1e12:	a9 f7       	brne	.-22     	; 0x1dfe <__mulsf3_pse+0x1c>
    1e14:	77 95       	ror	r23
    1e16:	30 f4       	brcc	.+12     	; 0x1e24 <__mulsf3_pse+0x42>
    1e18:	f3 0f       	add	r31, r19
    1e1a:	b4 1f       	adc	r27, r20
    1e1c:	0a 1e       	adc	r0, r26
    1e1e:	12 1e       	adc	r1, r18
    1e20:	08 f4       	brcc	.+2      	; 0x1e24 <__mulsf3_pse+0x42>
    1e22:	63 95       	inc	r22
    1e24:	33 0f       	add	r19, r19
    1e26:	44 1f       	adc	r20, r20
    1e28:	aa 1f       	adc	r26, r26
    1e2a:	22 1f       	adc	r18, r18
    1e2c:	76 95       	lsr	r23
    1e2e:	99 f7       	brne	.-26     	; 0x1e16 <__mulsf3_pse+0x34>
    1e30:	87 95       	ror	r24
    1e32:	20 f4       	brcc	.+8      	; 0x1e3c <__mulsf3_pse+0x5a>
    1e34:	b4 0f       	add	r27, r20
    1e36:	0a 1e       	adc	r0, r26
    1e38:	12 1e       	adc	r1, r18
    1e3a:	63 1f       	adc	r22, r19
    1e3c:	44 0f       	add	r20, r20
    1e3e:	aa 1f       	adc	r26, r26
    1e40:	22 1f       	adc	r18, r18
    1e42:	33 1f       	adc	r19, r19
    1e44:	86 95       	lsr	r24
    1e46:	a9 f7       	brne	.-22     	; 0x1e32 <__mulsf3_pse+0x50>
    1e48:	86 2f       	mov	r24, r22
    1e4a:	71 2d       	mov	r23, r1
    1e4c:	60 2d       	mov	r22, r0
    1e4e:	11 24       	eor	r1, r1
    1e50:	9f 57       	subi	r25, 0x7F	; 127
    1e52:	50 40       	sbci	r21, 0x00	; 0
    1e54:	9a f0       	brmi	.+38     	; 0x1e7c <__mulsf3_pse+0x9a>
    1e56:	f1 f0       	breq	.+60     	; 0x1e94 <__mulsf3_pse+0xb2>
    1e58:	88 23       	and	r24, r24
    1e5a:	4a f0       	brmi	.+18     	; 0x1e6e <__mulsf3_pse+0x8c>
    1e5c:	ee 0f       	add	r30, r30
    1e5e:	ff 1f       	adc	r31, r31
    1e60:	bb 1f       	adc	r27, r27
    1e62:	66 1f       	adc	r22, r22
    1e64:	77 1f       	adc	r23, r23
    1e66:	88 1f       	adc	r24, r24
    1e68:	91 50       	subi	r25, 0x01	; 1
    1e6a:	50 40       	sbci	r21, 0x00	; 0
    1e6c:	a9 f7       	brne	.-22     	; 0x1e58 <__mulsf3_pse+0x76>
    1e6e:	9e 3f       	cpi	r25, 0xFE	; 254
    1e70:	51 05       	cpc	r21, r1
    1e72:	80 f0       	brcs	.+32     	; 0x1e94 <__mulsf3_pse+0xb2>
    1e74:	0c 94 86 0e 	jmp	0x1d0c	; 0x1d0c <__fp_inf>
    1e78:	0c 94 d1 0e 	jmp	0x1da2	; 0x1da2 <__fp_szero>
    1e7c:	5f 3f       	cpi	r21, 0xFF	; 255
    1e7e:	e4 f3       	brlt	.-8      	; 0x1e78 <__mulsf3_pse+0x96>
    1e80:	98 3e       	cpi	r25, 0xE8	; 232
    1e82:	d4 f3       	brlt	.-12     	; 0x1e78 <__mulsf3_pse+0x96>
    1e84:	86 95       	lsr	r24
    1e86:	77 95       	ror	r23
    1e88:	67 95       	ror	r22
    1e8a:	b7 95       	ror	r27
    1e8c:	f7 95       	ror	r31
    1e8e:	e7 95       	ror	r30
    1e90:	9f 5f       	subi	r25, 0xFF	; 255
    1e92:	c1 f7       	brne	.-16     	; 0x1e84 <__mulsf3_pse+0xa2>
    1e94:	fe 2b       	or	r31, r30
    1e96:	88 0f       	add	r24, r24
    1e98:	91 1d       	adc	r25, r1
    1e9a:	96 95       	lsr	r25
    1e9c:	87 95       	ror	r24
    1e9e:	97 f9       	bld	r25, 7
    1ea0:	08 95       	ret

00001ea2 <__mulhi3>:
    1ea2:	00 24       	eor	r0, r0
    1ea4:	55 27       	eor	r21, r21
    1ea6:	04 c0       	rjmp	.+8      	; 0x1eb0 <__mulhi3+0xe>
    1ea8:	08 0e       	add	r0, r24
    1eaa:	59 1f       	adc	r21, r25
    1eac:	88 0f       	add	r24, r24
    1eae:	99 1f       	adc	r25, r25
    1eb0:	00 97       	sbiw	r24, 0x00	; 0
    1eb2:	29 f0       	breq	.+10     	; 0x1ebe <__mulhi3+0x1c>
    1eb4:	76 95       	lsr	r23
    1eb6:	67 95       	ror	r22
    1eb8:	b8 f3       	brcs	.-18     	; 0x1ea8 <__mulhi3+0x6>
    1eba:	71 05       	cpc	r23, r1
    1ebc:	b9 f7       	brne	.-18     	; 0x1eac <__mulhi3+0xa>
    1ebe:	80 2d       	mov	r24, r0
    1ec0:	95 2f       	mov	r25, r21
    1ec2:	08 95       	ret

00001ec4 <__udivmodhi4>:
    1ec4:	aa 1b       	sub	r26, r26
    1ec6:	bb 1b       	sub	r27, r27
    1ec8:	51 e1       	ldi	r21, 0x11	; 17
    1eca:	07 c0       	rjmp	.+14     	; 0x1eda <__udivmodhi4_ep>

00001ecc <__udivmodhi4_loop>:
    1ecc:	aa 1f       	adc	r26, r26
    1ece:	bb 1f       	adc	r27, r27
    1ed0:	a6 17       	cp	r26, r22
    1ed2:	b7 07       	cpc	r27, r23
    1ed4:	10 f0       	brcs	.+4      	; 0x1eda <__udivmodhi4_ep>
    1ed6:	a6 1b       	sub	r26, r22
    1ed8:	b7 0b       	sbc	r27, r23

00001eda <__udivmodhi4_ep>:
    1eda:	88 1f       	adc	r24, r24
    1edc:	99 1f       	adc	r25, r25
    1ede:	5a 95       	dec	r21
    1ee0:	a9 f7       	brne	.-22     	; 0x1ecc <__udivmodhi4_loop>
    1ee2:	80 95       	com	r24
    1ee4:	90 95       	com	r25
    1ee6:	bc 01       	movw	r22, r24
    1ee8:	cd 01       	movw	r24, r26
    1eea:	08 95       	ret

00001eec <__udivmodsi4>:
    1eec:	a1 e2       	ldi	r26, 0x21	; 33
    1eee:	1a 2e       	mov	r1, r26
    1ef0:	aa 1b       	sub	r26, r26
    1ef2:	bb 1b       	sub	r27, r27
    1ef4:	fd 01       	movw	r30, r26
    1ef6:	0d c0       	rjmp	.+26     	; 0x1f12 <__udivmodsi4_ep>

00001ef8 <__udivmodsi4_loop>:
    1ef8:	aa 1f       	adc	r26, r26
    1efa:	bb 1f       	adc	r27, r27
    1efc:	ee 1f       	adc	r30, r30
    1efe:	ff 1f       	adc	r31, r31
    1f00:	a2 17       	cp	r26, r18
    1f02:	b3 07       	cpc	r27, r19
    1f04:	e4 07       	cpc	r30, r20
    1f06:	f5 07       	cpc	r31, r21
    1f08:	20 f0       	brcs	.+8      	; 0x1f12 <__udivmodsi4_ep>
    1f0a:	a2 1b       	sub	r26, r18
    1f0c:	b3 0b       	sbc	r27, r19
    1f0e:	e4 0b       	sbc	r30, r20
    1f10:	f5 0b       	sbc	r31, r21

00001f12 <__udivmodsi4_ep>:
    1f12:	66 1f       	adc	r22, r22
    1f14:	77 1f       	adc	r23, r23
    1f16:	88 1f       	adc	r24, r24
    1f18:	99 1f       	adc	r25, r25
    1f1a:	1a 94       	dec	r1
    1f1c:	69 f7       	brne	.-38     	; 0x1ef8 <__udivmodsi4_loop>
    1f1e:	60 95       	com	r22
    1f20:	70 95       	com	r23
    1f22:	80 95       	com	r24
    1f24:	90 95       	com	r25
    1f26:	9b 01       	movw	r18, r22
    1f28:	ac 01       	movw	r20, r24
    1f2a:	bd 01       	movw	r22, r26
    1f2c:	cf 01       	movw	r24, r30
    1f2e:	08 95       	ret

00001f30 <__mulsidi3>:
    1f30:	68 94       	set
    1f32:	00 13       	cpse	r16, r16

00001f34 <__umulsidi3>:
    1f34:	e8 94       	clt
    1f36:	a0 e0       	ldi	r26, 0x00	; 0
    1f38:	b0 e0       	ldi	r27, 0x00	; 0
    1f3a:	e1 ea       	ldi	r30, 0xA1	; 161
    1f3c:	ff e0       	ldi	r31, 0x0F	; 15
    1f3e:	0c 94 c0 0f 	jmp	0x1f80	; 0x1f80 <__prologue_saves__+0x10>
    1f42:	ef ef       	ldi	r30, 0xFF	; 255
    1f44:	e7 f9       	bld	r30, 7
    1f46:	59 01       	movw	r10, r18
    1f48:	6a 01       	movw	r12, r20
    1f4a:	5e 23       	and	r21, r30
    1f4c:	55 0f       	add	r21, r21
    1f4e:	ee 08       	sbc	r14, r14
    1f50:	fe 2c       	mov	r15, r14
    1f52:	87 01       	movw	r16, r14
    1f54:	9b 01       	movw	r18, r22
    1f56:	ac 01       	movw	r20, r24
    1f58:	9e 23       	and	r25, r30
    1f5a:	99 0f       	add	r25, r25
    1f5c:	66 0b       	sbc	r22, r22
    1f5e:	76 2f       	mov	r23, r22
    1f60:	cb 01       	movw	r24, r22
    1f62:	0e 94 ef 0f 	call	0x1fde	; 0x1fde <__muldi3>
    1f66:	cd b7       	in	r28, 0x3d	; 61
    1f68:	de b7       	in	r29, 0x3e	; 62
    1f6a:	ea e0       	ldi	r30, 0x0A	; 10
    1f6c:	0c 94 dc 0f 	jmp	0x1fb8	; 0x1fb8 <__epilogue_restores__+0x10>

00001f70 <__prologue_saves__>:
    1f70:	2f 92       	push	r2
    1f72:	3f 92       	push	r3
    1f74:	4f 92       	push	r4
    1f76:	5f 92       	push	r5
    1f78:	6f 92       	push	r6
    1f7a:	7f 92       	push	r7
    1f7c:	8f 92       	push	r8
    1f7e:	9f 92       	push	r9
    1f80:	af 92       	push	r10
    1f82:	bf 92       	push	r11
    1f84:	cf 92       	push	r12
    1f86:	df 92       	push	r13
    1f88:	ef 92       	push	r14
    1f8a:	ff 92       	push	r15
    1f8c:	0f 93       	push	r16
    1f8e:	1f 93       	push	r17
    1f90:	cf 93       	push	r28
    1f92:	df 93       	push	r29
    1f94:	cd b7       	in	r28, 0x3d	; 61
    1f96:	de b7       	in	r29, 0x3e	; 62
    1f98:	ca 1b       	sub	r28, r26
    1f9a:	db 0b       	sbc	r29, r27
    1f9c:	0f b6       	in	r0, 0x3f	; 63
    1f9e:	f8 94       	cli
    1fa0:	de bf       	out	0x3e, r29	; 62
    1fa2:	0f be       	out	0x3f, r0	; 63
    1fa4:	cd bf       	out	0x3d, r28	; 61
    1fa6:	09 94       	ijmp

00001fa8 <__epilogue_restores__>:
    1fa8:	2a 88       	ldd	r2, Y+18	; 0x12
    1faa:	39 88       	ldd	r3, Y+17	; 0x11
    1fac:	48 88       	ldd	r4, Y+16	; 0x10
    1fae:	5f 84       	ldd	r5, Y+15	; 0x0f
    1fb0:	6e 84       	ldd	r6, Y+14	; 0x0e
    1fb2:	7d 84       	ldd	r7, Y+13	; 0x0d
    1fb4:	8c 84       	ldd	r8, Y+12	; 0x0c
    1fb6:	9b 84       	ldd	r9, Y+11	; 0x0b
    1fb8:	aa 84       	ldd	r10, Y+10	; 0x0a
    1fba:	b9 84       	ldd	r11, Y+9	; 0x09
    1fbc:	c8 84       	ldd	r12, Y+8	; 0x08
    1fbe:	df 80       	ldd	r13, Y+7	; 0x07
    1fc0:	ee 80       	ldd	r14, Y+6	; 0x06
    1fc2:	fd 80       	ldd	r15, Y+5	; 0x05
    1fc4:	0c 81       	ldd	r16, Y+4	; 0x04
    1fc6:	1b 81       	ldd	r17, Y+3	; 0x03
    1fc8:	aa 81       	ldd	r26, Y+2	; 0x02
    1fca:	b9 81       	ldd	r27, Y+1	; 0x01
    1fcc:	ce 0f       	add	r28, r30
    1fce:	d1 1d       	adc	r29, r1
    1fd0:	0f b6       	in	r0, 0x3f	; 63
    1fd2:	f8 94       	cli
    1fd4:	de bf       	out	0x3e, r29	; 62
    1fd6:	0f be       	out	0x3f, r0	; 63
    1fd8:	cd bf       	out	0x3d, r28	; 61
    1fda:	ed 01       	movw	r28, r26
    1fdc:	08 95       	ret

00001fde <__muldi3>:
    1fde:	df 93       	push	r29
    1fe0:	cf 93       	push	r28
    1fe2:	9f 92       	push	r9
    1fe4:	a0 e4       	ldi	r26, 0x40	; 64
    1fe6:	9a 2e       	mov	r9, r26
    1fe8:	00 24       	eor	r0, r0
    1fea:	d0 01       	movw	r26, r0
    1fec:	e0 01       	movw	r28, r0
    1fee:	f0 01       	movw	r30, r0
    1ff0:	16 95       	lsr	r17
    1ff2:	07 95       	ror	r16
    1ff4:	f7 94       	ror	r15
    1ff6:	e7 94       	ror	r14
    1ff8:	d7 94       	ror	r13
    1ffa:	c7 94       	ror	r12
    1ffc:	b7 94       	ror	r11
    1ffe:	a7 94       	ror	r10
    2000:	48 f4       	brcc	.+18     	; 0x2014 <__muldi3+0x36>
    2002:	10 68       	ori	r17, 0x80	; 128
    2004:	a2 0f       	add	r26, r18
    2006:	b3 1f       	adc	r27, r19
    2008:	c4 1f       	adc	r28, r20
    200a:	d5 1f       	adc	r29, r21
    200c:	e6 1f       	adc	r30, r22
    200e:	f7 1f       	adc	r31, r23
    2010:	08 1e       	adc	r0, r24
    2012:	19 1e       	adc	r1, r25
    2014:	22 0f       	add	r18, r18
    2016:	33 1f       	adc	r19, r19
    2018:	44 1f       	adc	r20, r20
    201a:	55 1f       	adc	r21, r21
    201c:	66 1f       	adc	r22, r22
    201e:	77 1f       	adc	r23, r23
    2020:	88 1f       	adc	r24, r24
    2022:	99 1f       	adc	r25, r25
    2024:	9a 94       	dec	r9
    2026:	21 f7       	brne	.-56     	; 0x1ff0 <__muldi3+0x12>
    2028:	9d 01       	movw	r18, r26
    202a:	ae 01       	movw	r20, r28
    202c:	bf 01       	movw	r22, r30
    202e:	c0 01       	movw	r24, r0
    2030:	11 24       	eor	r1, r1
    2032:	9f 90       	pop	r9
    2034:	cf 91       	pop	r28
    2036:	df 91       	pop	r29
    2038:	08 95       	ret

0000203a <memcpy_P>:
    203a:	fb 01       	movw	r30, r22
    203c:	dc 01       	movw	r26, r24
    203e:	02 c0       	rjmp	.+4      	; 0x2044 <memcpy_P+0xa>
    2040:	05 90       	lpm	r0, Z+
    2042:	0d 92       	st	X+, r0
    2044:	41 50       	subi	r20, 0x01	; 1
    2046:	50 40       	sbci	r21, 0x00	; 0
    2048:	d8 f7       	brcc	.-10     	; 0x2040 <memcpy_P+0x6>
    204a:	08 95       	ret

0000204c <_exit>:
    204c:	f8 94       	cli

0000204e <__stop_program>:
    204e:	ff cf       	rjmp	.-2      	; 0x204e <__stop_program>
