

================================================================
== Vivado HLS Report for 'CCLabel_calCentroid'
================================================================
* Date:           Tue Feb 28 17:30:22 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        ConnectedComponentLabeling_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|        25|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 32
* Pipeline: 1
  Pipeline-0: II = 1, D = 25, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
	7  / (!tmp)
3 --> 
	4  / (!tmp_2)
	6  / (tmp_2)
4 --> 
	5  / true
5 --> 
	4  / (!tmp_1_i)
	6  / (tmp_1_i)
6 --> 
	2  / true
7 --> 
	32  / (!tmp_3)
	8  / (tmp_3)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	7  / true
32 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: setCount_read [1/1] 0.00ns
:0  %setCount_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %setCount)

ST_1: stg_34 [1/1] 1.57ns
:1  br label %1


 <State 2>: 2.52ns
ST_2: temp_1 [1/1] 0.00ns
:0  %temp_1 = phi i32 [ 1, %0 ], [ %i_1, %._crit_edge ]

ST_2: tmp [1/1] 2.52ns
:1  %tmp = icmp ult i32 %temp_1, %setCount_read

ST_2: stg_37 [1/1] 0.00ns
:2  br i1 %tmp, label %2, label %.preheader.preheader

ST_2: tmp_s [1/1] 0.00ns
:2  %tmp_s = zext i32 %temp_1 to i64

ST_2: set_addr [1/1] 0.00ns
:3  %set_addr = getelementptr [30 x i32]* %set, i64 0, i64 %tmp_s

ST_2: set_load [2/2] 2.39ns
:4  %set_load = load i32* %set_addr, align 4

ST_2: centroidDataCount [1/1] 0.00ns
.preheader.preheader:0  %centroidDataCount = alloca i32, align 4

ST_2: stg_42 [1/1] 1.57ns
.preheader.preheader:1  store i32 0, i32* %centroidDataCount, align 4

ST_2: stg_43 [1/1] 1.57ns
.preheader.preheader:2  br label %.preheader


 <State 3>: 6.48ns
ST_3: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)

ST_3: stg_45 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_3: set_load [1/2] 2.39ns
:4  %set_load = load i32* %set_addr, align 4

ST_3: tmp_2 [1/1] 2.52ns
:5  %tmp_2 = icmp eq i32 %set_load, %temp_1

ST_3: stg_48 [1/1] 1.57ns
:6  br i1 %tmp_2, label %._crit_edge, label %.preheader37


 <State 4>: 2.39ns
ST_4: root [1/1] 0.00ns
.preheader37:0  %root = phi i32 [ %temp, %.preheader37 ], [ %temp_1, %2 ]

ST_4: tmp_i [1/1] 0.00ns
.preheader37:1  %tmp_i = zext i32 %root to i64

ST_4: set_addr_1 [1/1] 0.00ns
.preheader37:2  %set_addr_1 = getelementptr [30 x i32]* %set, i64 0, i64 %tmp_i

ST_4: temp [2/2] 2.39ns
.preheader37:3  %temp = load i32* %set_addr_1, align 4


 <State 5>: 4.91ns
ST_5: temp [1/2] 2.39ns
.preheader37:3  %temp = load i32* %set_addr_1, align 4

ST_5: tmp_1_i [1/1] 2.52ns
.preheader37:4  %tmp_1_i = icmp eq i32 %root, %temp

ST_5: stg_55 [1/1] 0.00ns
.preheader37:5  br i1 %tmp_1_i, label %find.exit, label %.preheader37

ST_5: starData_totalIntensity_addr [1/1] 0.00ns
find.exit:0  %starData_totalIntensity_addr = getelementptr [30 x i32]* %starData_totalIntensity, i64 0, i64 %tmp_s

ST_5: starData_totalIntensity_load [2/2] 2.39ns
find.exit:1  %starData_totalIntensity_load = load i32* %starData_totalIntensity_addr, align 4

ST_5: starData_totalIntensity_addr_1 [1/1] 0.00ns
find.exit:2  %starData_totalIntensity_addr_1 = getelementptr [30 x i32]* %starData_totalIntensity, i64 0, i64 %tmp_i

ST_5: starData_totalIntensity_load_1 [2/2] 2.39ns
find.exit:3  %starData_totalIntensity_load_1 = load i32* %starData_totalIntensity_addr_1, align 4

ST_5: starData_x_addr [1/1] 0.00ns
find.exit:6  %starData_x_addr = getelementptr [30 x i32]* %starData_x, i64 0, i64 %tmp_s

ST_5: starData_x_load [2/2] 2.39ns
find.exit:7  %starData_x_load = load i32* %starData_x_addr, align 4

ST_5: starData_x_addr_1 [1/1] 0.00ns
find.exit:8  %starData_x_addr_1 = getelementptr [30 x i32]* %starData_x, i64 0, i64 %tmp_i

ST_5: starData_x_load_1 [2/2] 2.39ns
find.exit:9  %starData_x_load_1 = load i32* %starData_x_addr_1, align 4

ST_5: starData_y_addr [1/1] 0.00ns
find.exit:12  %starData_y_addr = getelementptr [30 x i32]* %starData_y, i64 0, i64 %tmp_s

ST_5: starData_y_load [2/2] 2.39ns
find.exit:13  %starData_y_load = load i32* %starData_y_addr, align 4

ST_5: starData_y_addr_1 [1/1] 0.00ns
find.exit:14  %starData_y_addr_1 = getelementptr [30 x i32]* %starData_y, i64 0, i64 %tmp_i

ST_5: starData_y_load_1 [2/2] 2.39ns
find.exit:15  %starData_y_load_1 = load i32* %starData_y_addr_1, align 4

ST_5: starData_status_addr [1/1] 0.00ns
find.exit:18  %starData_status_addr = getelementptr [30 x i1]* %starData_status, i64 0, i64 %tmp_s

ST_5: stg_69 [1/1] 2.39ns
find.exit:19  store i1 false, i1* %starData_status_addr, align 1


 <State 6>: 7.22ns
ST_6: starData_totalIntensity_load [1/2] 2.39ns
find.exit:1  %starData_totalIntensity_load = load i32* %starData_totalIntensity_addr, align 4

ST_6: starData_totalIntensity_load_1 [1/2] 2.39ns
find.exit:3  %starData_totalIntensity_load_1 = load i32* %starData_totalIntensity_addr_1, align 4

ST_6: tmp_5 [1/1] 2.44ns
find.exit:4  %tmp_5 = add i32 %starData_totalIntensity_load_1, %starData_totalIntensity_load

ST_6: stg_73 [1/1] 2.39ns
find.exit:5  store i32 %tmp_5, i32* %starData_totalIntensity_addr_1, align 4

ST_6: starData_x_load [1/2] 2.39ns
find.exit:7  %starData_x_load = load i32* %starData_x_addr, align 4

ST_6: starData_x_load_1 [1/2] 2.39ns
find.exit:9  %starData_x_load_1 = load i32* %starData_x_addr_1, align 4

ST_6: tmp_6 [1/1] 2.44ns
find.exit:10  %tmp_6 = add i32 %starData_x_load_1, %starData_x_load

ST_6: stg_77 [1/1] 2.39ns
find.exit:11  store i32 %tmp_6, i32* %starData_x_addr_1, align 4

ST_6: starData_y_load [1/2] 2.39ns
find.exit:13  %starData_y_load = load i32* %starData_y_addr, align 4

ST_6: starData_y_load_1 [1/2] 2.39ns
find.exit:15  %starData_y_load_1 = load i32* %starData_y_addr_1, align 4

ST_6: tmp_7 [1/1] 2.44ns
find.exit:16  %tmp_7 = add i32 %starData_y_load_1, %starData_y_load

ST_6: stg_81 [1/1] 2.39ns
find.exit:17  store i32 %tmp_7, i32* %starData_y_addr_1, align 4

ST_6: stg_82 [1/1] 0.00ns
find.exit:20  br label %._crit_edge

ST_6: empty [1/1] 0.00ns
._crit_edge:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_1)

ST_6: i_1 [1/1] 2.44ns
._crit_edge:1  %i_1 = add i32 %temp_1, 1

ST_6: stg_85 [1/1] 0.00ns
._crit_edge:2  br label %1


 <State 7>: 2.52ns
ST_7: temp_root [1/1] 0.00ns
.preheader:0  %temp_root = phi i32 [ %i, %._crit_edge1 ], [ 1, %.preheader.preheader ]

ST_7: tmp_3 [1/1] 2.52ns
.preheader:1  %tmp_3 = icmp ult i32 %temp_root, %setCount_read

ST_7: stg_88 [1/1] 0.00ns
.preheader:2  br i1 %tmp_3, label %3, label %5

ST_7: tmp_9 [1/1] 0.00ns
:2  %tmp_9 = zext i32 %temp_root to i64

ST_7: starData_status_addr_1 [1/1] 0.00ns
:3  %starData_status_addr_1 = getelementptr [30 x i1]* %starData_status, i64 0, i64 %tmp_9

ST_7: starData_status_load [2/2] 2.39ns
:4  %starData_status_load = load i1* %starData_status_addr_1, align 1

ST_7: i [1/1] 2.44ns
._crit_edge1:1  %i = add i32 %temp_root, 1


 <State 8>: 4.01ns
ST_8: starData_status_load [1/2] 2.39ns
:4  %starData_status_load = load i1* %starData_status_addr_1, align 1

ST_8: stg_94 [1/1] 0.00ns
:5  br i1 %starData_status_load, label %4, label %._crit_edge1

ST_8: centroidDataCount_load [1/1] 0.00ns
:0  %centroidDataCount_load = load i32* %centroidDataCount, align 4

ST_8: starData_x_addr_2 [1/1] 0.00ns
:1  %starData_x_addr_2 = getelementptr [30 x i32]* %starData_x, i64 0, i64 %tmp_9

ST_8: starData_x_load_2 [2/2] 2.39ns
:2  %starData_x_load_2 = load i32* %starData_x_addr_2, align 4

ST_8: starData_totalIntensity_addr_2 [1/1] 0.00ns
:4  %starData_totalIntensity_addr_2 = getelementptr [30 x i32]* %starData_totalIntensity, i64 0, i64 %tmp_9

ST_8: starData_totalIntensity_load_2 [2/2] 2.39ns
:5  %starData_totalIntensity_load_2 = load i32* %starData_totalIntensity_addr_2, align 4

ST_8: starData_y_addr_2 [1/1] 0.00ns
:8  %starData_y_addr_2 = getelementptr [30 x i32]* %starData_y, i64 0, i64 %tmp_9

ST_8: starData_y_load_2 [2/2] 2.39ns
:9  %starData_y_load_2 = load i32* %starData_y_addr_2, align 4

ST_8: tmp_12 [1/1] 0.00ns
:12  %tmp_12 = zext i32 %centroidDataCount_load to i64

ST_8: centroidData_root_addr [1/1] 0.00ns
:13  %centroidData_root_addr = getelementptr [30 x i32]* %centroidData_root, i64 0, i64 %tmp_12

ST_8: stg_104 [1/1] 2.39ns
:14  store i32 %temp_root, i32* %centroidData_root_addr, align 4

ST_8: centroidDataCount_1 [1/1] 2.44ns
:19  %centroidDataCount_1 = add i32 %centroidDataCount_load, 1

ST_8: stg_106 [1/1] 1.57ns
:20  store i32 %centroidDataCount_1, i32* %centroidDataCount, align 4


 <State 9>: 2.39ns
ST_9: starData_x_load_2 [1/2] 2.39ns
:2  %starData_x_load_2 = load i32* %starData_x_addr_2, align 4

ST_9: starData_totalIntensity_load_2 [1/2] 2.39ns
:5  %starData_totalIntensity_load_2 = load i32* %starData_totalIntensity_addr_2, align 4

ST_9: starData_y_load_2 [1/2] 2.39ns
:9  %starData_y_load_2 = load i32* %starData_y_addr_2, align 4


 <State 10>: 6.41ns
ST_10: tmp_4 [6/6] 6.41ns
:3  %tmp_4 = uitofp i32 %starData_x_load_2 to float

ST_10: tmp_10 [6/6] 6.41ns
:6  %tmp_10 = uitofp i32 %starData_totalIntensity_load_2 to float

ST_10: tmp_11 [6/6] 6.41ns
:10  %tmp_11 = uitofp i32 %starData_y_load_2 to float


 <State 11>: 6.41ns
ST_11: tmp_4 [5/6] 6.41ns
:3  %tmp_4 = uitofp i32 %starData_x_load_2 to float

ST_11: tmp_10 [5/6] 6.41ns
:6  %tmp_10 = uitofp i32 %starData_totalIntensity_load_2 to float

ST_11: tmp_11 [5/6] 6.41ns
:10  %tmp_11 = uitofp i32 %starData_y_load_2 to float


 <State 12>: 6.41ns
ST_12: tmp_4 [4/6] 6.41ns
:3  %tmp_4 = uitofp i32 %starData_x_load_2 to float

ST_12: tmp_10 [4/6] 6.41ns
:6  %tmp_10 = uitofp i32 %starData_totalIntensity_load_2 to float

ST_12: tmp_11 [4/6] 6.41ns
:10  %tmp_11 = uitofp i32 %starData_y_load_2 to float


 <State 13>: 6.41ns
ST_13: tmp_4 [3/6] 6.41ns
:3  %tmp_4 = uitofp i32 %starData_x_load_2 to float

ST_13: tmp_10 [3/6] 6.41ns
:6  %tmp_10 = uitofp i32 %starData_totalIntensity_load_2 to float

ST_13: tmp_11 [3/6] 6.41ns
:10  %tmp_11 = uitofp i32 %starData_y_load_2 to float


 <State 14>: 6.41ns
ST_14: tmp_4 [2/6] 6.41ns
:3  %tmp_4 = uitofp i32 %starData_x_load_2 to float

ST_14: tmp_10 [2/6] 6.41ns
:6  %tmp_10 = uitofp i32 %starData_totalIntensity_load_2 to float

ST_14: tmp_11 [2/6] 6.41ns
:10  %tmp_11 = uitofp i32 %starData_y_load_2 to float


 <State 15>: 6.41ns
ST_15: tmp_4 [1/6] 6.41ns
:3  %tmp_4 = uitofp i32 %starData_x_load_2 to float

ST_15: tmp_10 [1/6] 6.41ns
:6  %tmp_10 = uitofp i32 %starData_totalIntensity_load_2 to float

ST_15: tmp_11 [1/6] 6.41ns
:10  %tmp_11 = uitofp i32 %starData_y_load_2 to float


 <State 16>: 6.08ns
ST_16: temp_x [16/16] 6.08ns
:7  %temp_x = fdiv float %tmp_4, %tmp_10

ST_16: temp_y [16/16] 6.08ns
:11  %temp_y = fdiv float %tmp_11, %tmp_10


 <State 17>: 6.08ns
ST_17: temp_x [15/16] 6.08ns
:7  %temp_x = fdiv float %tmp_4, %tmp_10

ST_17: temp_y [15/16] 6.08ns
:11  %temp_y = fdiv float %tmp_11, %tmp_10


 <State 18>: 6.08ns
ST_18: temp_x [14/16] 6.08ns
:7  %temp_x = fdiv float %tmp_4, %tmp_10

ST_18: temp_y [14/16] 6.08ns
:11  %temp_y = fdiv float %tmp_11, %tmp_10


 <State 19>: 6.08ns
ST_19: temp_x [13/16] 6.08ns
:7  %temp_x = fdiv float %tmp_4, %tmp_10

ST_19: temp_y [13/16] 6.08ns
:11  %temp_y = fdiv float %tmp_11, %tmp_10


 <State 20>: 6.08ns
ST_20: temp_x [12/16] 6.08ns
:7  %temp_x = fdiv float %tmp_4, %tmp_10

ST_20: temp_y [12/16] 6.08ns
:11  %temp_y = fdiv float %tmp_11, %tmp_10


 <State 21>: 6.08ns
ST_21: temp_x [11/16] 6.08ns
:7  %temp_x = fdiv float %tmp_4, %tmp_10

ST_21: temp_y [11/16] 6.08ns
:11  %temp_y = fdiv float %tmp_11, %tmp_10


 <State 22>: 6.08ns
ST_22: temp_x [10/16] 6.08ns
:7  %temp_x = fdiv float %tmp_4, %tmp_10

ST_22: temp_y [10/16] 6.08ns
:11  %temp_y = fdiv float %tmp_11, %tmp_10


 <State 23>: 6.08ns
ST_23: temp_x [9/16] 6.08ns
:7  %temp_x = fdiv float %tmp_4, %tmp_10

ST_23: temp_y [9/16] 6.08ns
:11  %temp_y = fdiv float %tmp_11, %tmp_10


 <State 24>: 6.08ns
ST_24: temp_x [8/16] 6.08ns
:7  %temp_x = fdiv float %tmp_4, %tmp_10

ST_24: temp_y [8/16] 6.08ns
:11  %temp_y = fdiv float %tmp_11, %tmp_10


 <State 25>: 6.08ns
ST_25: temp_x [7/16] 6.08ns
:7  %temp_x = fdiv float %tmp_4, %tmp_10

ST_25: temp_y [7/16] 6.08ns
:11  %temp_y = fdiv float %tmp_11, %tmp_10


 <State 26>: 6.08ns
ST_26: temp_x [6/16] 6.08ns
:7  %temp_x = fdiv float %tmp_4, %tmp_10

ST_26: temp_y [6/16] 6.08ns
:11  %temp_y = fdiv float %tmp_11, %tmp_10


 <State 27>: 6.08ns
ST_27: temp_x [5/16] 6.08ns
:7  %temp_x = fdiv float %tmp_4, %tmp_10

ST_27: temp_y [5/16] 6.08ns
:11  %temp_y = fdiv float %tmp_11, %tmp_10


 <State 28>: 6.08ns
ST_28: temp_x [4/16] 6.08ns
:7  %temp_x = fdiv float %tmp_4, %tmp_10

ST_28: temp_y [4/16] 6.08ns
:11  %temp_y = fdiv float %tmp_11, %tmp_10


 <State 29>: 6.08ns
ST_29: temp_x [3/16] 6.08ns
:7  %temp_x = fdiv float %tmp_4, %tmp_10

ST_29: temp_y [3/16] 6.08ns
:11  %temp_y = fdiv float %tmp_11, %tmp_10


 <State 30>: 6.08ns
ST_30: temp_x [2/16] 6.08ns
:7  %temp_x = fdiv float %tmp_4, %tmp_10

ST_30: temp_y [2/16] 6.08ns
:11  %temp_y = fdiv float %tmp_11, %tmp_10


 <State 31>: 8.46ns
ST_31: tmp_8 [1/1] 0.00ns
:0  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_31: stg_159 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_31: temp_x [1/16] 6.08ns
:7  %temp_x = fdiv float %tmp_4, %tmp_10

ST_31: temp_y [1/16] 6.08ns
:11  %temp_y = fdiv float %tmp_11, %tmp_10

ST_31: centroidData_x_addr [1/1] 0.00ns
:15  %centroidData_x_addr = getelementptr [30 x float]* %centroidData_x, i64 0, i64 %tmp_12

ST_31: stg_163 [1/1] 2.39ns
:16  store float %temp_x, float* %centroidData_x_addr, align 4

ST_31: centroidData_y_addr [1/1] 0.00ns
:17  %centroidData_y_addr = getelementptr [30 x float]* %centroidData_y, i64 0, i64 %tmp_12

ST_31: stg_165 [1/1] 2.39ns
:18  store float %temp_y, float* %centroidData_y_addr, align 4

ST_31: stg_166 [1/1] 0.00ns
:21  br label %._crit_edge1

ST_31: empty_2 [1/1] 0.00ns
._crit_edge1:0  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_8)

ST_31: stg_168 [1/1] 0.00ns
._crit_edge1:2  br label %.preheader


 <State 32>: 0.00ns
ST_32: centroidDataCount_load_1 [1/1] 0.00ns
:0  %centroidDataCount_load_1 = load i32* %centroidDataCount, align 4

ST_32: stg_170 [1/1] 0.00ns
:1  ret i32 %centroidDataCount_load_1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
