{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668113047148 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668113047148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 17:44:07 2022 " "Processing started: Thu Nov 10 17:44:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668113047148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668113047148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668113047148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668113047470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668113047470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668113054774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668113054774 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "banco_registradores.v(105) " "Verilog HDL warning at banco_registradores.v(105): extended using \"x\" or \"z\"" {  } { { "banco_registradores.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/banco_registradores.v" 105 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668113054775 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "banco_registradores.v(107) " "Verilog HDL warning at banco_registradores.v(107): extended using \"x\" or \"z\"" {  } { { "banco_registradores.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/banco_registradores.v" 107 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668113054776 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "banco_registradores.v(109) " "Verilog HDL warning at banco_registradores.v(109): extended using \"x\" or \"z\"" {  } { { "banco_registradores.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/banco_registradores.v" 109 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668113054776 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "banco_registradores.v(111) " "Verilog HDL warning at banco_registradores.v(111): extended using \"x\" or \"z\"" {  } { { "banco_registradores.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/banco_registradores.v" 111 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668113054776 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "banco_registradores.v(113) " "Verilog HDL warning at banco_registradores.v(113): extended using \"x\" or \"z\"" {  } { { "banco_registradores.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/banco_registradores.v" 113 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668113054776 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "banco_registradores.v(115) " "Verilog HDL warning at banco_registradores.v(115): extended using \"x\" or \"z\"" {  } { { "banco_registradores.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/banco_registradores.v" 115 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668113054776 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "banco_registradores.v(118) " "Verilog HDL warning at banco_registradores.v(118): extended using \"x\" or \"z\"" {  } { { "banco_registradores.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/banco_registradores.v" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668113054776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file banco_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/banco_registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668113054776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668113054776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_instrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_instrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_instrucoes " "Found entity 1: memoria_instrucoes" {  } { { "memoria_instrucoes.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/memoria_instrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668113054778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668113054778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668113054780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668113054780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod4_16.v 1 1 " "Found 1 design units, including 1 entities, in source file decod4_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod4_16 " "Found entity 1: decod4_16" {  } { { "decod4_16.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/decod4_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668113054782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668113054782 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register.v(22) " "Verilog HDL warning at register.v(22): extended using \"x\" or \"z\"" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1668113054783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668113054784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668113054784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668113054785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668113054785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668113054787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668113054787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "cpu_tb.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/cpu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668113054789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668113054789 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668113054831 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_bus cpu.v(58) " "Verilog HDL Always Construct warning at cpu.v(58): variable \"c_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/cpu.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1668113054832 "|cpu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b_bus cpu.v(59) " "Verilog HDL Always Construct warning at cpu.v(59): variable \"b_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/cpu.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1668113054832 "|cpu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram_data_read cpu.v(60) " "Verilog HDL Always Construct warning at cpu.v(60): variable \"ram_data_read\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/cpu.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1668113054832 "|cpu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ram_data_write cpu.v(61) " "Verilog HDL Always Construct warning at cpu.v(61): variable \"ram_data_write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/cpu.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1668113054832 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registradores banco_registradores:registers " "Elaborating entity \"banco_registradores\" for hierarchy \"banco_registradores:registers\"" {  } { { "cpu.v" "registers" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668113054832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod4_16 banco_registradores:registers\|decod4_16:decod " "Elaborating entity \"decod4_16\" for hierarchy \"banco_registradores:registers\|decod4_16:decod\"" {  } { { "banco_registradores.v" "decod" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/banco_registradores.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668113054834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register banco_registradores:registers\|register:MAR " "Elaborating entity \"register\" for hierarchy \"banco_registradores:registers\|register:MAR\"" {  } { { "banco_registradores.v" "MAR" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/banco_registradores.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668113054835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram_mem " "Elaborating entity \"ram\" for hierarchy \"ram:ram_mem\"" {  } { { "cpu.v" "ram_mem" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/cpu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668113054838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:alu " "Elaborating entity \"ula\" for hierarchy \"ula:alu\"" {  } { { "cpu.v" "alu" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/cpu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668113054839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter\"" {  } { { "cpu.v" "shifter" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/cpu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668113054840 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "shifter.v(9) " "Verilog HDL Case Statement information at shifter.v(9): all case item expressions in this case statement are onehot" {  } { { "shifter.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/shifter.v" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1668113054841 "|cpu|shifter:shifter"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[0\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[1\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[2\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[3\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[4\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[5\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[6\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[7\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[8\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[9\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[10\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[11\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[12\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[13\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[14\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[15\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[16\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[16\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[17\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[17\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[18\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[18\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[19\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[19\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[20\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[20\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[21\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[21\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[22\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[22\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[23\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[23\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[24\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[24\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[25\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[25\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[26\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[26\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[27\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[27\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[28\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[28\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[29\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[29\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[30\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[30\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:H\|data_out\[31\] " "Converted tri-state buffer \"banco_registradores:registers\|register:H\|data_out\[31\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:MBR\|data_out\[0\] " "Converted tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:MBR\|data_out\[1\] " "Converted tri-state buffer \"banco_registradores:registers\|register:MBR\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:PC\|data_out\[0\] " "Converted tri-state buffer \"banco_registradores:registers\|register:PC\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:PC\|data_out\[1\] " "Converted tri-state buffer \"banco_registradores:registers\|register:PC\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:PC\|data_out\[2\] " "Converted tri-state buffer \"banco_registradores:registers\|register:PC\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "banco_registradores:registers\|register:PC\|data_out\[3\] " "Converted tri-state buffer \"banco_registradores:registers\|register:PC\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1668113055016 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1668113055016 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram:ram_mem\|memory_rtl_0 " "Inferred dual-clock RAM node \"ram:ram_mem\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1668113055100 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:ram_mem\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:ram_mem\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668113055278 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668113055278 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668113055278 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668113055278 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668113055278 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668113055278 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668113055278 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668113055278 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668113055278 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668113055278 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668113055278 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668113055278 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668113055278 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1668113055278 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1668113055278 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1668113055278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram_mem\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"ram:ram_mem\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668113055326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram_mem\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"ram:ram_mem\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668113055326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668113055326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668113055326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668113055326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668113055326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668113055326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668113055326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668113055326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668113055326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668113055326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668113055326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668113055326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668113055326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1668113055326 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1668113055326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tee1 " "Found entity 1: altsyncram_tee1" {  } { { "db/altsyncram_tee1.tdf" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/db/altsyncram_tee1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668113055366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668113055366 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1668113055467 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[0\] out_ram_write\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[0\]\" to the node \"out_ram_write\[0\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[1\] out_ram_write\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[1\]\" to the node \"out_ram_write\[1\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[2\] out_ram_write\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[2\]\" to the node \"out_ram_write\[2\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[3\] out_ram_write\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[3\]\" to the node \"out_ram_write\[3\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[4\] out_ram_write\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[4\]\" to the node \"out_ram_write\[4\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[5\] out_ram_write\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[5\]\" to the node \"out_ram_write\[5\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[6\] out_ram_write\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[6\]\" to the node \"out_ram_write\[6\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[7\] out_ram_write\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[7\]\" to the node \"out_ram_write\[7\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[8\] out_ram_write\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[8\]\" to the node \"out_ram_write\[8\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[9\] out_ram_write\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[9\]\" to the node \"out_ram_write\[9\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[10\] out_ram_write\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[10\]\" to the node \"out_ram_write\[10\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[11\] out_ram_write\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[11\]\" to the node \"out_ram_write\[11\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[12\] out_ram_write\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[12\]\" to the node \"out_ram_write\[12\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[13\] out_ram_write\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[13\]\" to the node \"out_ram_write\[13\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[14\] out_ram_write\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[14\]\" to the node \"out_ram_write\[14\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[15\] out_ram_write\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[15\]\" to the node \"out_ram_write\[15\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[16\] out_ram_write\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[16\]\" to the node \"out_ram_write\[16\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[17\] out_ram_write\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[17\]\" to the node \"out_ram_write\[17\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[18\] out_ram_write\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[18\]\" to the node \"out_ram_write\[18\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[19\] out_ram_write\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[19\]\" to the node \"out_ram_write\[19\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[20\] out_ram_write\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[20\]\" to the node \"out_ram_write\[20\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[21\] out_ram_write\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[21\]\" to the node \"out_ram_write\[21\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[22\] out_ram_write\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[22\]\" to the node \"out_ram_write\[22\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[23\] out_ram_write\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[23\]\" to the node \"out_ram_write\[23\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[24\] out_ram_write\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[24\]\" to the node \"out_ram_write\[24\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[25\] out_ram_write\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[25\]\" to the node \"out_ram_write\[25\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[26\] out_ram_write\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[26\]\" to the node \"out_ram_write\[26\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[27\] out_ram_write\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[27\]\" to the node \"out_ram_write\[27\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[28\] out_ram_write\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[28\]\" to the node \"out_ram_write\[28\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[29\] out_ram_write\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[29\]\" to the node \"out_ram_write\[29\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[30\] out_ram_write\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[30\]\" to the node \"out_ram_write\[30\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[31\] out_ram_write\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[31\]\" to the node \"out_ram_write\[31\]\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[0\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a0 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[0\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a0\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[1\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a1 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[1\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a1\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[2\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a2 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[2\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a2\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[3\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a3 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[3\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a3\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[4\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a4 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[4\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a4\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[5\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a5 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[5\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a5\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[6\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a6 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[6\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a6\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[7\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a7 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[7\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a7\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[8\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a8 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[8\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a8\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[9\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a9 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[9\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a9\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[10\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a10 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[10\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a10\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[11\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a11 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[11\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a11\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[12\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a12 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[12\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a12\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[13\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a13 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[13\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a13\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[14\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a14 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[14\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a14\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[15\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a15 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[15\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a15\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[16\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a16 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[16\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a16\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[17\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a17 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[17\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a17\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[18\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a18 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[18\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a18\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[19\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a19 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[19\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a19\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[20\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a20 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[20\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a20\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[21\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a21 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[21\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a21\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[22\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a22 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[22\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a22\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[23\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a23 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[23\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a23\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[24\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a24 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[24\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a24\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[25\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a25 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[25\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a25\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[26\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a26 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[26\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a26\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[27\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a27 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[27\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a27\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[28\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a28 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[28\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a28\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[29\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a29 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[29\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a29\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[30\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a30 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[30\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a30\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "banco_registradores:registers\|register:MAR\|data_out\[31\] ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a31 " "Converted the fanout from the always-enabled tri-state buffer \"banco_registradores:registers\|register:MAR\|data_out\[31\]\" to the node \"ram:ram_mem\|altsyncram:memory_rtl_0\|altsyncram_tee1:auto_generated\|ram_block1a31\" into a wire" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1668113055475 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1668113055475 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[0\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[0\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[1\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[1\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[2\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[2\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[3\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[3\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[4\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[4\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[5\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[5\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[6\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[6\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[7\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[7\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[8\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[8\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[9\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[9\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[10\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[10\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[11\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[11\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[12\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[12\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[13\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[13\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[14\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[14\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[15\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[15\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[16\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[16\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[17\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[17\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[18\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[18\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[19\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[19\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[20\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[20\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[21\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[21\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[22\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[22\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[23\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[23\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[24\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[24\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[25\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[25\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[26\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[26\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[27\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[27\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[28\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[28\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[29\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[29\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[30\] ula:alu\|Add1 " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[30\]\" to the node \"ula:alu\|Add1\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "banco_registradores:registers\|register:MDR\|data_out\[31\] ula:alu\|data_out " "Converted the fan-out from the tri-state buffer \"banco_registradores:registers\|register:MDR\|data_out\[31\]\" to the node \"ula:alu\|data_out\" into an OR gate" {  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 7 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668113055477 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1668113055477 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668113055789 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668113056444 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/output_files/processador.map.smsg " "Generated suppressed messages file C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/output_files/processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668113056490 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668113056729 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668113056729 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mir\[8\] " "No output dependent on input pin \"mir\[8\]\"" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668113056957 "|cpu|mir[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mir\[9\] " "No output dependent on input pin \"mir\[9\]\"" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668113056957 "|cpu|mir[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mir\[10\] " "No output dependent on input pin \"mir\[10\]\"" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668113056957 "|cpu|mir[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mir\[11\] " "No output dependent on input pin \"mir\[11\]\"" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668113056957 "|cpu|mir[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mir\[12\] " "No output dependent on input pin \"mir\[12\]\"" {  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/cpu.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668113056957 "|cpu|mir[12]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668113056957 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "872 " "Implemented 872 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668113056957 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668113056957 ""} { "Info" "ICUT_CUT_TM_LCELLS" "683 " "Implemented 683 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668113056957 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1668113056957 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668113056957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668113057081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 10 17:44:17 2022 " "Processing ended: Thu Nov 10 17:44:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668113057081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668113057081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668113057081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668113057081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1668113058182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668113058182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 17:44:17 2022 " "Processing started: Thu Nov 10 17:44:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668113058182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668113058182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668113058182 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1668113058269 ""}
{ "Info" "0" "" "Project  = processador" {  } {  } 0 0 "Project  = processador" 0 0 "Fitter" 0 0 1668113058269 ""}
{ "Info" "0" "" "Revision = processador" {  } {  } 0 0 "Revision = processador" 0 0 "Fitter" 0 0 1668113058269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1668113058308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1668113058309 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "processador EP4CE15F23C6 " "Automatically selected device EP4CE15F23C6 for design processador" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1668113059702 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1668113059702 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1668113059736 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1668113059736 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668113059826 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1668113059831 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C6 " "Device EP4CE40F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668113059938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C6 " "Device EP4CE30F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668113059938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C6 " "Device EP4CE55F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668113059938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C6 " "Device EP4CE75F23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668113059938 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1668113059938 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/" { { 0 { 0 ""} 0 1651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668113059941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/" { { 0 { 0 ""} 0 1653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668113059941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/" { { 0 { 0 ""} 0 1655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668113059941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/" { { 0 { 0 ""} 0 1657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668113059941 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/" { { 0 { 0 ""} 0 1659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668113059941 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1668113059941 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668113059943 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1668113059961 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "157 157 " "No exact pin location assignment(s) for 157 pins of 157 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1668113060267 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1668113060514 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1668113060515 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1668113060521 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1668113060521 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1668113060522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668113060587 ""}  } { { "cpu.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/cpu.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/" { { 0 { 0 ""} 0 1631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668113060587 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "banco_registradores:registers\|register:MBR\|data\[0\]  " "Automatically promoted node banco_registradores:registers\|register:MBR\|data\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668113060587 ""}  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668113060587 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "banco_registradores:registers\|register:MBR\|data\[1\]  " "Automatically promoted node banco_registradores:registers\|register:MBR\|data\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668113060587 ""}  } { { "register.v" "" { Text "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/register.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668113060587 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668113060811 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668113060811 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668113060811 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668113060812 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668113060814 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1668113060815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1668113060815 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668113060815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668113060842 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1668113060843 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668113060843 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "156 unused 2.5V 28 128 0 " "Number of I/O pins in group: 156 (unused VREF, 2.5V VCCIO, 28 input, 128 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1668113060847 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1668113060847 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1668113060847 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 27 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668113060848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 47 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668113060848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668113060848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668113060848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 45 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668113060848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668113060848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668113060848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1668113060848 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1668113060848 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1668113060848 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668113060980 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1668113060985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668113061437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668113061541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668113061556 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668113065320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668113065320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668113065635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X21_Y0 X30_Y9 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9" {  } { { "loc" "" { Generic "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} { { 12 { 0 ""} 21 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1668113066405 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668113066405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1668113067952 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668113067952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668113067955 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1668113068060 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668113068071 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668113068282 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668113068282 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668113068713 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668113069146 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/output_files/processador.fit.smsg " "Generated suppressed messages file C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/output_files/processador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668113069543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5531 " "Peak virtual memory: 5531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668113070048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 10 17:44:30 2022 " "Processing ended: Thu Nov 10 17:44:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668113070048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668113070048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668113070048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668113070048 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1668113071079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668113071079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 17:44:30 2022 " "Processing started: Thu Nov 10 17:44:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668113071079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1668113071079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1668113071079 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1668113071405 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1668113071757 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1668113071800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668113071950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 10 17:44:31 2022 " "Processing ended: Thu Nov 10 17:44:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668113071950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668113071950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668113071950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1668113071950 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1668113072556 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1668113073066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668113073067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 17:44:32 2022 " "Processing started: Thu Nov 10 17:44:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668113073067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668113073067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta processador -c processador " "Command: quartus_sta processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668113073067 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668113073229 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1668113073373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1668113073373 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1668113073410 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1668113073410 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "processador.sdc " "Synopsys Design Constraints File file not found: 'processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1668113073592 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1668113073592 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668113073594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name banco_registradores:registers\|register:MBR\|data\[0\] banco_registradores:registers\|register:MBR\|data\[0\] " "create_clock -period 1.000 -name banco_registradores:registers\|register:MBR\|data\[0\] banco_registradores:registers\|register:MBR\|data\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668113073594 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name banco_registradores:registers\|register:MBR\|data\[1\] banco_registradores:registers\|register:MBR\|data\[1\] " "create_clock -period 1.000 -name banco_registradores:registers\|register:MBR\|data\[1\] banco_registradores:registers\|register:MBR\|data\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668113073594 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668113073594 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1668113073597 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668113073598 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668113073599 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668113073628 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668113073650 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668113073650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.456 " "Worst-case setup slack is -7.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113073673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113073673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.456            -437.957 clock  " "   -7.456            -437.957 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113073673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.684            -105.466 banco_registradores:registers\|register:MBR\|data\[0\]  " "   -3.684            -105.466 banco_registradores:registers\|register:MBR\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113073673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.401              -0.401 banco_registradores:registers\|register:MBR\|data\[1\]  " "   -0.401              -0.401 banco_registradores:registers\|register:MBR\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113073673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668113073673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113073678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113073678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 banco_registradores:registers\|register:MBR\|data\[1\]  " "    0.340               0.000 banco_registradores:registers\|register:MBR\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113073678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.700               0.000 clock  " "    0.700               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113073678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.184               0.000 banco_registradores:registers\|register:MBR\|data\[0\]  " "    3.184               0.000 banco_registradores:registers\|register:MBR\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113073678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668113073678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668113073683 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668113073686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113073715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113073715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -108.174 clock  " "   -3.000            -108.174 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113073715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174              -4.348 banco_registradores:registers\|register:MBR\|data\[1\]  " "   -2.174              -4.348 banco_registradores:registers\|register:MBR\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113073715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 banco_registradores:registers\|register:MBR\|data\[0\]  " "   -1.000             -32.000 banco_registradores:registers\|register:MBR\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113073715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668113073715 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668113073805 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668113073823 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668113074290 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668113074351 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668113074360 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668113074360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.621 " "Worst-case setup slack is -6.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.621            -381.594 clock  " "   -6.621            -381.594 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.243             -92.679 banco_registradores:registers\|register:MBR\|data\[0\]  " "   -3.243             -92.679 banco_registradores:registers\|register:MBR\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.295              -0.295 banco_registradores:registers\|register:MBR\|data\[1\]  " "   -0.295              -0.295 banco_registradores:registers\|register:MBR\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668113074384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.360 " "Worst-case hold slack is 0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 banco_registradores:registers\|register:MBR\|data\[1\]  " "    0.360               0.000 banco_registradores:registers\|register:MBR\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 clock  " "    0.613               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.871               0.000 banco_registradores:registers\|register:MBR\|data\[0\]  " "    2.871               0.000 banco_registradores:registers\|register:MBR\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668113074402 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668113074424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668113074452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -108.174 clock  " "   -3.000            -108.174 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174              -4.348 banco_registradores:registers\|register:MBR\|data\[1\]  " "   -2.174              -4.348 banco_registradores:registers\|register:MBR\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 banco_registradores:registers\|register:MBR\|data\[0\]  " "   -1.000             -32.000 banco_registradores:registers\|register:MBR\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668113074463 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668113074522 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668113074603 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668113074605 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668113074605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.873 " "Worst-case setup slack is -3.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.873            -220.770 clock  " "   -3.873            -220.770 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.484             -40.120 banco_registradores:registers\|register:MBR\|data\[0\]  " "   -1.484             -40.120 banco_registradores:registers\|register:MBR\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 banco_registradores:registers\|register:MBR\|data\[1\]  " "    0.121               0.000 banco_registradores:registers\|register:MBR\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668113074609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 banco_registradores:registers\|register:MBR\|data\[1\]  " "    0.181               0.000 banco_registradores:registers\|register:MBR\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clock  " "    0.312               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.517               0.000 banco_registradores:registers\|register:MBR\|data\[0\]  " "    1.517               0.000 banco_registradores:registers\|register:MBR\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668113074638 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668113074654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668113074660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -113.480 clock  " "   -3.000            -113.480 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -32.000 banco_registradores:registers\|register:MBR\|data\[0\]  " "   -1.000             -32.000 banco_registradores:registers\|register:MBR\|data\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 banco_registradores:registers\|register:MBR\|data\[1\]  " "   -1.000              -2.000 banco_registradores:registers\|register:MBR\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668113074668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668113074668 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668113075182 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668113075190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668113075288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 10 17:44:35 2022 " "Processing ended: Thu Nov 10 17:44:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668113075288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668113075288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668113075288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668113075288 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1668113076308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668113076308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 17:44:36 2022 " "Processing started: Thu Nov 10 17:44:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668113076308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1668113076308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1668113076309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1668113076697 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "processador.vo C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/simulation/modelsim/ simulation " "Generated file processador.vo in folder \"C:/Users/felip/Desktop/Facul/Projetos Quartus/processador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1668113076810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668113076834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 10 17:44:36 2022 " "Processing ended: Thu Nov 10 17:44:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668113076834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668113076834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668113076834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1668113076834 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 162 s " "Quartus Prime Full Compilation was successful. 0 errors, 162 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1668113077458 ""}
