Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Oct 20 21:51:22 2022
| Host         : EECS-DIGITAL-22 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 filtern/mconv/g_shift1[-1111111111]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            filtern/mconv/g_out_reg[4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.662ns  (logic 7.235ns (52.956%)  route 6.427ns (47.044%))
  Logic Levels:           18  (CARRY4=11 LUT3=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 13.890 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/clkout1_buf/O
                         net (fo=2774, routed)        1.724    -0.816    filtern/mconv/clk_out1
    SLICE_X4Y56          FDRE                                         r  filtern/mconv/g_shift1[-1111111111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.419    -0.397 r  filtern/mconv/g_shift1[-1111111111]/Q
                         net (fo=3, routed)           0.865     0.468    filtern/mconv/g_shift1[-_n_0_1111111111]
    SLICE_X3Y56          LUT3 (Prop_lut3_I0_O)        0.299     0.767 r  filtern/mconv/g_shift1_carry_i_8__0/O
                         net (fo=1, routed)           0.000     0.767    filtern/mconv/g_shift1_carry_i_8__0_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     1.191 r  filtern/mconv/g_shift1_carry/O[1]
                         net (fo=2, routed)           0.585     1.777    filtern/mconv/g_shift1_carry_n_6
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.303     2.080 r  filtern/mconv/g_shift1__17_carry_i_3__0/O
                         net (fo=1, routed)           0.000     2.080    filtern/mconv/g_shift1__17_carry_i_3__0_n_0
    SLICE_X2Y56          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.658 r  filtern/mconv/g_shift1__17_carry/O[2]
                         net (fo=2, routed)           0.623     3.280    filtern/mconv/g_shift1__17_carry_n_5
    SLICE_X0Y56          LUT3 (Prop_lut3_I2_O)        0.301     3.581 r  filtern/mconv/g_shift1__37_carry_i_2__0/O
                         net (fo=1, routed)           0.000     3.581    filtern/mconv/g_shift1__37_carry_i_2__0_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     3.933 r  filtern/mconv/g_shift1__37_carry/O[3]
                         net (fo=2, routed)           0.605     4.539    filtern/mconv/g_shift1__37_carry_n_4
    SLICE_X1Y57          LUT3 (Prop_lut3_I2_O)        0.306     4.845 r  filtern/mconv/g_shift1__59_carry_i_1__0/O
                         net (fo=1, routed)           0.000     4.845    filtern/mconv/g_shift1__59_carry_i_1__0_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.246 r  filtern/mconv/g_shift1__59_carry/CO[3]
                         net (fo=1, routed)           0.000     5.246    filtern/mconv/g_shift1__59_carry_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.468 r  filtern/mconv/g_shift1__59_carry__0/O[0]
                         net (fo=2, routed)           0.308     5.775    filtern/mconv/g_shift1__59_carry__0_n_7
    SLICE_X3Y58          LUT3 (Prop_lut3_I2_O)        0.299     6.074 r  filtern/mconv/g_shift1__83_carry_i_1__0/O
                         net (fo=1, routed)           0.000     6.074    filtern/mconv/g_shift1__83_carry_i_1__0_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.475 r  filtern/mconv/g_shift1__83_carry/CO[3]
                         net (fo=1, routed)           0.000     6.475    filtern/mconv/g_shift1__83_carry_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.697 r  filtern/mconv/g_shift1__83_carry__0/O[0]
                         net (fo=2, routed)           0.732     7.430    filtern/mconv/g_shift1__83_carry__0_n_7
    SLICE_X4Y58          LUT3 (Prop_lut3_I2_O)        0.299     7.729 r  filtern/mconv/g_shift1__106_carry__0_i_2__0/O
                         net (fo=1, routed)           0.000     7.729    filtern/mconv/g_shift1__106_carry__0_i_2__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.369 r  filtern/mconv/g_shift1__106_carry__0/O[3]
                         net (fo=1, routed)           0.588     8.957    filtern/mconv/g_shift1__106_carry__0_n_4
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     9.664 r  filtern/mconv/g_shift1__131_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.664    filtern/mconv/g_shift1__131_carry__0_n_0
    SLICE_X5Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.886 r  filtern/mconv/g_shift1__131_carry__1/O[0]
                         net (fo=1, routed)           0.590    10.475    filtern/mconv/C__0[8]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.551    11.026 r  filtern/mconv/g_shift1__156_carry__1/O[0]
                         net (fo=1, routed)           0.815    11.842    filtern/mconv/g_shift1[8]
    SLICE_X7Y58          LUT3 (Prop_lut3_I2_O)        0.289    12.131 r  filtern/mconv/g_out_reg[4]_srl2_i_1__0/O
                         net (fo=1, routed)           0.716    12.847    filtern/mconv/g_out_reg[4]_srl2_i_1__0_n_0
    SLICE_X10Y57         SRL16E                                       r  filtern/mconv/g_out_reg[4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_gen/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clk_gen/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clk_gen/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clk_gen/clkout1_buf/O
                         net (fo=2774, routed)        1.526    13.890    filtern/mconv/clk_out1
    SLICE_X10Y57         SRL16E                                       r  filtern/mconv/g_out_reg[4]_srl2/CLK
                         clock pessimism              0.559    14.450    
                         clock uncertainty           -0.130    14.320    
    SLICE_X10Y57         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.246    14.074    filtern/mconv/g_out_reg[4]_srl2
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                         -12.847    
  -------------------------------------------------------------------
                         slack                                  1.227    




